

================================================================
== Vitis HLS Report for 'colordetect_accel'
================================================================
* Date:           Tue Mar 29 20:35:27 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       56|  8319416|  0.560 us|  83.194 ms|   14|  8319374|  dataflow|
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |                                                                   |                                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |                              Instance                             |                             Module                             |   min   |   max   |    min    |    max    | min |   max   |   Type   |
        +-------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |colorthresholding_9_0_3_2160_3840_1_U0                             |colorthresholding_9_0_3_2160_3840_1_s                           |       17|  8294418|   0.170 us|  82.944 ms|   12|  8294407|  dataflow|
        |bgr2hsv_9_2160_3840_1_U0                                           |bgr2hsv_9_2160_3840_1_s                                         |        3|  8294412|  30.000 ns|  82.944 ms|    3|  8294412|      none|
        |erode_0_0_2160_3840_0_3_3_1_1_11_U0                                |erode_0_0_2160_3840_0_3_3_1_1_11                                |       13|  8319373|   0.130 us|  83.194 ms|   13|  8319373|      none|
        |dilate_0_0_2160_3840_0_3_3_1_1_12_U0                               |dilate_0_0_2160_3840_0_3_3_1_1_12                               |       13|  8319373|   0.130 us|  83.194 ms|   13|  8319373|      none|
        |dilate_0_0_2160_3840_0_3_3_1_1_U0                                  |dilate_0_0_2160_3840_0_3_3_1_1_s                                |       13|  8319373|   0.130 us|  83.194 ms|   13|  8319373|      none|
        |erode_0_0_2160_3840_0_3_3_1_1_U0                                   |erode_0_0_2160_3840_0_3_3_1_1_s                                 |       13|  8319373|   0.130 us|  83.194 ms|   13|  8319373|      none|
        |xfMat2axis_24_0_2160_3840_1_U0                                     |xfMat2axis_24_0_2160_3840_1_s                                   |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|      none|
        |axis2xfMat_24_9_2160_3840_1_U0                                     |axis2xfMat_24_9_2160_3840_1_s                                   |        1|  8300881|  10.000 ns|  83.009 ms|    1|  8300881|      none|
        |Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0  |Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc  |        0|        0|       0 ns|       0 ns|    0|        0|      none|
        +-------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      7|    -|
|FIFO             |        -|    -|    2277|   1554|    -|
|Instance         |       33|    3|    6474|   7344|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       33|    3|    8753|   8923|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       11|    1|       8|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0  |Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc  |        0|   0|     3|   145|    0|
    |axis2xfMat_24_9_2160_3840_1_U0                                     |axis2xfMat_24_9_2160_3840_1_s                                   |        0|   0|   133|   180|    0|
    |bgr2hsv_9_2160_3840_1_U0                                           |bgr2hsv_9_2160_3840_1_s                                         |        5|   2|   818|   708|    0|
    |colorthresholding_9_0_3_2160_3840_1_U0                             |colorthresholding_9_0_3_2160_3840_1_s                           |        0|   1|  2484|  2242|    0|
    |control_s_axi_U                                                    |control_s_axi                                                   |        4|   0|   272|   308|    0|
    |dilate_0_0_2160_3840_0_3_3_1_1_12_U0                               |dilate_0_0_2160_3840_0_3_3_1_1_12                               |        6|   0|   647|   878|    0|
    |dilate_0_0_2160_3840_0_3_3_1_1_U0                                  |dilate_0_0_2160_3840_0_3_3_1_1_s                                |        6|   0|   647|   878|    0|
    |erode_0_0_2160_3840_0_3_3_1_1_11_U0                                |erode_0_0_2160_3840_0_3_3_1_1_11                                |        6|   0|   647|   878|    0|
    |erode_0_0_2160_3840_0_3_3_1_1_U0                                   |erode_0_0_2160_3840_0_3_3_1_1_s                                 |        6|   0|   647|   878|    0|
    |xfMat2axis_24_0_2160_3840_1_U0                                     |xfMat2axis_24_0_2160_3840_1_s                                   |        0|   0|   176|   249|    0|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                                |       33|   3|  6474|  7344|    0|
    +-------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |imgHelper1_cols_c_U  |        0|  99|   0|    -|     5|   32|      160|
    |imgHelper1_data_U    |        0|  99|   0|    -|     2|    8|       16|
    |imgHelper1_rows_c_U  |        0|  99|   0|    -|     5|   32|      160|
    |imgHelper2_cols_c_U  |        0|  99|   0|    -|     6|   32|      192|
    |imgHelper2_data_U    |        0|  99|   0|    -|     2|    8|       16|
    |imgHelper2_rows_c_U  |        0|  99|   0|    -|     6|   32|      192|
    |imgHelper3_cols_c_U  |        0|  99|   0|    -|     7|   32|      224|
    |imgHelper3_data_U    |        0|  99|   0|    -|     2|    8|       16|
    |imgHelper3_rows_c_U  |        0|  99|   0|    -|     7|   32|      224|
    |imgHelper4_cols_c_U  |        0|  99|   0|    -|     8|   32|      256|
    |imgHelper4_data_U    |        0|  99|   0|    -|     2|    8|       16|
    |imgHelper4_rows_c_U  |        0|  99|   0|    -|     8|   32|      256|
    |imgInput_cols_c20_U  |        0|  99|   0|    -|     2|   32|       64|
    |imgInput_cols_c_U    |        0|  99|   0|    -|     2|   32|       64|
    |imgInput_data_U      |        0|  99|   0|    -|     2|   24|       48|
    |imgInput_rows_c19_U  |        0|  99|   0|    -|     2|   32|       64|
    |imgInput_rows_c_U    |        0|  99|   0|    -|     2|   32|       64|
    |imgOutput_cols_c_U   |        0|  99|   0|    -|     9|   32|      288|
    |imgOutput_data_U     |        0|  99|   0|    -|     2|    8|       16|
    |imgOutput_rows_c_U   |        0|  99|   0|    -|     9|   32|      288|
    |rgb2hsv_cols_c_U     |        0|  99|   0|    -|     4|   32|      128|
    |rgb2hsv_data_U       |        0|  99|   0|    -|     2|   24|       48|
    |rgb2hsv_rows_c_U     |        0|  99|   0|    -|     4|   32|      128|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |        0|2277|   0|    0|   100|  600|     2928|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start          |       and|   0|  0|   1|           1|           1|
    |Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n      |       and|   0|  0|   1|           1|           1|
    |ap_idle                                                                             |       and|   0|  0|   1|           1|           1|
    |ap_sync_ready                                                                       |       and|   0|  0|   1|           1|           1|
    |colorthresholding_9_0_3_2160_3840_1_U0_ap_start                                     |       and|   0|  0|   1|           1|           1|
    |ap_sync_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready  |        or|   0|  0|   1|           1|           1|
    |ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready                             |        or|   0|  0|   1|           1|           1|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                               |          |   0|  0|   7|           7|           7|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                          Name                                          | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready                             |   9|          2|    1|          2|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                   |  18|          4|    2|          4|
    +----------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                          | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready                             |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                   |  2|   0|    2|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  colordetect_accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  colordetect_accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  colordetect_accel|  return value|
|src_TDATA              |   in|   24|        axis|       src_V_data_V|       pointer|
|src_TKEEP              |   in|    3|        axis|       src_V_keep_V|       pointer|
|src_TSTRB              |   in|    3|        axis|       src_V_strb_V|       pointer|
|src_TUSER              |   in|    1|        axis|       src_V_user_V|       pointer|
|src_TLAST              |   in|    1|        axis|       src_V_last_V|       pointer|
|src_TID                |   in|    1|        axis|         src_V_id_V|       pointer|
|src_TDEST              |   in|    1|        axis|       src_V_dest_V|       pointer|
|src_TVALID             |   in|    1|        axis|       src_V_dest_V|       pointer|
|src_TREADY             |  out|    1|        axis|       src_V_dest_V|       pointer|
|dst_TDATA              |  out|   24|        axis|       dst_V_data_V|       pointer|
|dst_TKEEP              |  out|    3|        axis|       dst_V_keep_V|       pointer|
|dst_TSTRB              |  out|    3|        axis|       dst_V_strb_V|       pointer|
|dst_TUSER              |  out|    1|        axis|       dst_V_user_V|       pointer|
|dst_TLAST              |  out|    1|        axis|       dst_V_last_V|       pointer|
|dst_TID                |  out|    1|        axis|         dst_V_id_V|       pointer|
|dst_TDEST              |  out|    1|        axis|       dst_V_dest_V|       pointer|
|dst_TVALID             |  out|    1|        axis|       dst_V_dest_V|       pointer|
|dst_TREADY             |   in|    1|        axis|       dst_V_dest_V|       pointer|
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.40>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 20 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%imgInput_cols_c20 = alloca i64 1"   --->   Operation 21 'alloca' 'imgInput_cols_c20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%imgInput_rows_c19 = alloca i64 1"   --->   Operation 22 'alloca' 'imgInput_rows_c19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%imgOutput_cols_c = alloca i64 1"   --->   Operation 23 'alloca' 'imgOutput_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%imgOutput_rows_c = alloca i64 1"   --->   Operation 24 'alloca' 'imgOutput_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imgHelper4_cols_c = alloca i64 1"   --->   Operation 25 'alloca' 'imgHelper4_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%imgHelper4_rows_c = alloca i64 1"   --->   Operation 26 'alloca' 'imgHelper4_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%imgHelper3_cols_c = alloca i64 1"   --->   Operation 27 'alloca' 'imgHelper3_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imgHelper3_rows_c = alloca i64 1"   --->   Operation 28 'alloca' 'imgHelper3_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%imgHelper2_cols_c = alloca i64 1"   --->   Operation 29 'alloca' 'imgHelper2_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%imgHelper2_rows_c = alloca i64 1"   --->   Operation 30 'alloca' 'imgHelper2_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%imgHelper1_cols_c = alloca i64 1"   --->   Operation 31 'alloca' 'imgHelper1_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%imgHelper1_rows_c = alloca i64 1"   --->   Operation 32 'alloca' 'imgHelper1_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rgb2hsv_cols_c = alloca i64 1"   --->   Operation 33 'alloca' 'rgb2hsv_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rgb2hsv_rows_c = alloca i64 1"   --->   Operation 34 'alloca' 'rgb2hsv_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%imgInput_cols_c = alloca i64 1"   --->   Operation 35 'alloca' 'imgInput_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%imgInput_rows_c = alloca i64 1"   --->   Operation 36 'alloca' 'imgInput_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%imgInput_data = alloca i64 1" [src/xf_colordetect_accel_stream.cpp:149]   --->   Operation 37 'alloca' 'imgInput_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rgb2hsv_data = alloca i64 1" [src/xf_colordetect_accel_stream.cpp:150]   --->   Operation 38 'alloca' 'rgb2hsv_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%imgHelper1_data = alloca i64 1" [src/xf_colordetect_accel_stream.cpp:152]   --->   Operation 39 'alloca' 'imgHelper1_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%imgHelper2_data = alloca i64 1" [src/xf_colordetect_accel_stream.cpp:153]   --->   Operation 40 'alloca' 'imgHelper2_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%imgHelper3_data = alloca i64 1" [src/xf_colordetect_accel_stream.cpp:154]   --->   Operation 41 'alloca' 'imgHelper3_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%imgHelper4_data = alloca i64 1" [src/xf_colordetect_accel_stream.cpp:155]   --->   Operation 42 'alloca' 'imgHelper4_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%imgOutput_data = alloca i64 1" [src/xf_colordetect_accel_stream.cpp:156]   --->   Operation 43 'alloca' 'imgOutput_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (3.40ns)   --->   "%call_ln0 = call void @Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc, i32 %rows_read, i32 %cols_read, i32 %imgInput_rows_c, i32 %imgInput_cols_c, i32 %rgb2hsv_rows_c, i32 %rgb2hsv_cols_c, i32 %imgHelper1_rows_c, i32 %imgHelper1_cols_c, i32 %imgHelper2_rows_c, i32 %imgHelper2_cols_c, i32 %imgHelper3_rows_c, i32 %imgHelper3_cols_c, i32 %imgHelper4_rows_c, i32 %imgHelper4_cols_c, i32 %imgOutput_rows_c, i32 %imgOutput_cols_c"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln174 = call void @axis2xfMat<24, 9, 2160, 3840, 1>, i24 %imgInput_data, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i32 %imgInput_rows_c, i32 %imgInput_cols_c, i32 %imgInput_rows_c19, i32 %imgInput_cols_c20" [src/xf_colordetect_accel_stream.cpp:174]   --->   Operation 45 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln174 = call void @axis2xfMat<24, 9, 2160, 3840, 1>, i24 %imgInput_data, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i32 %imgInput_rows_c, i32 %imgInput_cols_c, i32 %imgInput_rows_c19, i32 %imgInput_cols_c20" [src/xf_colordetect_accel_stream.cpp:174]   --->   Operation 46 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln178 = call void @bgr2hsv<9, 2160, 3840, 1>, i24 %imgInput_data, i24 %rgb2hsv_data, i32 %imgInput_rows_c19, i32 %imgInput_cols_c20, i8 %xf_cv_icvSaturate8u_cv, i32 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv, i32 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv" [src/xf_colordetect_accel_stream.cpp:178]   --->   Operation 47 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln178 = call void @bgr2hsv<9, 2160, 3840, 1>, i24 %imgInput_data, i24 %rgb2hsv_data, i32 %imgInput_rows_c19, i32 %imgInput_cols_c20, i8 %xf_cv_icvSaturate8u_cv, i32 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv, i32 %void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv" [src/xf_colordetect_accel_stream.cpp:178]   --->   Operation 48 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln182 = call void @colorthresholding<9, 0, 3, 2160, 3840, 1>, i24 %rgb2hsv_data, i8 %imgHelper1_data, i8 %low_thresh, i8 %high_thresh, i32 %rgb2hsv_rows_c, i32 %rgb2hsv_cols_c" [src/xf_colordetect_accel_stream.cpp:182]   --->   Operation 49 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln182 = call void @colorthresholding<9, 0, 3, 2160, 3840, 1>, i24 %rgb2hsv_data, i8 %imgHelper1_data, i8 %low_thresh, i8 %high_thresh, i32 %rgb2hsv_rows_c, i32 %rgb2hsv_cols_c" [src/xf_colordetect_accel_stream.cpp:182]   --->   Operation 50 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln187 = call void @erode<0, 0, 2160, 3840, 0, 3, 3, 1, 1>11, i8 %imgHelper1_data, i8 %imgHelper2_data, i32 %imgHelper1_rows_c, i32 %imgHelper1_cols_c" [src/xf_colordetect_accel_stream.cpp:187]   --->   Operation 51 'call' 'call_ln187' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln187 = call void @erode<0, 0, 2160, 3840, 0, 3, 3, 1, 1>11, i8 %imgHelper1_data, i8 %imgHelper2_data, i32 %imgHelper1_rows_c, i32 %imgHelper1_cols_c" [src/xf_colordetect_accel_stream.cpp:187]   --->   Operation 52 'call' 'call_ln187' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln189 = call void @dilate<0, 0, 2160, 3840, 0, 3, 3, 1, 1>12, i8 %imgHelper2_data, i8 %imgHelper3_data, i32 %imgHelper2_rows_c, i32 %imgHelper2_cols_c" [src/xf_colordetect_accel_stream.cpp:189]   --->   Operation 53 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln189 = call void @dilate<0, 0, 2160, 3840, 0, 3, 3, 1, 1>12, i8 %imgHelper2_data, i8 %imgHelper3_data, i32 %imgHelper2_rows_c, i32 %imgHelper2_cols_c" [src/xf_colordetect_accel_stream.cpp:189]   --->   Operation 54 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln191 = call void @dilate<0, 0, 2160, 3840, 0, 3, 3, 1, 1>, i8 %imgHelper3_data, i8 %imgHelper4_data, i32 %imgHelper3_rows_c, i32 %imgHelper3_cols_c" [src/xf_colordetect_accel_stream.cpp:191]   --->   Operation 55 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln191 = call void @dilate<0, 0, 2160, 3840, 0, 3, 3, 1, 1>, i8 %imgHelper3_data, i8 %imgHelper4_data, i32 %imgHelper3_rows_c, i32 %imgHelper3_cols_c" [src/xf_colordetect_accel_stream.cpp:191]   --->   Operation 56 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln193 = call void @erode<0, 0, 2160, 3840, 0, 3, 3, 1, 1>, i8 %imgHelper4_data, i8 %imgOutput_data, i32 %imgHelper4_rows_c, i32 %imgHelper4_cols_c" [src/xf_colordetect_accel_stream.cpp:193]   --->   Operation 57 'call' 'call_ln193' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln193 = call void @erode<0, 0, 2160, 3840, 0, 3, 3, 1, 1>, i8 %imgHelper4_data, i8 %imgOutput_data, i32 %imgHelper4_rows_c, i32 %imgHelper4_cols_c" [src/xf_colordetect_accel_stream.cpp:193]   --->   Operation 58 'call' 'call_ln193' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln199 = call void @xfMat2axis<24, 0, 2160, 3840, 1>, i8 %imgOutput_data, i32 %imgOutput_rows_c, i32 %imgOutput_cols_c, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V" [src/xf_colordetect_accel_stream.cpp:199]   --->   Operation 59 'call' 'call_ln199' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln199 = call void @xfMat2axis<24, 0, 2160, 3840, 1>, i8 %imgOutput_data, i32 %imgOutput_rows_c, i32 %imgOutput_cols_c, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V" [src/xf_colordetect_accel_stream.cpp:199]   --->   Operation 60 'call' 'call_ln199' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_14"   --->   Operation 61 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18"   --->   Operation 62 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty_16, i32 1, i32 1, void @empty_26, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %src_V_data_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_keep_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_strb_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %low_thresh, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_13, void @empty_19, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %low_thresh, i32 666, i32 17, i32 1"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %low_thresh, void @empty_20, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %low_thresh"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %high_thresh, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_13, void @empty_21, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %high_thresh, i32 666, i32 17, i32 1"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %high_thresh, void @empty_20, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %high_thresh"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty_16, i32 1, i32 1, void @empty_26, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %dst_V_data_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_keep_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_strb_V"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_13, void @empty_22, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_23, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_13, void @empty_24, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_23, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_13, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %imgInput_data, i24 %imgInput_data"   --->   Operation 94 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput_data, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @rgb2hsv_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %rgb2hsv_data, i24 %rgb2hsv_data"   --->   Operation 96 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb2hsv_data, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper1_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %imgHelper1_data, i8 %imgHelper1_data"   --->   Operation 98 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper1_data, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper2_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %imgHelper2_data, i8 %imgHelper2_data"   --->   Operation 100 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper2_data, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper3_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %imgHelper3_data, i8 %imgHelper3_data"   --->   Operation 102 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper3_data, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper4_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %imgHelper4_data, i8 %imgHelper4_data"   --->   Operation 104 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgHelper4_data, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput_OC_data_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %imgOutput_data, i8 %imgOutput_data"   --->   Operation 106 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_data, void @empty_25, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput_rows_c, i32 %imgInput_rows_c"   --->   Operation 108 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput_cols_c, i32 %imgInput_cols_c"   --->   Operation 110 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @rgb2hsv_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %rgb2hsv_rows_c, i32 %rgb2hsv_rows_c"   --->   Operation 112 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rgb2hsv_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @rgb2hsv_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i32 %rgb2hsv_cols_c, i32 %rgb2hsv_cols_c"   --->   Operation 114 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rgb2hsv_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper1_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %imgHelper1_rows_c, i32 %imgHelper1_rows_c"   --->   Operation 116 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper1_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper1_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %imgHelper1_cols_c, i32 %imgHelper1_cols_c"   --->   Operation 118 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper1_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper2_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i32 %imgHelper2_rows_c, i32 %imgHelper2_rows_c"   --->   Operation 120 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper2_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper2_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 6, i32 0, i32 %imgHelper2_cols_c, i32 %imgHelper2_cols_c"   --->   Operation 122 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper2_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper3_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i32 %imgHelper3_rows_c, i32 %imgHelper3_rows_c"   --->   Operation 124 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper3_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper3_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i32 %imgHelper3_cols_c, i32 %imgHelper3_cols_c"   --->   Operation 126 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper3_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper4_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i32 %imgHelper4_rows_c, i32 %imgHelper4_rows_c"   --->   Operation 128 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper4_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @imgHelper4_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i32 %imgHelper4_cols_c, i32 %imgHelper4_cols_c"   --->   Operation 130 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgHelper4_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput_OC_rows_c_str, i32 1, void @p_str, void @p_str, i32 9, i32 0, i32 %imgOutput_rows_c, i32 %imgOutput_rows_c"   --->   Operation 132 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput_rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @imgOutput_OC_cols_c_str, i32 1, void @p_str, void @p_str, i32 9, i32 0, i32 %imgOutput_cols_c, i32 %imgOutput_cols_c"   --->   Operation 134 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgOutput_cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_rows_c19_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput_rows_c19, i32 %imgInput_rows_c19"   --->   Operation 136 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_rows_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @imgInput_OC_cols_c20_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %imgInput_cols_c20, i32 %imgInput_cols_c20"   --->   Operation 138 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imgInput_cols_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [src/xf_colordetect_accel_stream.cpp:201]   --->   Operation 140 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ low_thresh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ high_thresh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xf_cv_icvSaturate8u_cv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                (read                ) [ 0000000000000000000]
rows_read                (read                ) [ 0000000000000000000]
imgInput_cols_c20        (alloca              ) [ 0011111111111111111]
imgInput_rows_c19        (alloca              ) [ 0011111111111111111]
imgOutput_cols_c         (alloca              ) [ 0111111111111111111]
imgOutput_rows_c         (alloca              ) [ 0111111111111111111]
imgHelper4_cols_c        (alloca              ) [ 0111111111111111111]
imgHelper4_rows_c        (alloca              ) [ 0111111111111111111]
imgHelper3_cols_c        (alloca              ) [ 0111111111111111111]
imgHelper3_rows_c        (alloca              ) [ 0111111111111111111]
imgHelper2_cols_c        (alloca              ) [ 0111111111111111111]
imgHelper2_rows_c        (alloca              ) [ 0111111111111111111]
imgHelper1_cols_c        (alloca              ) [ 0111111111111111111]
imgHelper1_rows_c        (alloca              ) [ 0111111111111111111]
rgb2hsv_cols_c           (alloca              ) [ 0111111111111111111]
rgb2hsv_rows_c           (alloca              ) [ 0111111111111111111]
imgInput_cols_c          (alloca              ) [ 0111111111111111111]
imgInput_rows_c          (alloca              ) [ 0111111111111111111]
imgInput_data            (alloca              ) [ 0011111111111111111]
rgb2hsv_data             (alloca              ) [ 0011111111111111111]
imgHelper1_data          (alloca              ) [ 0011111111111111111]
imgHelper2_data          (alloca              ) [ 0011111111111111111]
imgHelper3_data          (alloca              ) [ 0011111111111111111]
imgHelper4_data          (alloca              ) [ 0011111111111111111]
imgOutput_data           (alloca              ) [ 0011111111111111111]
call_ln0                 (call                ) [ 0000000000000000000]
call_ln174               (call                ) [ 0000000000000000000]
call_ln178               (call                ) [ 0000000000000000000]
call_ln182               (call                ) [ 0000000000000000000]
call_ln187               (call                ) [ 0000000000000000000]
call_ln189               (call                ) [ 0000000000000000000]
call_ln191               (call                ) [ 0000000000000000000]
call_ln193               (call                ) [ 0000000000000000000]
call_ln199               (call                ) [ 0000000000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specmemcore_ln0          (specmemcore         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty                    (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_44                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_45                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_46                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_47                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_48                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_49                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_50                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_51                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_52                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_53                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_54                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_55                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_56                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_57                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_58                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_59                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_60                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_61                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_62                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_63                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_64                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
empty_65                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0        (specinterface       ) [ 0000000000000000000]
ret_ln201                (ret                 ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="low_thresh">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="low_thresh"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="high_thresh">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="high_thresh"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dst_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dst_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rows">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cols">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xf_cv_icvSaturate8u_cv">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_cv_icvSaturate8u_cv"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block__ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii.exit1_proc"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis2xfMat<24, 9, 2160, 3840, 1>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgr2hsv<9, 2160, 3840, 1>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorthresholding<9, 0, 3, 2160, 3840, 1>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="erode<0, 0, 2160, 3840, 0, 3, 3, 1, 1>11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dilate<0, 0, 2160, 3840, 0, 3, 3, 1, 1>12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dilate<0, 0, 2160, 3840, 0, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="erode<0, 0, 2160, 3840, 0, 3, 3, 1, 1>"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2axis<24, 0, 2160, 3840, 1>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2hsv_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper1_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper2_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper3_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper4_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2hsv_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2hsv_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper1_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper1_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper2_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper2_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper3_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper3_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper4_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgHelper4_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_OC_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_OC_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_rows_c19_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_OC_cols_c20_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="imgInput_cols_c20_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_cols_c20/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="imgInput_rows_c19_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_rows_c19/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="imgOutput_cols_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput_cols_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="imgOutput_rows_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput_rows_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="imgHelper4_cols_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper4_cols_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="imgHelper4_rows_c_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper4_rows_c/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="imgHelper3_cols_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper3_cols_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="imgHelper3_rows_c_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper3_rows_c/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="imgHelper2_cols_c_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper2_cols_c/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="imgHelper2_rows_c_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper2_rows_c/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="imgHelper1_cols_c_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper1_cols_c/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="imgHelper1_rows_c_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper1_rows_c/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="rgb2hsv_cols_c_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgb2hsv_cols_c/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="rgb2hsv_rows_c_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgb2hsv_rows_c/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="imgInput_cols_c_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_cols_c/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="imgInput_rows_c_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_rows_c/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="imgInput_data_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgInput_data/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="rgb2hsv_data_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgb2hsv_data/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="imgHelper1_data_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper1_data/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="imgHelper2_data_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper2_data/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="imgHelper3_data_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper3_data/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="imgHelper4_data_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgHelper4_data/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="imgOutput_data_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imgOutput_data/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="cols_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="rows_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_colorthresholding_9_0_3_2160_3840_1_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="5"/>
<pin id="285" dir="0" index="2" bw="8" slack="5"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="0" index="4" bw="8" slack="0"/>
<pin id="288" dir="0" index="5" bw="32" slack="5"/>
<pin id="289" dir="0" index="6" bw="32" slack="5"/>
<pin id="290" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln182/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_bgr2hsv_9_2160_3840_1_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="24" slack="3"/>
<pin id="297" dir="0" index="2" bw="24" slack="3"/>
<pin id="298" dir="0" index="3" bw="32" slack="3"/>
<pin id="299" dir="0" index="4" bw="32" slack="3"/>
<pin id="300" dir="0" index="5" bw="8" slack="0"/>
<pin id="301" dir="0" index="6" bw="32" slack="0"/>
<pin id="302" dir="0" index="7" bw="32" slack="0"/>
<pin id="303" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_erode_0_0_2160_3840_0_3_3_1_1_11_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="7"/>
<pin id="311" dir="0" index="2" bw="8" slack="7"/>
<pin id="312" dir="0" index="3" bw="32" slack="7"/>
<pin id="313" dir="0" index="4" bw="32" slack="7"/>
<pin id="314" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln187/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_dilate_0_0_2160_3840_0_3_3_1_1_12_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="9"/>
<pin id="319" dir="0" index="2" bw="8" slack="9"/>
<pin id="320" dir="0" index="3" bw="32" slack="9"/>
<pin id="321" dir="0" index="4" bw="32" slack="9"/>
<pin id="322" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_dilate_0_0_2160_3840_0_3_3_1_1_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="11"/>
<pin id="327" dir="0" index="2" bw="8" slack="11"/>
<pin id="328" dir="0" index="3" bw="32" slack="11"/>
<pin id="329" dir="0" index="4" bw="32" slack="11"/>
<pin id="330" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/12 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_erode_0_0_2160_3840_0_3_3_1_1_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="13"/>
<pin id="335" dir="0" index="2" bw="8" slack="13"/>
<pin id="336" dir="0" index="3" bw="32" slack="13"/>
<pin id="337" dir="0" index="4" bw="32" slack="13"/>
<pin id="338" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln193/14 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_xfMat2axis_24_0_2160_3840_1_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="15"/>
<pin id="343" dir="0" index="2" bw="32" slack="15"/>
<pin id="344" dir="0" index="3" bw="32" slack="15"/>
<pin id="345" dir="0" index="4" bw="24" slack="0"/>
<pin id="346" dir="0" index="5" bw="3" slack="0"/>
<pin id="347" dir="0" index="6" bw="3" slack="0"/>
<pin id="348" dir="0" index="7" bw="1" slack="0"/>
<pin id="349" dir="0" index="8" bw="1" slack="0"/>
<pin id="350" dir="0" index="9" bw="1" slack="0"/>
<pin id="351" dir="0" index="10" bw="1" slack="0"/>
<pin id="352" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln199/16 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_axis2xfMat_24_9_2160_3840_1_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="24" slack="1"/>
<pin id="364" dir="0" index="2" bw="24" slack="0"/>
<pin id="365" dir="0" index="3" bw="3" slack="0"/>
<pin id="366" dir="0" index="4" bw="3" slack="0"/>
<pin id="367" dir="0" index="5" bw="1" slack="0"/>
<pin id="368" dir="0" index="6" bw="1" slack="0"/>
<pin id="369" dir="0" index="7" bw="1" slack="0"/>
<pin id="370" dir="0" index="8" bw="1" slack="0"/>
<pin id="371" dir="0" index="9" bw="32" slack="1"/>
<pin id="372" dir="0" index="10" bw="32" slack="1"/>
<pin id="373" dir="0" index="11" bw="32" slack="1"/>
<pin id="374" dir="0" index="12" bw="32" slack="1"/>
<pin id="375" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="call_ln0_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="0" index="3" bw="32" slack="0"/>
<pin id="389" dir="0" index="4" bw="32" slack="0"/>
<pin id="390" dir="0" index="5" bw="32" slack="0"/>
<pin id="391" dir="0" index="6" bw="32" slack="0"/>
<pin id="392" dir="0" index="7" bw="32" slack="0"/>
<pin id="393" dir="0" index="8" bw="32" slack="0"/>
<pin id="394" dir="0" index="9" bw="32" slack="0"/>
<pin id="395" dir="0" index="10" bw="32" slack="0"/>
<pin id="396" dir="0" index="11" bw="32" slack="0"/>
<pin id="397" dir="0" index="12" bw="32" slack="0"/>
<pin id="398" dir="0" index="13" bw="32" slack="0"/>
<pin id="399" dir="0" index="14" bw="32" slack="0"/>
<pin id="400" dir="0" index="15" bw="32" slack="0"/>
<pin id="401" dir="0" index="16" bw="32" slack="0"/>
<pin id="402" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="imgInput_cols_c20_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput_cols_c20 "/>
</bind>
</comp>

<comp id="412" class="1005" name="imgInput_rows_c19_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imgInput_rows_c19 "/>
</bind>
</comp>

<comp id="418" class="1005" name="imgOutput_cols_c_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgOutput_cols_c "/>
</bind>
</comp>

<comp id="424" class="1005" name="imgOutput_rows_c_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgOutput_rows_c "/>
</bind>
</comp>

<comp id="430" class="1005" name="imgHelper4_cols_c_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper4_cols_c "/>
</bind>
</comp>

<comp id="436" class="1005" name="imgHelper4_rows_c_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper4_rows_c "/>
</bind>
</comp>

<comp id="442" class="1005" name="imgHelper3_cols_c_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper3_cols_c "/>
</bind>
</comp>

<comp id="448" class="1005" name="imgHelper3_rows_c_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper3_rows_c "/>
</bind>
</comp>

<comp id="454" class="1005" name="imgHelper2_cols_c_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper2_cols_c "/>
</bind>
</comp>

<comp id="460" class="1005" name="imgHelper2_rows_c_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper2_rows_c "/>
</bind>
</comp>

<comp id="466" class="1005" name="imgHelper1_cols_c_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper1_cols_c "/>
</bind>
</comp>

<comp id="472" class="1005" name="imgHelper1_rows_c_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgHelper1_rows_c "/>
</bind>
</comp>

<comp id="478" class="1005" name="rgb2hsv_cols_c_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rgb2hsv_cols_c "/>
</bind>
</comp>

<comp id="484" class="1005" name="rgb2hsv_rows_c_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rgb2hsv_rows_c "/>
</bind>
</comp>

<comp id="490" class="1005" name="imgInput_cols_c_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgInput_cols_c "/>
</bind>
</comp>

<comp id="496" class="1005" name="imgInput_rows_c_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="imgInput_rows_c "/>
</bind>
</comp>

<comp id="502" class="1005" name="imgInput_data_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="24" slack="1"/>
<pin id="504" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="imgInput_data "/>
</bind>
</comp>

<comp id="508" class="1005" name="rgb2hsv_data_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="24" slack="3"/>
<pin id="510" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="rgb2hsv_data "/>
</bind>
</comp>

<comp id="514" class="1005" name="imgHelper1_data_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="5"/>
<pin id="516" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="imgHelper1_data "/>
</bind>
</comp>

<comp id="520" class="1005" name="imgHelper2_data_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="7"/>
<pin id="522" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="imgHelper2_data "/>
</bind>
</comp>

<comp id="526" class="1005" name="imgHelper3_data_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="9"/>
<pin id="528" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="imgHelper3_data "/>
</bind>
</comp>

<comp id="532" class="1005" name="imgHelper4_data_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="11"/>
<pin id="534" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="imgHelper4_data "/>
</bind>
</comp>

<comp id="538" class="1005" name="imgOutput_data_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="13"/>
<pin id="540" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="imgOutput_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="294" pin=5"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="294" pin=6"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="294" pin=7"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="340" pin=4"/></net>

<net id="355"><net_src comp="20" pin="0"/><net_sink comp="340" pin=5"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="340" pin=6"/></net>

<net id="357"><net_src comp="24" pin="0"/><net_sink comp="340" pin=7"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="340" pin=8"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="340" pin=9"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="340" pin=10"/></net>

<net id="376"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="378"><net_src comp="2" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="379"><net_src comp="4" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="380"><net_src comp="6" pin="0"/><net_sink comp="361" pin=5"/></net>

<net id="381"><net_src comp="8" pin="0"/><net_sink comp="361" pin=6"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="361" pin=7"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="361" pin=8"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="404"><net_src comp="276" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="405"><net_src comp="270" pin="2"/><net_sink comp="384" pin=2"/></net>

<net id="409"><net_src comp="178" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="361" pin=12"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="415"><net_src comp="182" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="361" pin=11"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="421"><net_src comp="186" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="384" pin=16"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="427"><net_src comp="190" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="384" pin=15"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="433"><net_src comp="194" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="384" pin=14"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="439"><net_src comp="198" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="384" pin=13"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="332" pin=3"/></net>

<net id="445"><net_src comp="202" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="384" pin=12"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="451"><net_src comp="206" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="384" pin=11"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="457"><net_src comp="210" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="384" pin=10"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="463"><net_src comp="214" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="384" pin=9"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="469"><net_src comp="218" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="384" pin=8"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="475"><net_src comp="222" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="384" pin=7"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="481"><net_src comp="226" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="384" pin=6"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="487"><net_src comp="230" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="384" pin=5"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="493"><net_src comp="234" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="361" pin=10"/></net>

<net id="499"><net_src comp="238" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="361" pin=9"/></net>

<net id="505"><net_src comp="242" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="511"><net_src comp="246" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="517"><net_src comp="250" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="523"><net_src comp="254" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="529"><net_src comp="258" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="535"><net_src comp="262" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="541"><net_src comp="266" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="340" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {16 17 }
	Port: dst_V_keep_V | {16 17 }
	Port: dst_V_strb_V | {16 17 }
	Port: dst_V_user_V | {16 17 }
	Port: dst_V_last_V | {16 17 }
	Port: dst_V_id_V | {16 17 }
	Port: dst_V_dest_V | {16 17 }
 - Input state : 
	Port: colordetect_accel : src_V_data_V | {2 3 }
	Port: colordetect_accel : src_V_keep_V | {2 3 }
	Port: colordetect_accel : src_V_strb_V | {2 3 }
	Port: colordetect_accel : src_V_user_V | {2 3 }
	Port: colordetect_accel : src_V_last_V | {2 3 }
	Port: colordetect_accel : src_V_id_V | {2 3 }
	Port: colordetect_accel : src_V_dest_V | {2 3 }
	Port: colordetect_accel : low_thresh | {6 7 }
	Port: colordetect_accel : high_thresh | {6 7 }
	Port: colordetect_accel : rows | {1 }
	Port: colordetect_accel : cols | {1 }
	Port: colordetect_accel : xf_cv_icvSaturate8u_cv | {4 5 }
	Port: colordetect_accel : void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv | {4 5 }
	Port: colordetect_accel : void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv | {4 5 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                grp_colorthresholding_9_0_3_2160_3840_1_s_fu_282                |    0    |    1    | 32.6666 |   700   |   434   |
|          |                       grp_bgr2hsv_9_2160_3840_1_s_fu_294                       |    0    |    2    |  11.682 |   526   |   485   |
|          |                   grp_erode_0_0_2160_3840_0_3_3_1_1_11_fu_308                  |    6    |    0    | 23.4181 |   519   |   431   |
|          |                  grp_dilate_0_0_2160_3840_0_3_3_1_1_12_fu_316                  |    6    |    0    | 23.4181 |   519   |   431   |
|   call   |                   grp_dilate_0_0_2160_3840_0_3_3_1_1_s_fu_324                  |    6    |    0    | 23.4181 |   519   |   431   |
|          |                   grp_erode_0_0_2160_3840_0_3_3_1_1_s_fu_332                   |    6    |    0    | 23.4181 |   519   |   431   |
|          |                    grp_xfMat2axis_24_0_2160_3840_1_s_fu_340                    |    0    |    0    |  1.298  |   204   |   146   |
|          |                    grp_axis2xfMat_24_9_2160_3840_1_s_fu_361                    |    0    |    0    |    0    |   138   |    48   |
|          | call_ln0_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_fu_384 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                              cols_read_read_fu_270                             |    0    |    0    |    0    |    0    |    0    |
|          |                              rows_read_read_fu_276                             |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                                |    24   |    3    | 139.319 |   3644  |   2837  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------+--------+--------+--------+
|                                                                       |  BRAM  |   FF   |   LUT  |
+-----------------------------------------------------------------------+--------+--------+--------+
|void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv|    1   |    0   |    0   |
|void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv|    1   |    0   |    0   |
|                         xf_cv_icvSaturate8u_cv                        |    3   |    0   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+
|                                 Total                                 |    5   |    0   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|imgHelper1_cols_c_reg_466|   32   |
| imgHelper1_data_reg_514 |    8   |
|imgHelper1_rows_c_reg_472|   32   |
|imgHelper2_cols_c_reg_454|   32   |
| imgHelper2_data_reg_520 |    8   |
|imgHelper2_rows_c_reg_460|   32   |
|imgHelper3_cols_c_reg_442|   32   |
| imgHelper3_data_reg_526 |    8   |
|imgHelper3_rows_c_reg_448|   32   |
|imgHelper4_cols_c_reg_430|   32   |
| imgHelper4_data_reg_532 |    8   |
|imgHelper4_rows_c_reg_436|   32   |
|imgInput_cols_c20_reg_406|   32   |
| imgInput_cols_c_reg_490 |   32   |
|  imgInput_data_reg_502  |   24   |
|imgInput_rows_c19_reg_412|   32   |
| imgInput_rows_c_reg_496 |   32   |
| imgOutput_cols_c_reg_418|   32   |
|  imgOutput_data_reg_538 |    8   |
| imgOutput_rows_c_reg_424|   32   |
|  rgb2hsv_cols_c_reg_478 |   32   |
|   rgb2hsv_data_reg_508  |   24   |
|  rgb2hsv_rows_c_reg_484 |   32   |
+-------------------------+--------+
|          Total          |   600  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   24   |    3   |   139  |  3644  |  2837  |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   600  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   29   |    3   |   139  |  4244  |  2837  |
+-----------+--------+--------+--------+--------+--------+
