
Interrupt_button_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000427c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004388  08004388  00005388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004464  08004464  0000609c  2**0
                  CONTENTS
  4 .ARM          00000000  08004464  08004464  0000609c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004464  08004464  0000609c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004464  08004464  00005464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004468  08004468  00005468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800446c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  2000009c  08004508  0000609c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004d8  08004508  000064d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c8bf  00000000  00000000  000060c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e82  00000000  00000000  00012984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf0  00000000  00000000  00014808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a2c  00000000  00000000  000154f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186e7  00000000  00000000  00015f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e53a  00000000  00000000  0002e60b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c2db  00000000  00000000  0003cb45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8e20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003de8  00000000  00000000  000c8e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000ccc4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000009c 	.word	0x2000009c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004370 	.word	0x08004370

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a0 	.word	0x200000a0
 8000148:	08004370 	.word	0x08004370

0800014c <Modbus_CRC16>:

UART_HandleTypeDef huart1;

/* USER CODE BEGIN PV */

uint16_t Modbus_CRC16(uint8_t *buffer, uint16_t length_data) { // length
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	460b      	mov	r3, r1
 8000156:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000158:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800015c:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < length_data; i++) {
 800015e:	2300      	movs	r3, #0
 8000160:	81bb      	strh	r3, [r7, #12]
 8000162:	e026      	b.n	80001b2 <Modbus_CRC16+0x66>
        crc ^= buffer[i];  // XOR voi du lieu dau vao: crc = crc^buffer[i];
 8000164:	89bb      	ldrh	r3, [r7, #12]
 8000166:	687a      	ldr	r2, [r7, #4]
 8000168:	4413      	add	r3, r2
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	461a      	mov	r2, r3
 800016e:	89fb      	ldrh	r3, [r7, #14]
 8000170:	4053      	eors	r3, r2
 8000172:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8000174:	2300      	movs	r3, #0
 8000176:	72fb      	strb	r3, [r7, #11]
 8000178:	e015      	b.n	80001a6 <Modbus_CRC16+0x5a>

            if (crc & 0x0001) {
 800017a:	89fb      	ldrh	r3, [r7, #14]
 800017c:	f003 0301 	and.w	r3, r3, #1
 8000180:	2b00      	cmp	r3, #0
 8000182:	d00a      	beq.n	800019a <Modbus_CRC16+0x4e>
            	crc >>= 1;
 8000184:	89fb      	ldrh	r3, [r7, #14]
 8000186:	085b      	lsrs	r3, r3, #1
 8000188:	81fb      	strh	r3, [r7, #14]
            	crc = crc ^ 0xA001;
 800018a:	89fb      	ldrh	r3, [r7, #14]
 800018c:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8000190:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8000194:	43db      	mvns	r3, r3
 8000196:	81fb      	strh	r3, [r7, #14]
 8000198:	e002      	b.n	80001a0 <Modbus_CRC16+0x54>
            } else {
                crc >>= 1;
 800019a:	89fb      	ldrh	r3, [r7, #14]
 800019c:	085b      	lsrs	r3, r3, #1
 800019e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80001a0:	7afb      	ldrb	r3, [r7, #11]
 80001a2:	3301      	adds	r3, #1
 80001a4:	72fb      	strb	r3, [r7, #11]
 80001a6:	7afb      	ldrb	r3, [r7, #11]
 80001a8:	2b07      	cmp	r3, #7
 80001aa:	d9e6      	bls.n	800017a <Modbus_CRC16+0x2e>
    for (uint16_t i = 0; i < length_data; i++) {
 80001ac:	89bb      	ldrh	r3, [r7, #12]
 80001ae:	3301      	adds	r3, #1
 80001b0:	81bb      	strh	r3, [r7, #12]
 80001b2:	89ba      	ldrh	r2, [r7, #12]
 80001b4:	887b      	ldrh	r3, [r7, #2]
 80001b6:	429a      	cmp	r2, r3
 80001b8:	d3d4      	bcc.n	8000164 <Modbus_CRC16+0x18>
            }
        }
    }
    return crc;
 80001ba:	89fb      	ldrh	r3, [r7, #14]
}
 80001bc:	4618      	mov	r0, r3
 80001be:	3714      	adds	r7, #20
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr
	...

080001c8 <Send_Modbus_Func16>:
//}

////MODBUS_NHAP_NHIEU_PHIM (FUNCTION 16_Write Multiple Registers)
void Send_Modbus_Func16(UART_HandleTypeDef *huart, uint8_t slaveID,
		uint16_t address,uint16_t quantity,uint16_t byte_count
		,uint8_t * data, uint8_t length_data) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	4608      	mov	r0, r1
 80001d2:	4611      	mov	r1, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	4603      	mov	r3, r0
 80001d8:	72fb      	strb	r3, [r7, #11]
 80001da:	460b      	mov	r3, r1
 80001dc:	813b      	strh	r3, [r7, #8]
 80001de:	4613      	mov	r3, r2
 80001e0:	80fb      	strh	r3, [r7, #6]

    tx_buffer[0] = slaveID;                 // dia chi Slave
 80001e2:	4a31      	ldr	r2, [pc, #196]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 80001e4:	7afb      	ldrb	r3, [r7, #11]
 80001e6:	7013      	strb	r3, [r2, #0]
    tx_buffer[1] = 0x10;                     // Function Code: Read Holding Register
 80001e8:	4b2f      	ldr	r3, [pc, #188]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 80001ea:	2210      	movs	r2, #16
 80001ec:	705a      	strb	r2, [r3, #1]
    tx_buffer[2] = (address >> 8) & 0xFF;    // address High
 80001ee:	893b      	ldrh	r3, [r7, #8]
 80001f0:	0a1b      	lsrs	r3, r3, #8
 80001f2:	b29b      	uxth	r3, r3
 80001f4:	b2da      	uxtb	r2, r3
 80001f6:	4b2c      	ldr	r3, [pc, #176]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 80001f8:	709a      	strb	r2, [r3, #2]
    tx_buffer[3] = address & 0xFF;           // address Low
 80001fa:	893b      	ldrh	r3, [r7, #8]
 80001fc:	b2da      	uxtb	r2, r3
 80001fe:	4b2a      	ldr	r3, [pc, #168]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000200:	70da      	strb	r2, [r3, #3]
    tx_buffer[4] = (quantity >> 8) & 0xFF;   // quantity Hi
 8000202:	88fb      	ldrh	r3, [r7, #6]
 8000204:	0a1b      	lsrs	r3, r3, #8
 8000206:	b29b      	uxth	r3, r3
 8000208:	b2da      	uxtb	r2, r3
 800020a:	4b27      	ldr	r3, [pc, #156]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 800020c:	711a      	strb	r2, [r3, #4]
    tx_buffer[5] = quantity & 0xFF;          //quantity Lo
 800020e:	88fb      	ldrh	r3, [r7, #6]
 8000210:	b2da      	uxtb	r2, r3
 8000212:	4b25      	ldr	r3, [pc, #148]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000214:	715a      	strb	r2, [r3, #5]
//    tx_buffer[6] = byte_count & 0xFF; //byte_count
    tx_buffer[6] = (quantity *2) & 0xFF; //byte_count
 8000216:	88fb      	ldrh	r3, [r7, #6]
 8000218:	b2db      	uxtb	r3, r3
 800021a:	005b      	lsls	r3, r3, #1
 800021c:	b2da      	uxtb	r2, r3
 800021e:	4b22      	ldr	r3, [pc, #136]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000220:	719a      	strb	r2, [r3, #6]

    for (int i = 0; i < quantity; i++) {
 8000222:	2300      	movs	r3, #0
 8000224:	617b      	str	r3, [r7, #20]
 8000226:	e011      	b.n	800024c <Send_Modbus_Func16+0x84>
        tx_buffer[7 + (i*2)] = (data[i] >> 8) & 0xFF; // High byte
 8000228:	697b      	ldr	r3, [r7, #20]
 800022a:	005b      	lsls	r3, r3, #1
 800022c:	3307      	adds	r3, #7
 800022e:	4a1e      	ldr	r2, [pc, #120]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000230:	2100      	movs	r1, #0
 8000232:	54d1      	strb	r1, [r2, r3]
        tx_buffer[8 + (i*2)] = (data[i]) & 0xFF;        // Low byte
 8000234:	697b      	ldr	r3, [r7, #20]
 8000236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000238:	441a      	add	r2, r3
 800023a:	697b      	ldr	r3, [r7, #20]
 800023c:	3304      	adds	r3, #4
 800023e:	005b      	lsls	r3, r3, #1
 8000240:	7811      	ldrb	r1, [r2, #0]
 8000242:	4a19      	ldr	r2, [pc, #100]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000244:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < quantity; i++) {
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	3301      	adds	r3, #1
 800024a:	617b      	str	r3, [r7, #20]
 800024c:	88fb      	ldrh	r3, [r7, #6]
 800024e:	697a      	ldr	r2, [r7, #20]
 8000250:	429a      	cmp	r2, r3
 8000252:	dbe9      	blt.n	8000228 <Send_Modbus_Func16+0x60>
    }
    uint16_t crc = Modbus_CRC16(tx_buffer, 7 + (quantity*2)); // 7 + length_data / sizeof(data)????
 8000254:	88fb      	ldrh	r3, [r7, #6]
 8000256:	005b      	lsls	r3, r3, #1
 8000258:	b29b      	uxth	r3, r3
 800025a:	3307      	adds	r3, #7
 800025c:	b29b      	uxth	r3, r3
 800025e:	4619      	mov	r1, r3
 8000260:	4811      	ldr	r0, [pc, #68]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000262:	f7ff ff73 	bl	800014c <Modbus_CRC16>
 8000266:	4603      	mov	r3, r0
 8000268:	827b      	strh	r3, [r7, #18]
    tx_buffer[7 + (quantity*2)] = crc & 0xFF;      // CRC Low byte
 800026a:	88fb      	ldrh	r3, [r7, #6]
 800026c:	005b      	lsls	r3, r3, #1
 800026e:	3307      	adds	r3, #7
 8000270:	8a7a      	ldrh	r2, [r7, #18]
 8000272:	b2d1      	uxtb	r1, r2
 8000274:	4a0c      	ldr	r2, [pc, #48]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000276:	54d1      	strb	r1, [r2, r3]
    tx_buffer[8 + (quantity*2)] = (crc >> 8) & 0xFF; // CRC High byte
 8000278:	8a7b      	ldrh	r3, [r7, #18]
 800027a:	0a1b      	lsrs	r3, r3, #8
 800027c:	b29a      	uxth	r2, r3
 800027e:	88fb      	ldrh	r3, [r7, #6]
 8000280:	3304      	adds	r3, #4
 8000282:	005b      	lsls	r3, r3, #1
 8000284:	b2d1      	uxtb	r1, r2
 8000286:	4a08      	ldr	r2, [pc, #32]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000288:	54d1      	strb	r1, [r2, r3]

    HAL_UART_Transmit(huart, tx_buffer, /*sizeof(tx_buffer)*/ 9 + (quantity * 2), 100);
 800028a:	88fb      	ldrh	r3, [r7, #6]
 800028c:	005b      	lsls	r3, r3, #1
 800028e:	b29b      	uxth	r3, r3
 8000290:	3309      	adds	r3, #9
 8000292:	b29a      	uxth	r2, r3
 8000294:	2364      	movs	r3, #100	@ 0x64
 8000296:	4904      	ldr	r1, [pc, #16]	@ (80002a8 <Send_Modbus_Func16+0xe0>)
 8000298:	68f8      	ldr	r0, [r7, #12]
 800029a:	f002 faa7 	bl	80027ec <HAL_UART_Transmit>
}
 800029e:	bf00      	nop
 80002a0:	3718      	adds	r7, #24
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	200000d8 	.word	0x200000d8

080002ac <Send_Modbus_Func03>:
void Send_Modbus_Func03(UART_HandleTypeDef *huart, uint8_t slaveID,
			uint16_t address, uint8_t quantity/*, uint8_t length_data*/){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
 80002b4:	4608      	mov	r0, r1
 80002b6:	4611      	mov	r1, r2
 80002b8:	461a      	mov	r2, r3
 80002ba:	4603      	mov	r3, r0
 80002bc:	70fb      	strb	r3, [r7, #3]
 80002be:	460b      	mov	r3, r1
 80002c0:	803b      	strh	r3, [r7, #0]
 80002c2:	4613      	mov	r3, r2
 80002c4:	70bb      	strb	r3, [r7, #2]
	tx_buffer[0] = slaveID;
 80002c6:	4a18      	ldr	r2, [pc, #96]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 80002c8:	78fb      	ldrb	r3, [r7, #3]
 80002ca:	7013      	strb	r3, [r2, #0]
	tx_buffer[1]= 0x03; // function code 03
 80002cc:	4b16      	ldr	r3, [pc, #88]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 80002ce:	2203      	movs	r2, #3
 80002d0:	705a      	strb	r2, [r3, #1]
	tx_buffer[2]= (address >> 8) &0xFF;
 80002d2:	883b      	ldrh	r3, [r7, #0]
 80002d4:	0a1b      	lsrs	r3, r3, #8
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	4b13      	ldr	r3, [pc, #76]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 80002dc:	709a      	strb	r2, [r3, #2]
	tx_buffer[3]=address & 0xFF; // dia chi bat dau doc
 80002de:	883b      	ldrh	r3, [r7, #0]
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4b11      	ldr	r3, [pc, #68]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 80002e4:	70da      	strb	r2, [r3, #3]
	tx_buffer[4]= (quantity >> 8) & 0xFF;
 80002e6:	4b10      	ldr	r3, [pc, #64]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	711a      	strb	r2, [r3, #4]
	tx_buffer[5]= quantity & 0xFF;
 80002ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 80002ee:	78bb      	ldrb	r3, [r7, #2]
 80002f0:	7153      	strb	r3, [r2, #5]

	uint16_t crc = Modbus_CRC16(tx_buffer, 6 );
 80002f2:	2106      	movs	r1, #6
 80002f4:	480c      	ldr	r0, [pc, #48]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 80002f6:	f7ff ff29 	bl	800014c <Modbus_CRC16>
 80002fa:	4603      	mov	r3, r0
 80002fc:	81fb      	strh	r3, [r7, #14]
	tx_buffer[6 ] = crc & 0xFF;      // CRC Low byte
 80002fe:	89fb      	ldrh	r3, [r7, #14]
 8000300:	b2da      	uxtb	r2, r3
 8000302:	4b09      	ldr	r3, [pc, #36]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 8000304:	719a      	strb	r2, [r3, #6]
	tx_buffer[7 ] = (crc >> 8) & 0xFF; // CRC High byte
 8000306:	89fb      	ldrh	r3, [r7, #14]
 8000308:	0a1b      	lsrs	r3, r3, #8
 800030a:	b29b      	uxth	r3, r3
 800030c:	b2da      	uxtb	r2, r3
 800030e:	4b06      	ldr	r3, [pc, #24]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 8000310:	71da      	strb	r2, [r3, #7]

//	HAL_UART_Transmit(huart, tx_buffer, sizeof(tx_buffer), 100);
	HAL_UART_Transmit (huart, tx_buffer, 8, 100);
 8000312:	2364      	movs	r3, #100	@ 0x64
 8000314:	2208      	movs	r2, #8
 8000316:	4904      	ldr	r1, [pc, #16]	@ (8000328 <Send_Modbus_Func03+0x7c>)
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f002 fa67 	bl	80027ec <HAL_UART_Transmit>
}
 800031e:	bf00      	nop
 8000320:	3710      	adds	r7, #16
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	200000d8 	.word	0x200000d8

0800032c <Received_Modbus>:

void Received_Modbus (){
 800032c:	b5b0      	push	{r4, r5, r7, lr}
 800032e:	b08c      	sub	sp, #48	@ 0x30
 8000330:	af00      	add	r7, sp, #0

//	HAL_UART_Receive_IT(huart, rx_buffer,8); // nhan o cho khac -> duwjng cowf -> nhay vao received_modbus
	// tach frane -> so sanh -> neu giong thi done => DONE

	uint16_t received_crc = (rx_buffer[8 - 1] << 8) | rx_buffer[8 - 2];
 8000332:	4b6f      	ldr	r3, [pc, #444]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000334:	79db      	ldrb	r3, [r3, #7]
 8000336:	021b      	lsls	r3, r3, #8
 8000338:	b21a      	sxth	r2, r3
 800033a:	4b6d      	ldr	r3, [pc, #436]	@ (80004f0 <Received_Modbus+0x1c4>)
 800033c:	799b      	ldrb	r3, [r3, #6]
 800033e:	b21b      	sxth	r3, r3
 8000340:	4313      	orrs	r3, r2
 8000342:	b21b      	sxth	r3, r3
 8000344:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint16_t calculated_crc = Modbus_CRC16(rx_buffer, 8 - 2);
 8000346:	2106      	movs	r1, #6
 8000348:	4869      	ldr	r0, [pc, #420]	@ (80004f0 <Received_Modbus+0x1c4>)
 800034a:	f7ff feff 	bl	800014c <Modbus_CRC16>
 800034e:	4603      	mov	r3, r0
 8000350:	843b      	strh	r3, [r7, #32]
	//Func16
	if(rx_buffer[1]== 0x10){
 8000352:	4b67      	ldr	r3, [pc, #412]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000354:	785b      	ldrb	r3, [r3, #1]
 8000356:	2b10      	cmp	r3, #16
 8000358:	d151      	bne.n	80003fe <Received_Modbus+0xd2>
		if (rx_buffer[0] == tx_buffer[0] && rx_buffer[1] == tx_buffer[1]) {
 800035a:	4b65      	ldr	r3, [pc, #404]	@ (80004f0 <Received_Modbus+0x1c4>)
 800035c:	781a      	ldrb	r2, [r3, #0]
 800035e:	4b65      	ldr	r3, [pc, #404]	@ (80004f4 <Received_Modbus+0x1c8>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	429a      	cmp	r2, r3
 8000364:	d143      	bne.n	80003ee <Received_Modbus+0xc2>
 8000366:	4b62      	ldr	r3, [pc, #392]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000368:	785a      	ldrb	r2, [r3, #1]
 800036a:	4b62      	ldr	r3, [pc, #392]	@ (80004f4 <Received_Modbus+0x1c8>)
 800036c:	785b      	ldrb	r3, [r3, #1]
 800036e:	429a      	cmp	r2, r3
 8000370:	d13d      	bne.n	80003ee <Received_Modbus+0xc2>
			if(rx_buffer [2] == tx_buffer[2] && rx_buffer[3] == tx_buffer[3]){
 8000372:	4b5f      	ldr	r3, [pc, #380]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000374:	789a      	ldrb	r2, [r3, #2]
 8000376:	4b5f      	ldr	r3, [pc, #380]	@ (80004f4 <Received_Modbus+0x1c8>)
 8000378:	789b      	ldrb	r3, [r3, #2]
 800037a:	429a      	cmp	r2, r3
 800037c:	d132      	bne.n	80003e4 <Received_Modbus+0xb8>
 800037e:	4b5c      	ldr	r3, [pc, #368]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000380:	78da      	ldrb	r2, [r3, #3]
 8000382:	4b5c      	ldr	r3, [pc, #368]	@ (80004f4 <Received_Modbus+0x1c8>)
 8000384:	78db      	ldrb	r3, [r3, #3]
 8000386:	429a      	cmp	r2, r3
 8000388:	d12c      	bne.n	80003e4 <Received_Modbus+0xb8>
				if (received_crc == calculated_crc){
 800038a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800038c:	8c3b      	ldrh	r3, [r7, #32]
 800038e:	429a      	cmp	r2, r3
 8000390:	d124      	bne.n	80003dc <Received_Modbus+0xb0>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000392:	2200      	movs	r2, #0
 8000394:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000398:	4857      	ldr	r0, [pc, #348]	@ (80004f8 <Received_Modbus+0x1cc>)
 800039a:	f001 f9a0 	bl	80016de <HAL_GPIO_WritePin>
					HAL_Delay(500);
 800039e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80003a2:	f000 fe1d 	bl	8000fe0 <HAL_Delay>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80003a6:	2201      	movs	r2, #1
 80003a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003ac:	4852      	ldr	r0, [pc, #328]	@ (80004f8 <Received_Modbus+0x1cc>)
 80003ae:	f001 f996 	bl	80016de <HAL_GPIO_WritePin>
					printf ("Du lieu hop le: ");
 80003b2:	4852      	ldr	r0, [pc, #328]	@ (80004fc <Received_Modbus+0x1d0>)
 80003b4:	f003 f8f6 	bl	80035a4 <iprintf>
					for (int i=0; i<8; i++){
 80003b8:	2300      	movs	r3, #0
 80003ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80003bc:	e00a      	b.n	80003d4 <Received_Modbus+0xa8>
						printf("%02X ", rx_buffer[i]);
 80003be:	4a4c      	ldr	r2, [pc, #304]	@ (80004f0 <Received_Modbus+0x1c4>)
 80003c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003c2:	4413      	add	r3, r2
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	4619      	mov	r1, r3
 80003c8:	484d      	ldr	r0, [pc, #308]	@ (8000500 <Received_Modbus+0x1d4>)
 80003ca:	f003 f8eb 	bl	80035a4 <iprintf>
					for (int i=0; i<8; i++){
 80003ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003d0:	3301      	adds	r3, #1
 80003d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80003d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003d6:	2b07      	cmp	r3, #7
 80003d8:	ddf1      	ble.n	80003be <Received_Modbus+0x92>
				if (received_crc == calculated_crc){
 80003da:	e007      	b.n	80003ec <Received_Modbus+0xc0>
					}
				}
				else{
					printf("Loi CRC!");
 80003dc:	4849      	ldr	r0, [pc, #292]	@ (8000504 <Received_Modbus+0x1d8>)
 80003de:	f003 f8e1 	bl	80035a4 <iprintf>
				if (received_crc == calculated_crc){
 80003e2:	e003      	b.n	80003ec <Received_Modbus+0xc0>
				}
			}
			else{
				printf("Sai Address hoac Quantity!");
 80003e4:	4848      	ldr	r0, [pc, #288]	@ (8000508 <Received_Modbus+0x1dc>)
 80003e6:	f003 f8dd 	bl	80035a4 <iprintf>
			if(rx_buffer [2] == tx_buffer[2] && rx_buffer[3] == tx_buffer[3]){
 80003ea:	e003      	b.n	80003f4 <Received_Modbus+0xc8>
 80003ec:	e002      	b.n	80003f4 <Received_Modbus+0xc8>
			}
		}
		else{
			printf("Sai Slave ID hoac Function Code!");
 80003ee:	4847      	ldr	r0, [pc, #284]	@ (800050c <Received_Modbus+0x1e0>)
 80003f0:	f003 f8d8 	bl	80035a4 <iprintf>
		}
		memset(button_input, 0, sizeof(button_input));
 80003f4:	2210      	movs	r2, #16
 80003f6:	2100      	movs	r1, #0
 80003f8:	4845      	ldr	r0, [pc, #276]	@ (8000510 <Received_Modbus+0x1e4>)
 80003fa:	f003 fa2b 	bl	8003854 <memset>
	}
	// Func03
	if(rx_buffer[1] == 0x03){
 80003fe:	4b3c      	ldr	r3, [pc, #240]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000400:	785b      	ldrb	r3, [r3, #1]
 8000402:	2b03      	cmp	r3, #3
 8000404:	d16f      	bne.n	80004e6 <Received_Modbus+0x1ba>
		uint8_t byte_count = rx_buffer[2];
 8000406:	4b3a      	ldr	r3, [pc, #232]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000408:	789b      	ldrb	r3, [r3, #2]
 800040a:	77fb      	strb	r3, [r7, #31]
		uint16_t response_length = 3 + byte_count +2;
 800040c:	7ffb      	ldrb	r3, [r7, #31]
 800040e:	b29b      	uxth	r3, r3
 8000410:	3305      	adds	r3, #5
 8000412:	83bb      	strh	r3, [r7, #28]
		uint16_t received_crc = (rx_buffer[response_length - 1] << 8) | rx_buffer[response_length - 2];
 8000414:	8bbb      	ldrh	r3, [r7, #28]
 8000416:	3b01      	subs	r3, #1
 8000418:	4a35      	ldr	r2, [pc, #212]	@ (80004f0 <Received_Modbus+0x1c4>)
 800041a:	5cd3      	ldrb	r3, [r2, r3]
 800041c:	021b      	lsls	r3, r3, #8
 800041e:	b21a      	sxth	r2, r3
 8000420:	8bbb      	ldrh	r3, [r7, #28]
 8000422:	3b02      	subs	r3, #2
 8000424:	4932      	ldr	r1, [pc, #200]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000426:	5ccb      	ldrb	r3, [r1, r3]
 8000428:	b21b      	sxth	r3, r3
 800042a:	4313      	orrs	r3, r2
 800042c:	b21b      	sxth	r3, r3
 800042e:	837b      	strh	r3, [r7, #26]
		uint16_t calculated_crc = Modbus_CRC16(rx_buffer, response_length -2);
 8000430:	8bbb      	ldrh	r3, [r7, #28]
 8000432:	3b02      	subs	r3, #2
 8000434:	b29b      	uxth	r3, r3
 8000436:	4619      	mov	r1, r3
 8000438:	482d      	ldr	r0, [pc, #180]	@ (80004f0 <Received_Modbus+0x1c4>)
 800043a:	f7ff fe87 	bl	800014c <Modbus_CRC16>
 800043e:	4603      	mov	r3, r0
 8000440:	833b      	strh	r3, [r7, #24]

		if(received_crc == calculated_crc) {
 8000442:	8b7a      	ldrh	r2, [r7, #26]
 8000444:	8b3b      	ldrh	r3, [r7, #24]
 8000446:	429a      	cmp	r2, r3
 8000448:	d14a      	bne.n	80004e0 <Received_Modbus+0x1b4>


				uint16_t read_data[10];
				for (int i = 0; i < 10; i++) {
 800044a:	2300      	movs	r3, #0
 800044c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800044e:	e018      	b.n	8000482 <Received_Modbus+0x156>

				    read_data[i] = (rx_buffer[3 + (i * 2)] << 8) | rx_buffer[4 + (i * 2)];
 8000450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000452:	005b      	lsls	r3, r3, #1
 8000454:	3303      	adds	r3, #3
 8000456:	4a26      	ldr	r2, [pc, #152]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000458:	5cd3      	ldrb	r3, [r2, r3]
 800045a:	021b      	lsls	r3, r3, #8
 800045c:	b21a      	sxth	r2, r3
 800045e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000460:	3302      	adds	r3, #2
 8000462:	005b      	lsls	r3, r3, #1
 8000464:	4922      	ldr	r1, [pc, #136]	@ (80004f0 <Received_Modbus+0x1c4>)
 8000466:	5ccb      	ldrb	r3, [r1, r3]
 8000468:	b21b      	sxth	r3, r3
 800046a:	4313      	orrs	r3, r2
 800046c:	b21b      	sxth	r3, r3
 800046e:	b29a      	uxth	r2, r3
 8000470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	3330      	adds	r3, #48	@ 0x30
 8000476:	443b      	add	r3, r7
 8000478:	f823 2c2c 	strh.w	r2, [r3, #-44]
				for (int i = 0; i < 10; i++) {
 800047c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800047e:	3301      	adds	r3, #1
 8000480:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000484:	2b09      	cmp	r3, #9
 8000486:	dde3      	ble.n	8000450 <Received_Modbus+0x124>
//					}
//				}


// 10 THANH GHI, BAT KY THANH GHI NAO THAY DOI GIA TRI => LED BLINK
				if (memcmp(read_data, last_read_value, sizeof(read_data)) != 0){
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	2214      	movs	r2, #20
 800048c:	4921      	ldr	r1, [pc, #132]	@ (8000514 <Received_Modbus+0x1e8>)
 800048e:	4618      	mov	r0, r3
 8000490:	f003 f9d0 	bl	8003834 <memcmp>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d025      	beq.n	80004e6 <Received_Modbus+0x1ba>
					memcpy(last_read_value, read_data, sizeof(last_read_value));
 800049a:	4b1e      	ldr	r3, [pc, #120]	@ (8000514 <Received_Modbus+0x1e8>)
 800049c:	461d      	mov	r5, r3
 800049e:	1d3c      	adds	r4, r7, #4
 80004a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80004a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80004a4:	6823      	ldr	r3, [r4, #0]
 80004a6:	602b      	str	r3, [r5, #0]
					for(int i=0; i<3; i++){
 80004a8:	2300      	movs	r3, #0
 80004aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80004ac:	e014      	b.n	80004d8 <Received_Modbus+0x1ac>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004b4:	4810      	ldr	r0, [pc, #64]	@ (80004f8 <Received_Modbus+0x1cc>)
 80004b6:	f001 f912 	bl	80016de <HAL_GPIO_WritePin>
						HAL_Delay(100);
 80004ba:	2064      	movs	r0, #100	@ 0x64
 80004bc:	f000 fd90 	bl	8000fe0 <HAL_Delay>
						HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80004c0:	2201      	movs	r2, #1
 80004c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004c6:	480c      	ldr	r0, [pc, #48]	@ (80004f8 <Received_Modbus+0x1cc>)
 80004c8:	f001 f909 	bl	80016de <HAL_GPIO_WritePin>
						HAL_Delay(100);
 80004cc:	2064      	movs	r0, #100	@ 0x64
 80004ce:	f000 fd87 	bl	8000fe0 <HAL_Delay>
					for(int i=0; i<3; i++){
 80004d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004d4:	3301      	adds	r3, #1
 80004d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80004d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004da:	2b02      	cmp	r3, #2
 80004dc:	dde7      	ble.n	80004ae <Received_Modbus+0x182>

		else {
			printf("Func03: Loi CRC!\r\n");
		}
	}
}
 80004de:	e002      	b.n	80004e6 <Received_Modbus+0x1ba>
			printf("Func03: Loi CRC!\r\n");
 80004e0:	480d      	ldr	r0, [pc, #52]	@ (8000518 <Received_Modbus+0x1ec>)
 80004e2:	f003 f8c7 	bl	8003674 <puts>
}
 80004e6:	bf00      	nop
 80004e8:	3730      	adds	r7, #48	@ 0x30
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bdb0      	pop	{r4, r5, r7, pc}
 80004ee:	bf00      	nop
 80004f0:	200001d8 	.word	0x200001d8
 80004f4:	200000d8 	.word	0x200000d8
 80004f8:	40011000 	.word	0x40011000
 80004fc:	08004388 	.word	0x08004388
 8000500:	0800439c 	.word	0x0800439c
 8000504:	080043a4 	.word	0x080043a4
 8000508:	080043b0 	.word	0x080043b0
 800050c:	080043cc 	.word	0x080043cc
 8000510:	200000bc 	.word	0x200000bc
 8000514:	200002d8 	.word	0x200002d8
 8000518:	080043f0 	.word	0x080043f0

0800051c <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_0){
 8000526:	88fb      	ldrh	r3, [r7, #6]
 8000528:	2b01      	cmp	r3, #1
 800052a:	d109      	bne.n	8000540 <HAL_GPIO_EXTI_Callback+0x24>
		g_row_flag=1;
 800052c:	4b13      	ldr	r3, [pc, #76]	@ (800057c <HAL_GPIO_EXTI_Callback+0x60>)
 800052e:	2201      	movs	r2, #1
 8000530:	701a      	strb	r2, [r3, #0]
		key = scan_keypad();
 8000532:	f000 f827 	bl	8000584 <scan_keypad>
 8000536:	4603      	mov	r3, r0
 8000538:	461a      	mov	r2, r3
 800053a:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <HAL_GPIO_EXTI_Callback+0x64>)
 800053c:	701a      	strb	r2, [r3, #0]
	else if (GPIO_Pin == GPIO_PIN_2)
	{
		g_row_flag=3;
		key = scan_keypad();
	}
}
 800053e:	e018      	b.n	8000572 <HAL_GPIO_EXTI_Callback+0x56>
	else if(GPIO_Pin == GPIO_PIN_1)
 8000540:	88fb      	ldrh	r3, [r7, #6]
 8000542:	2b02      	cmp	r3, #2
 8000544:	d109      	bne.n	800055a <HAL_GPIO_EXTI_Callback+0x3e>
		g_row_flag=2;
 8000546:	4b0d      	ldr	r3, [pc, #52]	@ (800057c <HAL_GPIO_EXTI_Callback+0x60>)
 8000548:	2202      	movs	r2, #2
 800054a:	701a      	strb	r2, [r3, #0]
		key = scan_keypad();
 800054c:	f000 f81a 	bl	8000584 <scan_keypad>
 8000550:	4603      	mov	r3, r0
 8000552:	461a      	mov	r2, r3
 8000554:	4b0a      	ldr	r3, [pc, #40]	@ (8000580 <HAL_GPIO_EXTI_Callback+0x64>)
 8000556:	701a      	strb	r2, [r3, #0]
}
 8000558:	e00b      	b.n	8000572 <HAL_GPIO_EXTI_Callback+0x56>
	else if (GPIO_Pin == GPIO_PIN_2)
 800055a:	88fb      	ldrh	r3, [r7, #6]
 800055c:	2b04      	cmp	r3, #4
 800055e:	d108      	bne.n	8000572 <HAL_GPIO_EXTI_Callback+0x56>
		g_row_flag=3;
 8000560:	4b06      	ldr	r3, [pc, #24]	@ (800057c <HAL_GPIO_EXTI_Callback+0x60>)
 8000562:	2203      	movs	r2, #3
 8000564:	701a      	strb	r2, [r3, #0]
		key = scan_keypad();
 8000566:	f000 f80d 	bl	8000584 <scan_keypad>
 800056a:	4603      	mov	r3, r0
 800056c:	461a      	mov	r2, r3
 800056e:	4b04      	ldr	r3, [pc, #16]	@ (8000580 <HAL_GPIO_EXTI_Callback+0x64>)
 8000570:	701a      	strb	r2, [r3, #0]
}
 8000572:	bf00      	nop
 8000574:	3708      	adds	r7, #8
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	200000b8 	.word	0x200000b8
 8000580:	200000b9 	.word	0x200000b9

08000584 <scan_keypad>:
char scan_keypad(void){
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
	key='\0';
 800058a:	4b4c      	ldr	r3, [pc, #304]	@ (80006bc <scan_keypad+0x138>)
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
	int selected_col=0;
 8000590:	2300      	movs	r3, #0
 8000592:	603b      	str	r3, [r7, #0]
	for (int col =0; col <4; col++){
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	e06e      	b.n	8000678 <scan_keypad+0xf4>

		HAL_GPIO_WritePin(COL, COL1, GPIO_PIN_SET);
 800059a:	2201      	movs	r2, #1
 800059c:	2108      	movs	r1, #8
 800059e:	4848      	ldr	r0, [pc, #288]	@ (80006c0 <scan_keypad+0x13c>)
 80005a0:	f001 f89d 	bl	80016de <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL, COL2, GPIO_PIN_SET);
 80005a4:	2201      	movs	r2, #1
 80005a6:	2110      	movs	r1, #16
 80005a8:	4845      	ldr	r0, [pc, #276]	@ (80006c0 <scan_keypad+0x13c>)
 80005aa:	f001 f898 	bl	80016de <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL, COL3, GPIO_PIN_SET);
 80005ae:	2201      	movs	r2, #1
 80005b0:	2140      	movs	r1, #64	@ 0x40
 80005b2:	4843      	ldr	r0, [pc, #268]	@ (80006c0 <scan_keypad+0x13c>)
 80005b4:	f001 f893 	bl	80016de <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(COL, COL4, GPIO_PIN_SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	2180      	movs	r1, #128	@ 0x80
 80005bc:	4840      	ldr	r0, [pc, #256]	@ (80006c0 <scan_keypad+0x13c>)
 80005be:	f001 f88e 	bl	80016de <HAL_GPIO_WritePin>

		if(col == 0) HAL_GPIO_WritePin(COL, COL1, GPIO_PIN_RESET);
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d104      	bne.n	80005d2 <scan_keypad+0x4e>
 80005c8:	2200      	movs	r2, #0
 80005ca:	2108      	movs	r1, #8
 80005cc:	483c      	ldr	r0, [pc, #240]	@ (80006c0 <scan_keypad+0x13c>)
 80005ce:	f001 f886 	bl	80016de <HAL_GPIO_WritePin>
		if(col == 1) HAL_GPIO_WritePin(COL, COL2, GPIO_PIN_RESET);
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d104      	bne.n	80005e2 <scan_keypad+0x5e>
 80005d8:	2200      	movs	r2, #0
 80005da:	2110      	movs	r1, #16
 80005dc:	4838      	ldr	r0, [pc, #224]	@ (80006c0 <scan_keypad+0x13c>)
 80005de:	f001 f87e 	bl	80016de <HAL_GPIO_WritePin>
		if(col == 2) HAL_GPIO_WritePin(COL, COL3, GPIO_PIN_RESET);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b02      	cmp	r3, #2
 80005e6:	d104      	bne.n	80005f2 <scan_keypad+0x6e>
 80005e8:	2200      	movs	r2, #0
 80005ea:	2140      	movs	r1, #64	@ 0x40
 80005ec:	4834      	ldr	r0, [pc, #208]	@ (80006c0 <scan_keypad+0x13c>)
 80005ee:	f001 f876 	bl	80016de <HAL_GPIO_WritePin>
		if(col == 3) HAL_GPIO_WritePin(COL, COL4, GPIO_PIN_RESET);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b03      	cmp	r3, #3
 80005f6:	d104      	bne.n	8000602 <scan_keypad+0x7e>
 80005f8:	2200      	movs	r2, #0
 80005fa:	2180      	movs	r1, #128	@ 0x80
 80005fc:	4830      	ldr	r0, [pc, #192]	@ (80006c0 <scan_keypad+0x13c>)
 80005fe:	f001 f86e 	bl	80016de <HAL_GPIO_WritePin>

		if ((HAL_GPIO_ReadPin(ROW, ROW1) == GPIO_PIN_RESET)){
 8000602:	2101      	movs	r1, #1
 8000604:	482e      	ldr	r0, [pc, #184]	@ (80006c0 <scan_keypad+0x13c>)
 8000606:	f001 f853 	bl	80016b0 <HAL_GPIO_ReadPin>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d109      	bne.n	8000624 <scan_keypad+0xa0>
			selected_col = col;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	603b      	str	r3, [r7, #0]
			key = a[0][selected_col];
 8000614:	4a2b      	ldr	r2, [pc, #172]	@ (80006c4 <scan_keypad+0x140>)
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800061c:	b2da      	uxtb	r2, r3
 800061e:	4b27      	ldr	r3, [pc, #156]	@ (80006bc <scan_keypad+0x138>)
 8000620:	701a      	strb	r2, [r3, #0]
 8000622:	e022      	b.n	800066a <scan_keypad+0xe6>
		}
		else if((HAL_GPIO_ReadPin(ROW, ROW2) == GPIO_PIN_RESET)){
 8000624:	2102      	movs	r1, #2
 8000626:	4826      	ldr	r0, [pc, #152]	@ (80006c0 <scan_keypad+0x13c>)
 8000628:	f001 f842 	bl	80016b0 <HAL_GPIO_ReadPin>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d10a      	bne.n	8000648 <scan_keypad+0xc4>
			selected_col = col;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	603b      	str	r3, [r7, #0]
			key = a[1][selected_col];
 8000636:	4a23      	ldr	r2, [pc, #140]	@ (80006c4 <scan_keypad+0x140>)
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	3304      	adds	r3, #4
 800063c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000640:	b2da      	uxtb	r2, r3
 8000642:	4b1e      	ldr	r3, [pc, #120]	@ (80006bc <scan_keypad+0x138>)
 8000644:	701a      	strb	r2, [r3, #0]
 8000646:	e010      	b.n	800066a <scan_keypad+0xe6>
		}
		else if((HAL_GPIO_ReadPin(ROW, ROW3) == GPIO_PIN_RESET)){
 8000648:	2104      	movs	r1, #4
 800064a:	481d      	ldr	r0, [pc, #116]	@ (80006c0 <scan_keypad+0x13c>)
 800064c:	f001 f830 	bl	80016b0 <HAL_GPIO_ReadPin>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d109      	bne.n	800066a <scan_keypad+0xe6>
			selected_col = col;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	603b      	str	r3, [r7, #0]
			key = a[2][selected_col];
 800065a:	4a1a      	ldr	r2, [pc, #104]	@ (80006c4 <scan_keypad+0x140>)
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	3308      	adds	r3, #8
 8000660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000664:	b2da      	uxtb	r2, r3
 8000666:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <scan_keypad+0x138>)
 8000668:	701a      	strb	r2, [r3, #0]
		}
		if(key != '\0') break;
 800066a:	4b14      	ldr	r3, [pc, #80]	@ (80006bc <scan_keypad+0x138>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d106      	bne.n	8000680 <scan_keypad+0xfc>
	for (int col =0; col <4; col++){
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	3301      	adds	r3, #1
 8000676:	607b      	str	r3, [r7, #4]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2b03      	cmp	r3, #3
 800067c:	dd8d      	ble.n	800059a <scan_keypad+0x16>
 800067e:	e000      	b.n	8000682 <scan_keypad+0xfe>
		if(key != '\0') break;
 8000680:	bf00      	nop
	}

	HAL_GPIO_WritePin(COL, COL1, 0);
 8000682:	2200      	movs	r2, #0
 8000684:	2108      	movs	r1, #8
 8000686:	480e      	ldr	r0, [pc, #56]	@ (80006c0 <scan_keypad+0x13c>)
 8000688:	f001 f829 	bl	80016de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COL, COL2, 0);
 800068c:	2200      	movs	r2, #0
 800068e:	2110      	movs	r1, #16
 8000690:	480b      	ldr	r0, [pc, #44]	@ (80006c0 <scan_keypad+0x13c>)
 8000692:	f001 f824 	bl	80016de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COL, COL3, 0);
 8000696:	2200      	movs	r2, #0
 8000698:	2140      	movs	r1, #64	@ 0x40
 800069a:	4809      	ldr	r0, [pc, #36]	@ (80006c0 <scan_keypad+0x13c>)
 800069c:	f001 f81f 	bl	80016de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(COL, COL4, 0);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2180      	movs	r1, #128	@ 0x80
 80006a4:	4806      	ldr	r0, [pc, #24]	@ (80006c0 <scan_keypad+0x13c>)
 80006a6:	f001 f81a 	bl	80016de <HAL_GPIO_WritePin>

	g_row_flag = 0;
 80006aa:	4b07      	ldr	r3, [pc, #28]	@ (80006c8 <scan_keypad+0x144>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	701a      	strb	r2, [r3, #0]
	return key;
 80006b0:	4b02      	ldr	r3, [pc, #8]	@ (80006bc <scan_keypad+0x138>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200000b9 	.word	0x200000b9
 80006c0:	40010800 	.word	0x40010800
 80006c4:	20000000 	.word	0x20000000
 80006c8:	200000b8 	.word	0x200000b8

080006cc <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t rx_data=0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000710 <HAL_UART_RxCpltCallback+0x44>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d113      	bne.n	8000706 <HAL_UART_RxCpltCallback+0x3a>
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 80006de:	2201      	movs	r2, #1
 80006e0:	490c      	ldr	r1, [pc, #48]	@ (8000714 <HAL_UART_RxCpltCallback+0x48>)
 80006e2:	480d      	ldr	r0, [pc, #52]	@ (8000718 <HAL_UART_RxCpltCallback+0x4c>)
 80006e4:	f002 f90d 	bl	8002902 <HAL_UART_Receive_IT>
		rx_buffer[rx_count++]= rx_data;
 80006e8:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <HAL_UART_RxCpltCallback+0x50>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	1c5a      	adds	r2, r3, #1
 80006f0:	b2d1      	uxtb	r1, r2
 80006f2:	4a0a      	ldr	r2, [pc, #40]	@ (800071c <HAL_UART_RxCpltCallback+0x50>)
 80006f4:	7011      	strb	r1, [r2, #0]
 80006f6:	461a      	mov	r2, r3
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <HAL_UART_RxCpltCallback+0x48>)
 80006fa:	7819      	ldrb	r1, [r3, #0]
 80006fc:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <HAL_UART_RxCpltCallback+0x54>)
 80006fe:	5499      	strb	r1, [r3, r2]
		count_time_received = 0;
 8000700:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <HAL_UART_RxCpltCallback+0x58>)
 8000702:	2200      	movs	r2, #0
 8000704:	801a      	strh	r2, [r3, #0]
	}
}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40013800 	.word	0x40013800
 8000714:	20000380 	.word	0x20000380
 8000718:	20000338 	.word	0x20000338
 800071c:	200000cd 	.word	0x200000cd
 8000720:	200001d8 	.word	0x200001d8
 8000724:	200000d0 	.word	0x200000d0

08000728 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000738:	d138      	bne.n	80007ac <HAL_TIM_PeriodElapsedCallback+0x84>

    	count_time_send_func16++;
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	b29b      	uxth	r3, r3
 8000740:	3301      	adds	r3, #1
 8000742:	b29a      	uxth	r2, r3
 8000744:	4b1c      	ldr	r3, [pc, #112]	@ (80007b8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000746:	801a      	strh	r2, [r3, #0]
    	if(count_time_send_func16 > 1000){
 8000748:	4b1b      	ldr	r3, [pc, #108]	@ (80007b8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	b29b      	uxth	r3, r3
 800074e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000752:	d902      	bls.n	800075a <HAL_TIM_PeriodElapsedCallback+0x32>
    		count_time_send_flag =1;
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000756:	2201      	movs	r2, #1
 8000758:	701a      	strb	r2, [r3, #0]
    	}

    	count_time_received++;
 800075a:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800075c:	881b      	ldrh	r3, [r3, #0]
 800075e:	b29b      	uxth	r3, r3
 8000760:	3301      	adds	r3, #1
 8000762:	b29a      	uxth	r2, r3
 8000764:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000766:	801a      	strh	r2, [r3, #0]
    	if(count_time_received > 500 && rx_count>0){
 8000768:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	b29b      	uxth	r3, r3
 800076e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000772:	d907      	bls.n	8000784 <HAL_TIM_PeriodElapsedCallback+0x5c>
 8000774:	4b13      	ldr	r3, [pc, #76]	@ (80007c4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	b2db      	uxtb	r3, r3
 800077a:	2b00      	cmp	r3, #0
 800077c:	d002      	beq.n	8000784 <HAL_TIM_PeriodElapsedCallback+0x5c>
    		count_time_received_flag =1;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000780:	2201      	movs	r2, #1
 8000782:	701a      	strb	r2, [r3, #0]
    	}

    	count_time_read++;
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	b29b      	uxth	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b29a      	uxth	r2, r3
 800078e:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000790:	801a      	strh	r2, [r3, #0]
    	if(count_time_read >= 2500){
 8000792:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	b29b      	uxth	r3, r3
 8000798:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800079c:	4293      	cmp	r3, r2
 800079e:	d905      	bls.n	80007ac <HAL_TIM_PeriodElapsedCallback+0x84>
    		read_request_flag = 1;
 80007a0:	4b0b      	ldr	r3, [pc, #44]	@ (80007d0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	701a      	strb	r2, [r3, #0]
    		count_time_read =0;
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	801a      	strh	r2, [r3, #0]
//    		Send_Modbus_Func03();
    	}
	}
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	200000ce 	.word	0x200000ce
 80007bc:	200000d2 	.word	0x200000d2
 80007c0:	200000d0 	.word	0x200000d0
 80007c4:	200000cd 	.word	0x200000cd
 80007c8:	200000d3 	.word	0x200000d3
 80007cc:	200000d6 	.word	0x200000d6
 80007d0:	200000d4 	.word	0x200000d4

080007d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007da:	f000 fb9f 	bl	8000f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007de:	f000 f89f 	bl	8000920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007e2:	f000 f94f 	bl	8000a84 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80007e6:	f000 f923 	bl	8000a30 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80007ea:	f000 f8d5 	bl	8000998 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart1,&rx_data, 1);
 80007ee:	2201      	movs	r2, #1
 80007f0:	493b      	ldr	r1, [pc, #236]	@ (80008e0 <main+0x10c>)
 80007f2:	483c      	ldr	r0, [pc, #240]	@ (80008e4 <main+0x110>)
 80007f4:	f002 f885 	bl	8002902 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80007f8:	483b      	ldr	r0, [pc, #236]	@ (80008e8 <main+0x114>)
 80007fa:	f001 fc05 	bl	8002008 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000804:	4839      	ldr	r0, [pc, #228]	@ (80008ec <main+0x118>)
 8000806:	f000 ff6a 	bl	80016de <HAL_GPIO_WritePin>

	  if(key != '\0' ){
 800080a:	4b39      	ldr	r3, [pc, #228]	@ (80008f0 <main+0x11c>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d017      	beq.n	8000842 <main+0x6e>
		  button_input[button_count]= key;
 8000812:	4b38      	ldr	r3, [pc, #224]	@ (80008f4 <main+0x120>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	461a      	mov	r2, r3
 800081a:	4b35      	ldr	r3, [pc, #212]	@ (80008f0 <main+0x11c>)
 800081c:	7819      	ldrb	r1, [r3, #0]
 800081e:	4b36      	ldr	r3, [pc, #216]	@ (80008f8 <main+0x124>)
 8000820:	5499      	strb	r1, [r3, r2]
		  button_count++;
 8000822:	4b34      	ldr	r3, [pc, #208]	@ (80008f4 <main+0x120>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	3301      	adds	r3, #1
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b31      	ldr	r3, [pc, #196]	@ (80008f4 <main+0x120>)
 800082e:	701a      	strb	r2, [r3, #0]
		  count_time_send_func16 =0;
 8000830:	4b32      	ldr	r3, [pc, #200]	@ (80008fc <main+0x128>)
 8000832:	2200      	movs	r2, #0
 8000834:	801a      	strh	r2, [r3, #0]
		  count_time_send_flag=0;
 8000836:	4b32      	ldr	r3, [pc, #200]	@ (8000900 <main+0x12c>)
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
		  key ='\0';
 800083c:	4b2c      	ldr	r3, [pc, #176]	@ (80008f0 <main+0x11c>)
 800083e:	2200      	movs	r2, #0
 8000840:	701a      	strb	r2, [r3, #0]
		  }
	  if (count_time_send_flag && button_count >0){
 8000842:	4b2f      	ldr	r3, [pc, #188]	@ (8000900 <main+0x12c>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d01e      	beq.n	800088a <main+0xb6>
 800084c:	4b29      	ldr	r3, [pc, #164]	@ (80008f4 <main+0x120>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	2b00      	cmp	r3, #0
 8000854:	d019      	beq.n	800088a <main+0xb6>
		  Send_Modbus_Func16(&huart1, 0x11, 0x0001,button_count,button_count*2,(uint8_t *)button_input, sizeof(button_input));
 8000856:	4b27      	ldr	r3, [pc, #156]	@ (80008f4 <main+0x120>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4619      	mov	r1, r3
 800085e:	4b25      	ldr	r3, [pc, #148]	@ (80008f4 <main+0x120>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	b29b      	uxth	r3, r3
 8000868:	2210      	movs	r2, #16
 800086a:	9202      	str	r2, [sp, #8]
 800086c:	4a22      	ldr	r2, [pc, #136]	@ (80008f8 <main+0x124>)
 800086e:	9201      	str	r2, [sp, #4]
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	460b      	mov	r3, r1
 8000874:	2201      	movs	r2, #1
 8000876:	2111      	movs	r1, #17
 8000878:	481a      	ldr	r0, [pc, #104]	@ (80008e4 <main+0x110>)
 800087a:	f7ff fca5 	bl	80001c8 <Send_Modbus_Func16>
		  count_time_send_flag = 0;
 800087e:	4b20      	ldr	r3, [pc, #128]	@ (8000900 <main+0x12c>)
 8000880:	2200      	movs	r2, #0
 8000882:	701a      	strb	r2, [r3, #0]

		  button_count =0;
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <main+0x120>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
		  }

	  if(count_time_received_flag ){
 800088a:	4b1e      	ldr	r3, [pc, #120]	@ (8000904 <main+0x130>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	b2db      	uxtb	r3, r3
 8000890:	2b00      	cmp	r3, #0
 8000892:	d013      	beq.n	80008bc <main+0xe8>
		  Received_Modbus();
 8000894:	f7ff fd4a 	bl	800032c <Received_Modbus>

		  rx_count = 0;
 8000898:	4b1b      	ldr	r3, [pc, #108]	@ (8000908 <main+0x134>)
 800089a:	2200      	movs	r2, #0
 800089c:	701a      	strb	r2, [r3, #0]

		  memset(rx_buffer, 0, sizeof(rx_buffer));
 800089e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008a2:	2100      	movs	r1, #0
 80008a4:	4819      	ldr	r0, [pc, #100]	@ (800090c <main+0x138>)
 80008a6:	f002 ffd5 	bl	8003854 <memset>
		  memset(tx_buffer, 0, sizeof(tx_buffer));
 80008aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008ae:	2100      	movs	r1, #0
 80008b0:	4817      	ldr	r0, [pc, #92]	@ (8000910 <main+0x13c>)
 80008b2:	f002 ffcf 	bl	8003854 <memset>

		  count_time_received_flag=0;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <main+0x130>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]

	  }
	  if(read_request_flag){
 80008bc:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <main+0x140>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d09b      	beq.n	80007fe <main+0x2a>
		  Send_Modbus_Func03(&huart1, 0x11, reg_address, reg_quantity);
 80008c6:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <main+0x144>)
 80008c8:	881a      	ldrh	r2, [r3, #0]
 80008ca:	4b14      	ldr	r3, [pc, #80]	@ (800091c <main+0x148>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2111      	movs	r1, #17
 80008d0:	4804      	ldr	r0, [pc, #16]	@ (80008e4 <main+0x110>)
 80008d2:	f7ff fceb 	bl	80002ac <Send_Modbus_Func03>
		  read_request_flag =0;
 80008d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <main+0x140>)
 80008d8:	2200      	movs	r2, #0
 80008da:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80008dc:	e78f      	b.n	80007fe <main+0x2a>
 80008de:	bf00      	nop
 80008e0:	20000380 	.word	0x20000380
 80008e4:	20000338 	.word	0x20000338
 80008e8:	200002f0 	.word	0x200002f0
 80008ec:	40011000 	.word	0x40011000
 80008f0:	200000b9 	.word	0x200000b9
 80008f4:	200000cc 	.word	0x200000cc
 80008f8:	200000bc 	.word	0x200000bc
 80008fc:	200000ce 	.word	0x200000ce
 8000900:	200000d2 	.word	0x200000d2
 8000904:	200000d3 	.word	0x200000d3
 8000908:	200000cd 	.word	0x200000cd
 800090c:	200001d8 	.word	0x200001d8
 8000910:	200000d8 	.word	0x200000d8
 8000914:	200000d4 	.word	0x200000d4
 8000918:	200002ec 	.word	0x200002ec
 800091c:	20000030 	.word	0x20000030

08000920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b090      	sub	sp, #64	@ 0x40
 8000924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000926:	f107 0318 	add.w	r3, r7, #24
 800092a:	2228      	movs	r2, #40	@ 0x28
 800092c:	2100      	movs	r1, #0
 800092e:	4618      	mov	r0, r3
 8000930:	f002 ff90 	bl	8003854 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]
 800093e:	60da      	str	r2, [r3, #12]
 8000940:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000942:	2302      	movs	r3, #2
 8000944:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000946:	2301      	movs	r3, #1
 8000948:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800094a:	2310      	movs	r3, #16
 800094c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800094e:	2300      	movs	r3, #0
 8000950:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000952:	f107 0318 	add.w	r3, r7, #24
 8000956:	4618      	mov	r0, r3
 8000958:	f000 fef6 	bl	8001748 <HAL_RCC_OscConfig>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000962:	f000 f909 	bl	8000b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000966:	230f      	movs	r3, #15
 8000968:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800096a:	2300      	movs	r3, #0
 800096c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000976:	2300      	movs	r3, #0
 8000978:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f001 f964 	bl	8001c4c <HAL_RCC_ClockConfig>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800098a:	f000 f8f5 	bl	8000b78 <Error_Handler>
  }
}
 800098e:	bf00      	nop
 8000990:	3740      	adds	r7, #64	@ 0x40
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b086      	sub	sp, #24
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099e:	f107 0308 	add.w	r3, r7, #8
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ac:	463b      	mov	r3, r7
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009b4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000;
 80009bc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009be:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80009c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c4:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 80009ca:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d0:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d6:	4b15      	ldr	r3, [pc, #84]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009dc:	4813      	ldr	r0, [pc, #76]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009de:	f001 fac3 	bl	8001f68 <HAL_TIM_Base_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80009e8:	f000 f8c6 	bl	8000b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009f2:	f107 0308 	add.w	r3, r7, #8
 80009f6:	4619      	mov	r1, r3
 80009f8:	480c      	ldr	r0, [pc, #48]	@ (8000a2c <MX_TIM2_Init+0x94>)
 80009fa:	f001 fc47 	bl	800228c <HAL_TIM_ConfigClockSource>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000a04:	f000 f8b8 	bl	8000b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a10:	463b      	mov	r3, r7
 8000a12:	4619      	mov	r1, r3
 8000a14:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <MX_TIM2_Init+0x94>)
 8000a16:	f001 fe29 	bl	800266c <HAL_TIMEx_MasterConfigSynchronization>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000a20:	f000 f8aa 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	3718      	adds	r7, #24
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200002f0 	.word	0x200002f0

08000a30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	@ (8000a80 <MX_USART1_UART_Init+0x50>)
 8000a38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a3c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000a40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a54:	4b09      	ldr	r3, [pc, #36]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a56:	220c      	movs	r2, #12
 8000a58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5a:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a66:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_USART1_UART_Init+0x4c>)
 8000a68:	f001 fe70 	bl	800274c <HAL_UART_Init>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a72:	f000 f881 	bl	8000b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	20000338 	.word	0x20000338
 8000a80:	40013800 	.word	0x40013800

08000a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a98:	4b33      	ldr	r3, [pc, #204]	@ (8000b68 <MX_GPIO_Init+0xe4>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a32      	ldr	r2, [pc, #200]	@ (8000b68 <MX_GPIO_Init+0xe4>)
 8000a9e:	f043 0310 	orr.w	r3, r3, #16
 8000aa2:	6193      	str	r3, [r2, #24]
 8000aa4:	4b30      	ldr	r3, [pc, #192]	@ (8000b68 <MX_GPIO_Init+0xe4>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	f003 0310 	and.w	r3, r3, #16
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b68 <MX_GPIO_Init+0xe4>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	4a2c      	ldr	r2, [pc, #176]	@ (8000b68 <MX_GPIO_Init+0xe4>)
 8000ab6:	f043 0304 	orr.w	r3, r3, #4
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	4b2a      	ldr	r3, [pc, #168]	@ (8000b68 <MX_GPIO_Init+0xe4>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f003 0304 	and.w	r3, r3, #4
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ace:	4827      	ldr	r0, [pc, #156]	@ (8000b6c <MX_GPIO_Init+0xe8>)
 8000ad0:	f000 fe05 	bl	80016de <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	21d8      	movs	r1, #216	@ 0xd8
 8000ad8:	4825      	ldr	r0, [pc, #148]	@ (8000b70 <MX_GPIO_Init+0xec>)
 8000ada:	f000 fe00 	bl	80016de <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ade:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ae2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	2302      	movs	r3, #2
 8000aee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af0:	f107 0308 	add.w	r3, r7, #8
 8000af4:	4619      	mov	r1, r3
 8000af6:	481d      	ldr	r0, [pc, #116]	@ (8000b6c <MX_GPIO_Init+0xe8>)
 8000af8:	f000 fc56 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000afc:	2307      	movs	r3, #7
 8000afe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b00:	4b1c      	ldr	r3, [pc, #112]	@ (8000b74 <MX_GPIO_Init+0xf0>)
 8000b02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b04:	2301      	movs	r3, #1
 8000b06:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b08:	f107 0308 	add.w	r3, r7, #8
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4818      	ldr	r0, [pc, #96]	@ (8000b70 <MX_GPIO_Init+0xec>)
 8000b10:	f000 fc4a 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 8000b14:	23d8      	movs	r3, #216	@ 0xd8
 8000b16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2302      	movs	r3, #2
 8000b22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b24:	f107 0308 	add.w	r3, r7, #8
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4811      	ldr	r0, [pc, #68]	@ (8000b70 <MX_GPIO_Init+0xec>)
 8000b2c:	f000 fc3c 	bl	80013a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2100      	movs	r1, #0
 8000b34:	2006      	movs	r0, #6
 8000b36:	f000 fb4e 	bl	80011d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b3a:	2006      	movs	r0, #6
 8000b3c:	f000 fb67 	bl	800120e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000b40:	2200      	movs	r2, #0
 8000b42:	2100      	movs	r1, #0
 8000b44:	2007      	movs	r0, #7
 8000b46:	f000 fb46 	bl	80011d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000b4a:	2007      	movs	r0, #7
 8000b4c:	f000 fb5f 	bl	800120e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000b50:	2200      	movs	r2, #0
 8000b52:	2100      	movs	r1, #0
 8000b54:	2008      	movs	r0, #8
 8000b56:	f000 fb3e 	bl	80011d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000b5a:	2008      	movs	r0, #8
 8000b5c:	f000 fb57 	bl	800120e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b60:	bf00      	nop
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40021000 	.word	0x40021000
 8000b6c:	40011000 	.word	0x40011000
 8000b70:	40010800 	.word	0x40010800
 8000b74:	10210000 	.word	0x10210000

08000b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b7c:	b672      	cpsid	i
}
 8000b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <Error_Handler+0x8>

08000b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b8a:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000b8c:	699b      	ldr	r3, [r3, #24]
 8000b8e:	4a14      	ldr	r2, [pc, #80]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6193      	str	r3, [r2, #24]
 8000b96:	4b12      	ldr	r3, [pc, #72]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000b98:	699b      	ldr	r3, [r3, #24]
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bac:	61d3      	str	r3, [r2, #28]
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <HAL_MspInit+0x5c>)
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <HAL_MspInit+0x60>)
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	4a04      	ldr	r2, [pc, #16]	@ (8000be4 <HAL_MspInit+0x60>)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40010000 	.word	0x40010000

08000be8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000bf8:	d113      	bne.n	8000c22 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <HAL_TIM_Base_MspInit+0x44>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	4a0b      	ldr	r2, [pc, #44]	@ (8000c2c <HAL_TIM_Base_MspInit+0x44>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	61d3      	str	r3, [r2, #28]
 8000c06:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <HAL_TIM_Base_MspInit+0x44>)
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2100      	movs	r1, #0
 8000c16:	201c      	movs	r0, #28
 8000c18:	f000 fadd 	bl	80011d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c1c:	201c      	movs	r0, #28
 8000c1e:	f000 faf6 	bl	800120e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000c22:	bf00      	nop
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40021000 	.word	0x40021000

08000c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b088      	sub	sp, #32
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0310 	add.w	r3, r7, #16
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a20      	ldr	r2, [pc, #128]	@ (8000ccc <HAL_UART_MspInit+0x9c>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d139      	bne.n	8000cc4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c50:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd0 <HAL_UART_MspInit+0xa0>)
 8000c52:	699b      	ldr	r3, [r3, #24]
 8000c54:	4a1e      	ldr	r2, [pc, #120]	@ (8000cd0 <HAL_UART_MspInit+0xa0>)
 8000c56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c5a:	6193      	str	r3, [r2, #24]
 8000c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd0 <HAL_UART_MspInit+0xa0>)
 8000c5e:	699b      	ldr	r3, [r3, #24]
 8000c60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c64:	60fb      	str	r3, [r7, #12]
 8000c66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c68:	4b19      	ldr	r3, [pc, #100]	@ (8000cd0 <HAL_UART_MspInit+0xa0>)
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	4a18      	ldr	r2, [pc, #96]	@ (8000cd0 <HAL_UART_MspInit+0xa0>)
 8000c6e:	f043 0304 	orr.w	r3, r3, #4
 8000c72:	6193      	str	r3, [r2, #24]
 8000c74:	4b16      	ldr	r3, [pc, #88]	@ (8000cd0 <HAL_UART_MspInit+0xa0>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	f003 0304 	and.w	r3, r3, #4
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c86:	2302      	movs	r3, #2
 8000c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8e:	f107 0310 	add.w	r3, r7, #16
 8000c92:	4619      	mov	r1, r3
 8000c94:	480f      	ldr	r0, [pc, #60]	@ (8000cd4 <HAL_UART_MspInit+0xa4>)
 8000c96:	f000 fb87 	bl	80013a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	4619      	mov	r1, r3
 8000cae:	4809      	ldr	r0, [pc, #36]	@ (8000cd4 <HAL_UART_MspInit+0xa4>)
 8000cb0:	f000 fb7a 	bl	80013a8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	2025      	movs	r0, #37	@ 0x25
 8000cba:	f000 fa8c 	bl	80011d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cbe:	2025      	movs	r0, #37	@ 0x25
 8000cc0:	f000 faa5 	bl	800120e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000cc4:	bf00      	nop
 8000cc6:	3720      	adds	r7, #32
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40013800 	.word	0x40013800
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	40010800 	.word	0x40010800

08000cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <NMI_Handler+0x4>

08000ce0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <HardFault_Handler+0x4>

08000ce8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <MemManage_Handler+0x4>

08000cf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <BusFault_Handler+0x4>

08000cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <UsageFault_Handler+0x4>

08000d00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr

08000d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr

08000d18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr

08000d24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d28:	f000 f93e 	bl	8000fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d2c:	bf00      	nop
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000d34:	2001      	movs	r0, #1
 8000d36:	f000 fceb 	bl	8001710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000d42:	2002      	movs	r0, #2
 8000d44:	f000 fce4 	bl	8001710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000d50:	2004      	movs	r0, #4
 8000d52:	f000 fcdd 	bl	8001710 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d60:	4802      	ldr	r0, [pc, #8]	@ (8000d6c <TIM2_IRQHandler+0x10>)
 8000d62:	f001 f9a3 	bl	80020ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200002f0 	.word	0x200002f0

08000d70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d74:	4802      	ldr	r0, [pc, #8]	@ (8000d80 <USART1_IRQHandler+0x10>)
 8000d76:	f001 fde9 	bl	800294c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000338 	.word	0x20000338

08000d84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	e00a      	b.n	8000dac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d96:	f3af 8000 	nop.w
 8000d9a:	4601      	mov	r1, r0
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	1c5a      	adds	r2, r3, #1
 8000da0:	60ba      	str	r2, [r7, #8]
 8000da2:	b2ca      	uxtb	r2, r1
 8000da4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	3301      	adds	r3, #1
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	dbf0      	blt.n	8000d96 <_read+0x12>
  }

  return len;
 8000db4:	687b      	ldr	r3, [r7, #4]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b086      	sub	sp, #24
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	60f8      	str	r0, [r7, #12]
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
 8000dce:	e009      	b.n	8000de4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	60ba      	str	r2, [r7, #8]
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	3301      	adds	r3, #1
 8000de2:	617b      	str	r3, [r7, #20]
 8000de4:	697a      	ldr	r2, [r7, #20]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	dbf1      	blt.n	8000dd0 <_write+0x12>
  }
  return len;
 8000dec:	687b      	ldr	r3, [r7, #4]
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <_close>:

int _close(int file)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	370c      	adds	r7, #12
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr

08000e0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e1c:	605a      	str	r2, [r3, #4]
  return 0;
 8000e1e:	2300      	movs	r3, #0
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr

08000e2a <_isatty>:

int _isatty(int file)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b083      	sub	sp, #12
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e32:	2301      	movs	r3, #1
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr

08000e3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b085      	sub	sp, #20
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	60f8      	str	r0, [r7, #12]
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e4a:	2300      	movs	r3, #0
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
	...

08000e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e60:	4a14      	ldr	r2, [pc, #80]	@ (8000eb4 <_sbrk+0x5c>)
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <_sbrk+0x60>)
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e6c:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e74:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <_sbrk+0x64>)
 8000e76:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <_sbrk+0x68>)
 8000e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <_sbrk+0x64>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4413      	add	r3, r2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d207      	bcs.n	8000e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e88:	f002 fd32 	bl	80038f0 <__errno>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	220c      	movs	r2, #12
 8000e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e92:	f04f 33ff 	mov.w	r3, #4294967295
 8000e96:	e009      	b.n	8000eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9e:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <_sbrk+0x64>)
 8000ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20005000 	.word	0x20005000
 8000eb8:	00000400 	.word	0x00000400
 8000ebc:	20000384 	.word	0x20000384
 8000ec0:	200004d8 	.word	0x200004d8

08000ec4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ed0:	f7ff fff8 	bl	8000ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ed4:	480b      	ldr	r0, [pc, #44]	@ (8000f04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ed6:	490c      	ldr	r1, [pc, #48]	@ (8000f08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8000f0c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000edc:	e002      	b.n	8000ee4 <LoopCopyDataInit>

08000ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee2:	3304      	adds	r3, #4

08000ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee8:	d3f9      	bcc.n	8000ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eea:	4a09      	ldr	r2, [pc, #36]	@ (8000f10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000eec:	4c09      	ldr	r4, [pc, #36]	@ (8000f14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef0:	e001      	b.n	8000ef6 <LoopFillZerobss>

08000ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef4:	3204      	adds	r2, #4

08000ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef8:	d3fb      	bcc.n	8000ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000efa:	f002 fcff 	bl	80038fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000efe:	f7ff fc69 	bl	80007d4 <main>
  bx lr
 8000f02:	4770      	bx	lr
  ldr r0, =_sdata
 8000f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f08:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8000f0c:	0800446c 	.word	0x0800446c
  ldr r2, =_sbss
 8000f10:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8000f14:	200004d8 	.word	0x200004d8

08000f18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f18:	e7fe      	b.n	8000f18 <ADC1_2_IRQHandler>
	...

08000f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <HAL_Init+0x28>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a07      	ldr	r2, [pc, #28]	@ (8000f44 <HAL_Init+0x28>)
 8000f26:	f043 0310 	orr.w	r3, r3, #16
 8000f2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f2c:	2003      	movs	r0, #3
 8000f2e:	f000 f947 	bl	80011c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f32:	200f      	movs	r0, #15
 8000f34:	f000 f808 	bl	8000f48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f38:	f7ff fe24 	bl	8000b84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	40022000 	.word	0x40022000

08000f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <HAL_InitTick+0x54>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <HAL_InitTick+0x58>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 f95f 	bl	800122a <HAL_SYSTICK_Config>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e00e      	b.n	8000f94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2b0f      	cmp	r3, #15
 8000f7a:	d80a      	bhi.n	8000f92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	6879      	ldr	r1, [r7, #4]
 8000f80:	f04f 30ff 	mov.w	r0, #4294967295
 8000f84:	f000 f927 	bl	80011d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f88:	4a06      	ldr	r2, [pc, #24]	@ (8000fa4 <HAL_InitTick+0x5c>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	e000      	b.n	8000f94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000034 	.word	0x20000034
 8000fa0:	2000003c 	.word	0x2000003c
 8000fa4:	20000038 	.word	0x20000038

08000fa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fac:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <HAL_IncTick+0x1c>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <HAL_IncTick+0x20>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	4a03      	ldr	r2, [pc, #12]	@ (8000fc8 <HAL_IncTick+0x20>)
 8000fba:	6013      	str	r3, [r2, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr
 8000fc4:	2000003c 	.word	0x2000003c
 8000fc8:	20000388 	.word	0x20000388

08000fcc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd0:	4b02      	ldr	r3, [pc, #8]	@ (8000fdc <HAL_GetTick+0x10>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr
 8000fdc:	20000388 	.word	0x20000388

08000fe0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe8:	f7ff fff0 	bl	8000fcc <HAL_GetTick>
 8000fec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff8:	d005      	beq.n	8001006 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <HAL_Delay+0x44>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	461a      	mov	r2, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	4413      	add	r3, r2
 8001004:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001006:	bf00      	nop
 8001008:	f7ff ffe0 	bl	8000fcc <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	429a      	cmp	r2, r3
 8001016:	d8f7      	bhi.n	8001008 <HAL_Delay+0x28>
  {
  }
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	2000003c 	.word	0x2000003c

08001028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800103e:	68ba      	ldr	r2, [r7, #8]
 8001040:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001044:	4013      	ands	r3, r2
 8001046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001050:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001054:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105a:	4a04      	ldr	r2, [pc, #16]	@ (800106c <__NVIC_SetPriorityGrouping+0x44>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	60d3      	str	r3, [r2, #12]
}
 8001060:	bf00      	nop
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001074:	4b04      	ldr	r3, [pc, #16]	@ (8001088 <__NVIC_GetPriorityGrouping+0x18>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	f003 0307 	and.w	r3, r3, #7
}
 800107e:	4618      	mov	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	2b00      	cmp	r3, #0
 800109c:	db0b      	blt.n	80010b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	f003 021f 	and.w	r2, r3, #31
 80010a4:	4906      	ldr	r1, [pc, #24]	@ (80010c0 <__NVIC_EnableIRQ+0x34>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	095b      	lsrs	r3, r3, #5
 80010ac:	2001      	movs	r0, #1
 80010ae:	fa00 f202 	lsl.w	r2, r0, r2
 80010b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	e000e100 	.word	0xe000e100

080010c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	6039      	str	r1, [r7, #0]
 80010ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	db0a      	blt.n	80010ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	490c      	ldr	r1, [pc, #48]	@ (8001110 <__NVIC_SetPriority+0x4c>)
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	0112      	lsls	r2, r2, #4
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	440b      	add	r3, r1
 80010e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ec:	e00a      	b.n	8001104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4908      	ldr	r1, [pc, #32]	@ (8001114 <__NVIC_SetPriority+0x50>)
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	3b04      	subs	r3, #4
 80010fc:	0112      	lsls	r2, r2, #4
 80010fe:	b2d2      	uxtb	r2, r2
 8001100:	440b      	add	r3, r1
 8001102:	761a      	strb	r2, [r3, #24]
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000e100 	.word	0xe000e100
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001118:	b480      	push	{r7}
 800111a:	b089      	sub	sp, #36	@ 0x24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f1c3 0307 	rsb	r3, r3, #7
 8001132:	2b04      	cmp	r3, #4
 8001134:	bf28      	it	cs
 8001136:	2304      	movcs	r3, #4
 8001138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3304      	adds	r3, #4
 800113e:	2b06      	cmp	r3, #6
 8001140:	d902      	bls.n	8001148 <NVIC_EncodePriority+0x30>
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3b03      	subs	r3, #3
 8001146:	e000      	b.n	800114a <NVIC_EncodePriority+0x32>
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800114c:	f04f 32ff 	mov.w	r2, #4294967295
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	43da      	mvns	r2, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	401a      	ands	r2, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001160:	f04f 31ff 	mov.w	r1, #4294967295
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	fa01 f303 	lsl.w	r3, r1, r3
 800116a:	43d9      	mvns	r1, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	4313      	orrs	r3, r2
         );
}
 8001172:	4618      	mov	r0, r3
 8001174:	3724      	adds	r7, #36	@ 0x24
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr

0800117c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800118c:	d301      	bcc.n	8001192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800118e:	2301      	movs	r3, #1
 8001190:	e00f      	b.n	80011b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001192:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <SysTick_Config+0x40>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3b01      	subs	r3, #1
 8001198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800119a:	210f      	movs	r1, #15
 800119c:	f04f 30ff 	mov.w	r0, #4294967295
 80011a0:	f7ff ff90 	bl	80010c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <SysTick_Config+0x40>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011aa:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <SysTick_Config+0x40>)
 80011ac:	2207      	movs	r2, #7
 80011ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	e000e010 	.word	0xe000e010

080011c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ff2d 	bl	8001028 <__NVIC_SetPriorityGrouping>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b086      	sub	sp, #24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607a      	str	r2, [r7, #4]
 80011e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011e8:	f7ff ff42 	bl	8001070 <__NVIC_GetPriorityGrouping>
 80011ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	68b9      	ldr	r1, [r7, #8]
 80011f2:	6978      	ldr	r0, [r7, #20]
 80011f4:	f7ff ff90 	bl	8001118 <NVIC_EncodePriority>
 80011f8:	4602      	mov	r2, r0
 80011fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011fe:	4611      	mov	r1, r2
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff ff5f 	bl	80010c4 <__NVIC_SetPriority>
}
 8001206:	bf00      	nop
 8001208:	3718      	adds	r7, #24
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	4603      	mov	r3, r0
 8001216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff35 	bl	800108c <__NVIC_EnableIRQ>
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ffa2 	bl	800117c <SysTick_Config>
 8001238:	4603      	mov	r3, r0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001242:	b480      	push	{r7}
 8001244:	b085      	sub	sp, #20
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800124a:	2300      	movs	r3, #0
 800124c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d008      	beq.n	800126c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2204      	movs	r2, #4
 800125e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e020      	b.n	80012ae <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f022 020e 	bic.w	r2, r2, #14
 800127a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f022 0201 	bic.w	r2, r2, #1
 800128a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001294:	2101      	movs	r1, #1
 8001296:	fa01 f202 	lsl.w	r2, r1, r2
 800129a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2201      	movs	r2, #1
 80012a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr

080012b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d005      	beq.n	80012dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2204      	movs	r2, #4
 80012d4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	73fb      	strb	r3, [r7, #15]
 80012da:	e051      	b.n	8001380 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f022 020e 	bic.w	r2, r2, #14
 80012ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f022 0201 	bic.w	r2, r2, #1
 80012fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a22      	ldr	r2, [pc, #136]	@ (800138c <HAL_DMA_Abort_IT+0xd4>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d029      	beq.n	800135a <HAL_DMA_Abort_IT+0xa2>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a21      	ldr	r2, [pc, #132]	@ (8001390 <HAL_DMA_Abort_IT+0xd8>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d022      	beq.n	8001356 <HAL_DMA_Abort_IT+0x9e>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a1f      	ldr	r2, [pc, #124]	@ (8001394 <HAL_DMA_Abort_IT+0xdc>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d01a      	beq.n	8001350 <HAL_DMA_Abort_IT+0x98>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a1e      	ldr	r2, [pc, #120]	@ (8001398 <HAL_DMA_Abort_IT+0xe0>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d012      	beq.n	800134a <HAL_DMA_Abort_IT+0x92>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a1c      	ldr	r2, [pc, #112]	@ (800139c <HAL_DMA_Abort_IT+0xe4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d00a      	beq.n	8001344 <HAL_DMA_Abort_IT+0x8c>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a1b      	ldr	r2, [pc, #108]	@ (80013a0 <HAL_DMA_Abort_IT+0xe8>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d102      	bne.n	800133e <HAL_DMA_Abort_IT+0x86>
 8001338:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800133c:	e00e      	b.n	800135c <HAL_DMA_Abort_IT+0xa4>
 800133e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001342:	e00b      	b.n	800135c <HAL_DMA_Abort_IT+0xa4>
 8001344:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001348:	e008      	b.n	800135c <HAL_DMA_Abort_IT+0xa4>
 800134a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800134e:	e005      	b.n	800135c <HAL_DMA_Abort_IT+0xa4>
 8001350:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001354:	e002      	b.n	800135c <HAL_DMA_Abort_IT+0xa4>
 8001356:	2310      	movs	r3, #16
 8001358:	e000      	b.n	800135c <HAL_DMA_Abort_IT+0xa4>
 800135a:	2301      	movs	r3, #1
 800135c:	4a11      	ldr	r2, [pc, #68]	@ (80013a4 <HAL_DMA_Abort_IT+0xec>)
 800135e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2201      	movs	r2, #1
 8001364:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2200      	movs	r2, #0
 800136c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001374:	2b00      	cmp	r3, #0
 8001376:	d003      	beq.n	8001380 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	4798      	blx	r3
    } 
  }
  return status;
 8001380:	7bfb      	ldrb	r3, [r7, #15]
}
 8001382:	4618      	mov	r0, r3
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40020008 	.word	0x40020008
 8001390:	4002001c 	.word	0x4002001c
 8001394:	40020030 	.word	0x40020030
 8001398:	40020044 	.word	0x40020044
 800139c:	40020058 	.word	0x40020058
 80013a0:	4002006c 	.word	0x4002006c
 80013a4:	40020000 	.word	0x40020000

080013a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b08b      	sub	sp, #44	@ 0x2c
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013b6:	2300      	movs	r3, #0
 80013b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ba:	e169      	b.n	8001690 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013bc:	2201      	movs	r2, #1
 80013be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	69fa      	ldr	r2, [r7, #28]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	f040 8158 	bne.w	800168a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	4a9a      	ldr	r2, [pc, #616]	@ (8001648 <HAL_GPIO_Init+0x2a0>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d05e      	beq.n	80014a2 <HAL_GPIO_Init+0xfa>
 80013e4:	4a98      	ldr	r2, [pc, #608]	@ (8001648 <HAL_GPIO_Init+0x2a0>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d875      	bhi.n	80014d6 <HAL_GPIO_Init+0x12e>
 80013ea:	4a98      	ldr	r2, [pc, #608]	@ (800164c <HAL_GPIO_Init+0x2a4>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d058      	beq.n	80014a2 <HAL_GPIO_Init+0xfa>
 80013f0:	4a96      	ldr	r2, [pc, #600]	@ (800164c <HAL_GPIO_Init+0x2a4>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d86f      	bhi.n	80014d6 <HAL_GPIO_Init+0x12e>
 80013f6:	4a96      	ldr	r2, [pc, #600]	@ (8001650 <HAL_GPIO_Init+0x2a8>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d052      	beq.n	80014a2 <HAL_GPIO_Init+0xfa>
 80013fc:	4a94      	ldr	r2, [pc, #592]	@ (8001650 <HAL_GPIO_Init+0x2a8>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d869      	bhi.n	80014d6 <HAL_GPIO_Init+0x12e>
 8001402:	4a94      	ldr	r2, [pc, #592]	@ (8001654 <HAL_GPIO_Init+0x2ac>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d04c      	beq.n	80014a2 <HAL_GPIO_Init+0xfa>
 8001408:	4a92      	ldr	r2, [pc, #584]	@ (8001654 <HAL_GPIO_Init+0x2ac>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d863      	bhi.n	80014d6 <HAL_GPIO_Init+0x12e>
 800140e:	4a92      	ldr	r2, [pc, #584]	@ (8001658 <HAL_GPIO_Init+0x2b0>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d046      	beq.n	80014a2 <HAL_GPIO_Init+0xfa>
 8001414:	4a90      	ldr	r2, [pc, #576]	@ (8001658 <HAL_GPIO_Init+0x2b0>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d85d      	bhi.n	80014d6 <HAL_GPIO_Init+0x12e>
 800141a:	2b12      	cmp	r3, #18
 800141c:	d82a      	bhi.n	8001474 <HAL_GPIO_Init+0xcc>
 800141e:	2b12      	cmp	r3, #18
 8001420:	d859      	bhi.n	80014d6 <HAL_GPIO_Init+0x12e>
 8001422:	a201      	add	r2, pc, #4	@ (adr r2, 8001428 <HAL_GPIO_Init+0x80>)
 8001424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001428:	080014a3 	.word	0x080014a3
 800142c:	0800147d 	.word	0x0800147d
 8001430:	0800148f 	.word	0x0800148f
 8001434:	080014d1 	.word	0x080014d1
 8001438:	080014d7 	.word	0x080014d7
 800143c:	080014d7 	.word	0x080014d7
 8001440:	080014d7 	.word	0x080014d7
 8001444:	080014d7 	.word	0x080014d7
 8001448:	080014d7 	.word	0x080014d7
 800144c:	080014d7 	.word	0x080014d7
 8001450:	080014d7 	.word	0x080014d7
 8001454:	080014d7 	.word	0x080014d7
 8001458:	080014d7 	.word	0x080014d7
 800145c:	080014d7 	.word	0x080014d7
 8001460:	080014d7 	.word	0x080014d7
 8001464:	080014d7 	.word	0x080014d7
 8001468:	080014d7 	.word	0x080014d7
 800146c:	08001485 	.word	0x08001485
 8001470:	08001499 	.word	0x08001499
 8001474:	4a79      	ldr	r2, [pc, #484]	@ (800165c <HAL_GPIO_Init+0x2b4>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d013      	beq.n	80014a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800147a:	e02c      	b.n	80014d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	623b      	str	r3, [r7, #32]
          break;
 8001482:	e029      	b.n	80014d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	3304      	adds	r3, #4
 800148a:	623b      	str	r3, [r7, #32]
          break;
 800148c:	e024      	b.n	80014d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	3308      	adds	r3, #8
 8001494:	623b      	str	r3, [r7, #32]
          break;
 8001496:	e01f      	b.n	80014d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	330c      	adds	r3, #12
 800149e:	623b      	str	r3, [r7, #32]
          break;
 80014a0:	e01a      	b.n	80014d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d102      	bne.n	80014b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014aa:	2304      	movs	r3, #4
 80014ac:	623b      	str	r3, [r7, #32]
          break;
 80014ae:	e013      	b.n	80014d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d105      	bne.n	80014c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014b8:	2308      	movs	r3, #8
 80014ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	69fa      	ldr	r2, [r7, #28]
 80014c0:	611a      	str	r2, [r3, #16]
          break;
 80014c2:	e009      	b.n	80014d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014c4:	2308      	movs	r3, #8
 80014c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	69fa      	ldr	r2, [r7, #28]
 80014cc:	615a      	str	r2, [r3, #20]
          break;
 80014ce:	e003      	b.n	80014d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014d0:	2300      	movs	r3, #0
 80014d2:	623b      	str	r3, [r7, #32]
          break;
 80014d4:	e000      	b.n	80014d8 <HAL_GPIO_Init+0x130>
          break;
 80014d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	2bff      	cmp	r3, #255	@ 0xff
 80014dc:	d801      	bhi.n	80014e2 <HAL_GPIO_Init+0x13a>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	e001      	b.n	80014e6 <HAL_GPIO_Init+0x13e>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	3304      	adds	r3, #4
 80014e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	2bff      	cmp	r3, #255	@ 0xff
 80014ec:	d802      	bhi.n	80014f4 <HAL_GPIO_Init+0x14c>
 80014ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	e002      	b.n	80014fa <HAL_GPIO_Init+0x152>
 80014f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f6:	3b08      	subs	r3, #8
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	210f      	movs	r1, #15
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	401a      	ands	r2, r3
 800150c:	6a39      	ldr	r1, [r7, #32]
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	fa01 f303 	lsl.w	r3, r1, r3
 8001514:	431a      	orrs	r2, r3
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 80b1 	beq.w	800168a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001528:	4b4d      	ldr	r3, [pc, #308]	@ (8001660 <HAL_GPIO_Init+0x2b8>)
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	4a4c      	ldr	r2, [pc, #304]	@ (8001660 <HAL_GPIO_Init+0x2b8>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	6193      	str	r3, [r2, #24]
 8001534:	4b4a      	ldr	r3, [pc, #296]	@ (8001660 <HAL_GPIO_Init+0x2b8>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	f003 0301 	and.w	r3, r3, #1
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001540:	4a48      	ldr	r2, [pc, #288]	@ (8001664 <HAL_GPIO_Init+0x2bc>)
 8001542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001544:	089b      	lsrs	r3, r3, #2
 8001546:	3302      	adds	r3, #2
 8001548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800154c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800154e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001550:	f003 0303 	and.w	r3, r3, #3
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	220f      	movs	r2, #15
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	4013      	ands	r3, r2
 8001562:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4a40      	ldr	r2, [pc, #256]	@ (8001668 <HAL_GPIO_Init+0x2c0>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d013      	beq.n	8001594 <HAL_GPIO_Init+0x1ec>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4a3f      	ldr	r2, [pc, #252]	@ (800166c <HAL_GPIO_Init+0x2c4>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d00d      	beq.n	8001590 <HAL_GPIO_Init+0x1e8>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a3e      	ldr	r2, [pc, #248]	@ (8001670 <HAL_GPIO_Init+0x2c8>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d007      	beq.n	800158c <HAL_GPIO_Init+0x1e4>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a3d      	ldr	r2, [pc, #244]	@ (8001674 <HAL_GPIO_Init+0x2cc>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d101      	bne.n	8001588 <HAL_GPIO_Init+0x1e0>
 8001584:	2303      	movs	r3, #3
 8001586:	e006      	b.n	8001596 <HAL_GPIO_Init+0x1ee>
 8001588:	2304      	movs	r3, #4
 800158a:	e004      	b.n	8001596 <HAL_GPIO_Init+0x1ee>
 800158c:	2302      	movs	r3, #2
 800158e:	e002      	b.n	8001596 <HAL_GPIO_Init+0x1ee>
 8001590:	2301      	movs	r3, #1
 8001592:	e000      	b.n	8001596 <HAL_GPIO_Init+0x1ee>
 8001594:	2300      	movs	r3, #0
 8001596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001598:	f002 0203 	and.w	r2, r2, #3
 800159c:	0092      	lsls	r2, r2, #2
 800159e:	4093      	lsls	r3, r2
 80015a0:	68fa      	ldr	r2, [r7, #12]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015a6:	492f      	ldr	r1, [pc, #188]	@ (8001664 <HAL_GPIO_Init+0x2bc>)
 80015a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015aa:	089b      	lsrs	r3, r3, #2
 80015ac:	3302      	adds	r3, #2
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d006      	beq.n	80015ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	492c      	ldr	r1, [pc, #176]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	608b      	str	r3, [r1, #8]
 80015cc:	e006      	b.n	80015dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 80015d0:	689a      	ldr	r2, [r3, #8]
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	43db      	mvns	r3, r3
 80015d6:	4928      	ldr	r1, [pc, #160]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 80015d8:	4013      	ands	r3, r2
 80015da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d006      	beq.n	80015f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015e8:	4b23      	ldr	r3, [pc, #140]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 80015ea:	68da      	ldr	r2, [r3, #12]
 80015ec:	4922      	ldr	r1, [pc, #136]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	60cb      	str	r3, [r1, #12]
 80015f4:	e006      	b.n	8001604 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015f6:	4b20      	ldr	r3, [pc, #128]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 80015f8:	68da      	ldr	r2, [r3, #12]
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	43db      	mvns	r3, r3
 80015fe:	491e      	ldr	r1, [pc, #120]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 8001600:	4013      	ands	r3, r2
 8001602:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d006      	beq.n	800161e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001610:	4b19      	ldr	r3, [pc, #100]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	4918      	ldr	r1, [pc, #96]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	4313      	orrs	r3, r2
 800161a:	604b      	str	r3, [r1, #4]
 800161c:	e006      	b.n	800162c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800161e:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	43db      	mvns	r3, r3
 8001626:	4914      	ldr	r1, [pc, #80]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 8001628:	4013      	ands	r3, r2
 800162a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d021      	beq.n	800167c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001638:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	490e      	ldr	r1, [pc, #56]	@ (8001678 <HAL_GPIO_Init+0x2d0>)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	4313      	orrs	r3, r2
 8001642:	600b      	str	r3, [r1, #0]
 8001644:	e021      	b.n	800168a <HAL_GPIO_Init+0x2e2>
 8001646:	bf00      	nop
 8001648:	10320000 	.word	0x10320000
 800164c:	10310000 	.word	0x10310000
 8001650:	10220000 	.word	0x10220000
 8001654:	10210000 	.word	0x10210000
 8001658:	10120000 	.word	0x10120000
 800165c:	10110000 	.word	0x10110000
 8001660:	40021000 	.word	0x40021000
 8001664:	40010000 	.word	0x40010000
 8001668:	40010800 	.word	0x40010800
 800166c:	40010c00 	.word	0x40010c00
 8001670:	40011000 	.word	0x40011000
 8001674:	40011400 	.word	0x40011400
 8001678:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800167c:	4b0b      	ldr	r3, [pc, #44]	@ (80016ac <HAL_GPIO_Init+0x304>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	43db      	mvns	r3, r3
 8001684:	4909      	ldr	r1, [pc, #36]	@ (80016ac <HAL_GPIO_Init+0x304>)
 8001686:	4013      	ands	r3, r2
 8001688:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168c:	3301      	adds	r3, #1
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001696:	fa22 f303 	lsr.w	r3, r2, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	f47f ae8e 	bne.w	80013bc <HAL_GPIO_Init+0x14>
  }
}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	372c      	adds	r7, #44	@ 0x2c
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr
 80016ac:	40010400 	.word	0x40010400

080016b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	887b      	ldrh	r3, [r7, #2]
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d002      	beq.n	80016ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
 80016cc:	e001      	b.n	80016d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ce:	2300      	movs	r3, #0
 80016d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr

080016de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
 80016e6:	460b      	mov	r3, r1
 80016e8:	807b      	strh	r3, [r7, #2]
 80016ea:	4613      	mov	r3, r2
 80016ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ee:	787b      	ldrb	r3, [r7, #1]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f4:	887a      	ldrh	r2, [r7, #2]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016fa:	e003      	b.n	8001704 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016fc:	887b      	ldrh	r3, [r7, #2]
 80016fe:	041a      	lsls	r2, r3, #16
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	611a      	str	r2, [r3, #16]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
	...

08001710 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800171a:	4b0a      	ldr	r3, [pc, #40]	@ (8001744 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800171c:	695a      	ldr	r2, [r3, #20]
 800171e:	88fb      	ldrh	r3, [r7, #6]
 8001720:	4013      	ands	r3, r2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d009      	beq.n	800173a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001726:	4a07      	ldr	r2, [pc, #28]	@ (8001744 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe fef4 	bl	800051c <HAL_GPIO_EXTI_Callback>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001734:	4a03      	ldr	r2, [pc, #12]	@ (8001744 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	6153      	str	r3, [r2, #20]
  }
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40010400 	.word	0x40010400

08001748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e272      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	2b00      	cmp	r3, #0
 8001764:	f000 8087 	beq.w	8001876 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001768:	4b92      	ldr	r3, [pc, #584]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 030c 	and.w	r3, r3, #12
 8001770:	2b04      	cmp	r3, #4
 8001772:	d00c      	beq.n	800178e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001774:	4b8f      	ldr	r3, [pc, #572]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	d112      	bne.n	80017a6 <HAL_RCC_OscConfig+0x5e>
 8001780:	4b8c      	ldr	r3, [pc, #560]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800178c:	d10b      	bne.n	80017a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800178e:	4b89      	ldr	r3, [pc, #548]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d06c      	beq.n	8001874 <HAL_RCC_OscConfig+0x12c>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d168      	bne.n	8001874 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e24c      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017ae:	d106      	bne.n	80017be <HAL_RCC_OscConfig+0x76>
 80017b0:	4b80      	ldr	r3, [pc, #512]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a7f      	ldr	r2, [pc, #508]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ba:	6013      	str	r3, [r2, #0]
 80017bc:	e02e      	b.n	800181c <HAL_RCC_OscConfig+0xd4>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d10c      	bne.n	80017e0 <HAL_RCC_OscConfig+0x98>
 80017c6:	4b7b      	ldr	r3, [pc, #492]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a7a      	ldr	r2, [pc, #488]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017d0:	6013      	str	r3, [r2, #0]
 80017d2:	4b78      	ldr	r3, [pc, #480]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a77      	ldr	r2, [pc, #476]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	e01d      	b.n	800181c <HAL_RCC_OscConfig+0xd4>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017e8:	d10c      	bne.n	8001804 <HAL_RCC_OscConfig+0xbc>
 80017ea:	4b72      	ldr	r3, [pc, #456]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a71      	ldr	r2, [pc, #452]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	4b6f      	ldr	r3, [pc, #444]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a6e      	ldr	r2, [pc, #440]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	e00b      	b.n	800181c <HAL_RCC_OscConfig+0xd4>
 8001804:	4b6b      	ldr	r3, [pc, #428]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a6a      	ldr	r2, [pc, #424]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 800180a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800180e:	6013      	str	r3, [r2, #0]
 8001810:	4b68      	ldr	r3, [pc, #416]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a67      	ldr	r2, [pc, #412]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800181a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d013      	beq.n	800184c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff fbd2 	bl	8000fcc <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800182c:	f7ff fbce 	bl	8000fcc <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b64      	cmp	r3, #100	@ 0x64
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e200      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183e:	4b5d      	ldr	r3, [pc, #372]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f0      	beq.n	800182c <HAL_RCC_OscConfig+0xe4>
 800184a:	e014      	b.n	8001876 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184c:	f7ff fbbe 	bl	8000fcc <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001854:	f7ff fbba 	bl	8000fcc <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b64      	cmp	r3, #100	@ 0x64
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e1ec      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001866:	4b53      	ldr	r3, [pc, #332]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x10c>
 8001872:	e000      	b.n	8001876 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	2b00      	cmp	r3, #0
 8001880:	d063      	beq.n	800194a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001882:	4b4c      	ldr	r3, [pc, #304]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 030c 	and.w	r3, r3, #12
 800188a:	2b00      	cmp	r3, #0
 800188c:	d00b      	beq.n	80018a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800188e:	4b49      	ldr	r3, [pc, #292]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f003 030c 	and.w	r3, r3, #12
 8001896:	2b08      	cmp	r3, #8
 8001898:	d11c      	bne.n	80018d4 <HAL_RCC_OscConfig+0x18c>
 800189a:	4b46      	ldr	r3, [pc, #280]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d116      	bne.n	80018d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018a6:	4b43      	ldr	r3, [pc, #268]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d005      	beq.n	80018be <HAL_RCC_OscConfig+0x176>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	691b      	ldr	r3, [r3, #16]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d001      	beq.n	80018be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e1c0      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018be:	4b3d      	ldr	r3, [pc, #244]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	4939      	ldr	r1, [pc, #228]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d2:	e03a      	b.n	800194a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	691b      	ldr	r3, [r3, #16]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d020      	beq.n	800191e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018dc:	4b36      	ldr	r3, [pc, #216]	@ (80019b8 <HAL_RCC_OscConfig+0x270>)
 80018de:	2201      	movs	r2, #1
 80018e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e2:	f7ff fb73 	bl	8000fcc <HAL_GetTick>
 80018e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018ea:	f7ff fb6f 	bl	8000fcc <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e1a1      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018fc:	4b2d      	ldr	r3, [pc, #180]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d0f0      	beq.n	80018ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001908:	4b2a      	ldr	r3, [pc, #168]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	4927      	ldr	r1, [pc, #156]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001918:	4313      	orrs	r3, r2
 800191a:	600b      	str	r3, [r1, #0]
 800191c:	e015      	b.n	800194a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800191e:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <HAL_RCC_OscConfig+0x270>)
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001924:	f7ff fb52 	bl	8000fcc <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800192c:	f7ff fb4e 	bl	8000fcc <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e180      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800193e:	4b1d      	ldr	r3, [pc, #116]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1f0      	bne.n	800192c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0308 	and.w	r3, r3, #8
 8001952:	2b00      	cmp	r3, #0
 8001954:	d03a      	beq.n	80019cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d019      	beq.n	8001992 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800195e:	4b17      	ldr	r3, [pc, #92]	@ (80019bc <HAL_RCC_OscConfig+0x274>)
 8001960:	2201      	movs	r2, #1
 8001962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001964:	f7ff fb32 	bl	8000fcc <HAL_GetTick>
 8001968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800196a:	e008      	b.n	800197e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800196c:	f7ff fb2e 	bl	8000fcc <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b02      	cmp	r3, #2
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e160      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800197e:	4b0d      	ldr	r3, [pc, #52]	@ (80019b4 <HAL_RCC_OscConfig+0x26c>)
 8001980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d0f0      	beq.n	800196c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800198a:	2001      	movs	r0, #1
 800198c:	f000 face 	bl	8001f2c <RCC_Delay>
 8001990:	e01c      	b.n	80019cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001992:	4b0a      	ldr	r3, [pc, #40]	@ (80019bc <HAL_RCC_OscConfig+0x274>)
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001998:	f7ff fb18 	bl	8000fcc <HAL_GetTick>
 800199c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800199e:	e00f      	b.n	80019c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a0:	f7ff fb14 	bl	8000fcc <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d908      	bls.n	80019c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e146      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
 80019b2:	bf00      	nop
 80019b4:	40021000 	.word	0x40021000
 80019b8:	42420000 	.word	0x42420000
 80019bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c0:	4b92      	ldr	r3, [pc, #584]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 80019c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c4:	f003 0302 	and.w	r3, r3, #2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d1e9      	bne.n	80019a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f000 80a6 	beq.w	8001b26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019da:	2300      	movs	r3, #0
 80019dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019de:	4b8b      	ldr	r3, [pc, #556]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 80019e0:	69db      	ldr	r3, [r3, #28]
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d10d      	bne.n	8001a06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ea:	4b88      	ldr	r3, [pc, #544]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	4a87      	ldr	r2, [pc, #540]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 80019f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f4:	61d3      	str	r3, [r2, #28]
 80019f6:	4b85      	ldr	r3, [pc, #532]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a02:	2301      	movs	r3, #1
 8001a04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a06:	4b82      	ldr	r3, [pc, #520]	@ (8001c10 <HAL_RCC_OscConfig+0x4c8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d118      	bne.n	8001a44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a12:	4b7f      	ldr	r3, [pc, #508]	@ (8001c10 <HAL_RCC_OscConfig+0x4c8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a7e      	ldr	r2, [pc, #504]	@ (8001c10 <HAL_RCC_OscConfig+0x4c8>)
 8001a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a1e:	f7ff fad5 	bl	8000fcc <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a26:	f7ff fad1 	bl	8000fcc <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b64      	cmp	r3, #100	@ 0x64
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e103      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a38:	4b75      	ldr	r3, [pc, #468]	@ (8001c10 <HAL_RCC_OscConfig+0x4c8>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d106      	bne.n	8001a5a <HAL_RCC_OscConfig+0x312>
 8001a4c:	4b6f      	ldr	r3, [pc, #444]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	4a6e      	ldr	r2, [pc, #440]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a52:	f043 0301 	orr.w	r3, r3, #1
 8001a56:	6213      	str	r3, [r2, #32]
 8001a58:	e02d      	b.n	8001ab6 <HAL_RCC_OscConfig+0x36e>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10c      	bne.n	8001a7c <HAL_RCC_OscConfig+0x334>
 8001a62:	4b6a      	ldr	r3, [pc, #424]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a64:	6a1b      	ldr	r3, [r3, #32]
 8001a66:	4a69      	ldr	r2, [pc, #420]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	f023 0301 	bic.w	r3, r3, #1
 8001a6c:	6213      	str	r3, [r2, #32]
 8001a6e:	4b67      	ldr	r3, [pc, #412]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	4a66      	ldr	r2, [pc, #408]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	f023 0304 	bic.w	r3, r3, #4
 8001a78:	6213      	str	r3, [r2, #32]
 8001a7a:	e01c      	b.n	8001ab6 <HAL_RCC_OscConfig+0x36e>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	2b05      	cmp	r3, #5
 8001a82:	d10c      	bne.n	8001a9e <HAL_RCC_OscConfig+0x356>
 8001a84:	4b61      	ldr	r3, [pc, #388]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	4a60      	ldr	r2, [pc, #384]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a8a:	f043 0304 	orr.w	r3, r3, #4
 8001a8e:	6213      	str	r3, [r2, #32]
 8001a90:	4b5e      	ldr	r3, [pc, #376]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	4a5d      	ldr	r2, [pc, #372]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	6213      	str	r3, [r2, #32]
 8001a9c:	e00b      	b.n	8001ab6 <HAL_RCC_OscConfig+0x36e>
 8001a9e:	4b5b      	ldr	r3, [pc, #364]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	4a5a      	ldr	r2, [pc, #360]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001aa4:	f023 0301 	bic.w	r3, r3, #1
 8001aa8:	6213      	str	r3, [r2, #32]
 8001aaa:	4b58      	ldr	r3, [pc, #352]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001aac:	6a1b      	ldr	r3, [r3, #32]
 8001aae:	4a57      	ldr	r2, [pc, #348]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001ab0:	f023 0304 	bic.w	r3, r3, #4
 8001ab4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d015      	beq.n	8001aea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001abe:	f7ff fa85 	bl	8000fcc <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ac4:	e00a      	b.n	8001adc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac6:	f7ff fa81 	bl	8000fcc <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e0b1      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001adc:	4b4b      	ldr	r3, [pc, #300]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001ade:	6a1b      	ldr	r3, [r3, #32]
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d0ee      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x37e>
 8001ae8:	e014      	b.n	8001b14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aea:	f7ff fa6f 	bl	8000fcc <HAL_GetTick>
 8001aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001af0:	e00a      	b.n	8001b08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001af2:	f7ff fa6b 	bl	8000fcc <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e09b      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b08:	4b40      	ldr	r3, [pc, #256]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1ee      	bne.n	8001af2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b14:	7dfb      	ldrb	r3, [r7, #23]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d105      	bne.n	8001b26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b1a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	4a3b      	ldr	r2, [pc, #236]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f000 8087 	beq.w	8001c3e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b30:	4b36      	ldr	r3, [pc, #216]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 030c 	and.w	r3, r3, #12
 8001b38:	2b08      	cmp	r3, #8
 8001b3a:	d061      	beq.n	8001c00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	69db      	ldr	r3, [r3, #28]
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d146      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b44:	4b33      	ldr	r3, [pc, #204]	@ (8001c14 <HAL_RCC_OscConfig+0x4cc>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4a:	f7ff fa3f 	bl	8000fcc <HAL_GetTick>
 8001b4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b52:	f7ff fa3b 	bl	8000fcc <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e06d      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b64:	4b29      	ldr	r3, [pc, #164]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1f0      	bne.n	8001b52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b78:	d108      	bne.n	8001b8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b7a:	4b24      	ldr	r3, [pc, #144]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	4921      	ldr	r1, [pc, #132]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a19      	ldr	r1, [r3, #32]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9c:	430b      	orrs	r3, r1
 8001b9e:	491b      	ldr	r1, [pc, #108]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <HAL_RCC_OscConfig+0x4cc>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001baa:	f7ff fa0f 	bl	8000fcc <HAL_GetTick>
 8001bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bb0:	e008      	b.n	8001bc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb2:	f7ff fa0b 	bl	8000fcc <HAL_GetTick>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d901      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	e03d      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0f0      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x46a>
 8001bd0:	e035      	b.n	8001c3e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd2:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <HAL_RCC_OscConfig+0x4cc>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd8:	f7ff f9f8 	bl	8000fcc <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bde:	e008      	b.n	8001bf2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be0:	f7ff f9f4 	bl	8000fcc <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e026      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf2:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <HAL_RCC_OscConfig+0x4c4>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f0      	bne.n	8001be0 <HAL_RCC_OscConfig+0x498>
 8001bfe:	e01e      	b.n	8001c3e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69db      	ldr	r3, [r3, #28]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d107      	bne.n	8001c18 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e019      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40007000 	.word	0x40007000
 8001c14:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c18:	4b0b      	ldr	r3, [pc, #44]	@ (8001c48 <HAL_RCC_OscConfig+0x500>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d106      	bne.n	8001c3a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d001      	beq.n	8001c3e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40021000 	.word	0x40021000

08001c4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d101      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e0d0      	b.n	8001e02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c60:	4b6a      	ldr	r3, [pc, #424]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0307 	and.w	r3, r3, #7
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d910      	bls.n	8001c90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6e:	4b67      	ldr	r3, [pc, #412]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f023 0207 	bic.w	r2, r3, #7
 8001c76:	4965      	ldr	r1, [pc, #404]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7e:	4b63      	ldr	r3, [pc, #396]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d001      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e0b8      	b.n	8001e02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0302 	and.w	r3, r3, #2
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d020      	beq.n	8001cde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d005      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ca8:	4b59      	ldr	r3, [pc, #356]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	4a58      	ldr	r2, [pc, #352]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001cb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0308 	and.w	r3, r3, #8
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d005      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cc0:	4b53      	ldr	r3, [pc, #332]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	4a52      	ldr	r2, [pc, #328]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001cca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ccc:	4b50      	ldr	r3, [pc, #320]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	494d      	ldr	r1, [pc, #308]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d040      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d107      	bne.n	8001d02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cf2:	4b47      	ldr	r3, [pc, #284]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d115      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e07f      	b.n	8001e02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d107      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d0a:	4b41      	ldr	r3, [pc, #260]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d109      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e073      	b.n	8001e02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1a:	4b3d      	ldr	r3, [pc, #244]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e06b      	b.n	8001e02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d2a:	4b39      	ldr	r3, [pc, #228]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f023 0203 	bic.w	r2, r3, #3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	4936      	ldr	r1, [pc, #216]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d3c:	f7ff f946 	bl	8000fcc <HAL_GetTick>
 8001d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d42:	e00a      	b.n	8001d5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d44:	f7ff f942 	bl	8000fcc <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e053      	b.n	8001e02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 020c 	and.w	r2, r3, #12
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d1eb      	bne.n	8001d44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d6c:	4b27      	ldr	r3, [pc, #156]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d210      	bcs.n	8001d9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d7a:	4b24      	ldr	r3, [pc, #144]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f023 0207 	bic.w	r2, r3, #7
 8001d82:	4922      	ldr	r1, [pc, #136]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8a:	4b20      	ldr	r3, [pc, #128]	@ (8001e0c <HAL_RCC_ClockConfig+0x1c0>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0307 	and.w	r3, r3, #7
 8001d92:	683a      	ldr	r2, [r7, #0]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d001      	beq.n	8001d9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e032      	b.n	8001e02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0304 	and.w	r3, r3, #4
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d008      	beq.n	8001dba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001da8:	4b19      	ldr	r3, [pc, #100]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	4916      	ldr	r1, [pc, #88]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0308 	and.w	r3, r3, #8
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d009      	beq.n	8001dda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dc6:	4b12      	ldr	r3, [pc, #72]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	00db      	lsls	r3, r3, #3
 8001dd4:	490e      	ldr	r1, [pc, #56]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dda:	f000 f821 	bl	8001e20 <HAL_RCC_GetSysClockFreq>
 8001dde:	4602      	mov	r2, r0
 8001de0:	4b0b      	ldr	r3, [pc, #44]	@ (8001e10 <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	091b      	lsrs	r3, r3, #4
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	490a      	ldr	r1, [pc, #40]	@ (8001e14 <HAL_RCC_ClockConfig+0x1c8>)
 8001dec:	5ccb      	ldrb	r3, [r1, r3]
 8001dee:	fa22 f303 	lsr.w	r3, r2, r3
 8001df2:	4a09      	ldr	r2, [pc, #36]	@ (8001e18 <HAL_RCC_ClockConfig+0x1cc>)
 8001df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001df6:	4b09      	ldr	r3, [pc, #36]	@ (8001e1c <HAL_RCC_ClockConfig+0x1d0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff f8a4 	bl	8000f48 <HAL_InitTick>

  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3710      	adds	r7, #16
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40022000 	.word	0x40022000
 8001e10:	40021000 	.word	0x40021000
 8001e14:	08004404 	.word	0x08004404
 8001e18:	20000034 	.word	0x20000034
 8001e1c:	20000038 	.word	0x20000038

08001e20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b087      	sub	sp, #28
 8001e24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60bb      	str	r3, [r7, #8]
 8001e2e:	2300      	movs	r3, #0
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	2b04      	cmp	r3, #4
 8001e48:	d002      	beq.n	8001e50 <HAL_RCC_GetSysClockFreq+0x30>
 8001e4a:	2b08      	cmp	r3, #8
 8001e4c:	d003      	beq.n	8001e56 <HAL_RCC_GetSysClockFreq+0x36>
 8001e4e:	e027      	b.n	8001ea0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e50:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e52:	613b      	str	r3, [r7, #16]
      break;
 8001e54:	e027      	b.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	0c9b      	lsrs	r3, r3, #18
 8001e5a:	f003 030f 	and.w	r3, r3, #15
 8001e5e:	4a17      	ldr	r2, [pc, #92]	@ (8001ebc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e60:	5cd3      	ldrb	r3, [r2, r3]
 8001e62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d010      	beq.n	8001e90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e6e:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	0c5b      	lsrs	r3, r3, #17
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	4a11      	ldr	r2, [pc, #68]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e7a:	5cd3      	ldrb	r3, [r2, r3]
 8001e7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e82:	fb03 f202 	mul.w	r2, r3, r2
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	e004      	b.n	8001e9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e94:	fb02 f303 	mul.w	r3, r2, r3
 8001e98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	613b      	str	r3, [r7, #16]
      break;
 8001e9e:	e002      	b.n	8001ea6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	@ (8001eb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ea2:	613b      	str	r3, [r7, #16]
      break;
 8001ea4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ea6:	693b      	ldr	r3, [r7, #16]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	371c      	adds	r7, #28
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	007a1200 	.word	0x007a1200
 8001ebc:	0800441c 	.word	0x0800441c
 8001ec0:	0800442c 	.word	0x0800442c
 8001ec4:	003d0900 	.word	0x003d0900

08001ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ecc:	4b02      	ldr	r3, [pc, #8]	@ (8001ed8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ece:	681b      	ldr	r3, [r3, #0]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	20000034 	.word	0x20000034

08001edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ee0:	f7ff fff2 	bl	8001ec8 <HAL_RCC_GetHCLKFreq>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	4b05      	ldr	r3, [pc, #20]	@ (8001efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	0a1b      	lsrs	r3, r3, #8
 8001eec:	f003 0307 	and.w	r3, r3, #7
 8001ef0:	4903      	ldr	r1, [pc, #12]	@ (8001f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ef2:	5ccb      	ldrb	r3, [r1, r3]
 8001ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40021000 	.word	0x40021000
 8001f00:	08004414 	.word	0x08004414

08001f04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f08:	f7ff ffde 	bl	8001ec8 <HAL_RCC_GetHCLKFreq>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	0adb      	lsrs	r3, r3, #11
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	4903      	ldr	r1, [pc, #12]	@ (8001f28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f1a:	5ccb      	ldrb	r3, [r1, r3]
 8001f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	40021000 	.word	0x40021000
 8001f28:	08004414 	.word	0x08004414

08001f2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f34:	4b0a      	ldr	r3, [pc, #40]	@ (8001f60 <RCC_Delay+0x34>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <RCC_Delay+0x38>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	0a5b      	lsrs	r3, r3, #9
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f48:	bf00      	nop
  }
  while (Delay --);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1e5a      	subs	r2, r3, #1
 8001f4e:	60fa      	str	r2, [r7, #12]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f9      	bne.n	8001f48 <RCC_Delay+0x1c>
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	20000034 	.word	0x20000034
 8001f64:	10624dd3 	.word	0x10624dd3

08001f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e041      	b.n	8001ffe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d106      	bne.n	8001f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7fe fe2a 	bl	8000be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	f000 fa5c 	bl	8002464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b01      	cmp	r3, #1
 800201a:	d001      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e03a      	b.n	8002096 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0201 	orr.w	r2, r2, #1
 8002036:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a18      	ldr	r2, [pc, #96]	@ (80020a0 <HAL_TIM_Base_Start_IT+0x98>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d00e      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x58>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800204a:	d009      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x58>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a14      	ldr	r2, [pc, #80]	@ (80020a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d004      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x58>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a13      	ldr	r2, [pc, #76]	@ (80020a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d111      	bne.n	8002084 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b06      	cmp	r3, #6
 8002070:	d010      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f042 0201 	orr.w	r2, r2, #1
 8002080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002082:	e007      	b.n	8002094 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f042 0201 	orr.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	40012c00 	.word	0x40012c00
 80020a4:	40000400 	.word	0x40000400
 80020a8:	40000800 	.word	0x40000800

080020ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d020      	beq.n	8002110 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d01b      	beq.n	8002110 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f06f 0202 	mvn.w	r2, #2
 80020e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	f003 0303 	and.w	r3, r3, #3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d003      	beq.n	80020fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f998 	bl	800242c <HAL_TIM_IC_CaptureCallback>
 80020fc:	e005      	b.n	800210a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f98b 	bl	800241a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 f99a 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	2b00      	cmp	r3, #0
 8002118:	d020      	beq.n	800215c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	2b00      	cmp	r3, #0
 8002122:	d01b      	beq.n	800215c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f06f 0204 	mvn.w	r2, #4
 800212c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2202      	movs	r2, #2
 8002132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 f972 	bl	800242c <HAL_TIM_IC_CaptureCallback>
 8002148:	e005      	b.n	8002156 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f965 	bl	800241a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f974 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d020      	beq.n	80021a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f003 0308 	and.w	r3, r3, #8
 800216c:	2b00      	cmp	r3, #0
 800216e:	d01b      	beq.n	80021a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f06f 0208 	mvn.w	r2, #8
 8002178:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2204      	movs	r2, #4
 800217e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 f94c 	bl	800242c <HAL_TIM_IC_CaptureCallback>
 8002194:	e005      	b.n	80021a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f93f 	bl	800241a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f000 f94e 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	f003 0310 	and.w	r3, r3, #16
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d020      	beq.n	80021f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f003 0310 	and.w	r3, r3, #16
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01b      	beq.n	80021f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f06f 0210 	mvn.w	r2, #16
 80021c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2208      	movs	r2, #8
 80021ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 f926 	bl	800242c <HAL_TIM_IC_CaptureCallback>
 80021e0:	e005      	b.n	80021ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f000 f919 	bl	800241a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 f928 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00c      	beq.n	8002218 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	2b00      	cmp	r3, #0
 8002206:	d007      	beq.n	8002218 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f06f 0201 	mvn.w	r2, #1
 8002210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7fe fa88 	bl	8000728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00c      	beq.n	800223c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002228:	2b00      	cmp	r3, #0
 800222a:	d007      	beq.n	800223c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f000 fa7f 	bl	800273a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00c      	beq.n	8002260 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800224c:	2b00      	cmp	r3, #0
 800224e:	d007      	beq.n	8002260 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 f8f8 	bl	8002450 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	f003 0320 	and.w	r3, r3, #32
 8002266:	2b00      	cmp	r3, #0
 8002268:	d00c      	beq.n	8002284 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f003 0320 	and.w	r3, r3, #32
 8002270:	2b00      	cmp	r3, #0
 8002272:	d007      	beq.n	8002284 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0220 	mvn.w	r2, #32
 800227c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fa52 	bl	8002728 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002284:	bf00      	nop
 8002286:	3710      	adds	r7, #16
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002296:	2300      	movs	r3, #0
 8002298:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d101      	bne.n	80022a8 <HAL_TIM_ConfigClockSource+0x1c>
 80022a4:	2302      	movs	r3, #2
 80022a6:	e0b4      	b.n	8002412 <HAL_TIM_ConfigClockSource+0x186>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2202      	movs	r2, #2
 80022b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	68ba      	ldr	r2, [r7, #8]
 80022d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022e0:	d03e      	beq.n	8002360 <HAL_TIM_ConfigClockSource+0xd4>
 80022e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022e6:	f200 8087 	bhi.w	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 80022ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ee:	f000 8086 	beq.w	80023fe <HAL_TIM_ConfigClockSource+0x172>
 80022f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022f6:	d87f      	bhi.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 80022f8:	2b70      	cmp	r3, #112	@ 0x70
 80022fa:	d01a      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0xa6>
 80022fc:	2b70      	cmp	r3, #112	@ 0x70
 80022fe:	d87b      	bhi.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002300:	2b60      	cmp	r3, #96	@ 0x60
 8002302:	d050      	beq.n	80023a6 <HAL_TIM_ConfigClockSource+0x11a>
 8002304:	2b60      	cmp	r3, #96	@ 0x60
 8002306:	d877      	bhi.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002308:	2b50      	cmp	r3, #80	@ 0x50
 800230a:	d03c      	beq.n	8002386 <HAL_TIM_ConfigClockSource+0xfa>
 800230c:	2b50      	cmp	r3, #80	@ 0x50
 800230e:	d873      	bhi.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002310:	2b40      	cmp	r3, #64	@ 0x40
 8002312:	d058      	beq.n	80023c6 <HAL_TIM_ConfigClockSource+0x13a>
 8002314:	2b40      	cmp	r3, #64	@ 0x40
 8002316:	d86f      	bhi.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002318:	2b30      	cmp	r3, #48	@ 0x30
 800231a:	d064      	beq.n	80023e6 <HAL_TIM_ConfigClockSource+0x15a>
 800231c:	2b30      	cmp	r3, #48	@ 0x30
 800231e:	d86b      	bhi.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002320:	2b20      	cmp	r3, #32
 8002322:	d060      	beq.n	80023e6 <HAL_TIM_ConfigClockSource+0x15a>
 8002324:	2b20      	cmp	r3, #32
 8002326:	d867      	bhi.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
 8002328:	2b00      	cmp	r3, #0
 800232a:	d05c      	beq.n	80023e6 <HAL_TIM_ConfigClockSource+0x15a>
 800232c:	2b10      	cmp	r3, #16
 800232e:	d05a      	beq.n	80023e6 <HAL_TIM_ConfigClockSource+0x15a>
 8002330:	e062      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002342:	f000 f974 	bl	800262e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002354:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	609a      	str	r2, [r3, #8]
      break;
 800235e:	e04f      	b.n	8002400 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002370:	f000 f95d 	bl	800262e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002382:	609a      	str	r2, [r3, #8]
      break;
 8002384:	e03c      	b.n	8002400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002392:	461a      	mov	r2, r3
 8002394:	f000 f8d4 	bl	8002540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2150      	movs	r1, #80	@ 0x50
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 f92b 	bl	80025fa <TIM_ITRx_SetConfig>
      break;
 80023a4:	e02c      	b.n	8002400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80023b2:	461a      	mov	r2, r3
 80023b4:	f000 f8f2 	bl	800259c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2160      	movs	r1, #96	@ 0x60
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 f91b 	bl	80025fa <TIM_ITRx_SetConfig>
      break;
 80023c4:	e01c      	b.n	8002400 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023d2:	461a      	mov	r2, r3
 80023d4:	f000 f8b4 	bl	8002540 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2140      	movs	r1, #64	@ 0x40
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 f90b 	bl	80025fa <TIM_ITRx_SetConfig>
      break;
 80023e4:	e00c      	b.n	8002400 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4619      	mov	r1, r3
 80023f0:	4610      	mov	r0, r2
 80023f2:	f000 f902 	bl	80025fa <TIM_ITRx_SetConfig>
      break;
 80023f6:	e003      	b.n	8002400 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	73fb      	strb	r3, [r7, #15]
      break;
 80023fc:	e000      	b.n	8002400 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80023fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr

0800243e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002458:	bf00      	nop
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
	...

08002464 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a2f      	ldr	r2, [pc, #188]	@ (8002534 <TIM_Base_SetConfig+0xd0>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d00b      	beq.n	8002494 <TIM_Base_SetConfig+0x30>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002482:	d007      	beq.n	8002494 <TIM_Base_SetConfig+0x30>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a2c      	ldr	r2, [pc, #176]	@ (8002538 <TIM_Base_SetConfig+0xd4>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d003      	beq.n	8002494 <TIM_Base_SetConfig+0x30>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a2b      	ldr	r2, [pc, #172]	@ (800253c <TIM_Base_SetConfig+0xd8>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d108      	bne.n	80024a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800249a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a22      	ldr	r2, [pc, #136]	@ (8002534 <TIM_Base_SetConfig+0xd0>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d00b      	beq.n	80024c6 <TIM_Base_SetConfig+0x62>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024b4:	d007      	beq.n	80024c6 <TIM_Base_SetConfig+0x62>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002538 <TIM_Base_SetConfig+0xd4>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d003      	beq.n	80024c6 <TIM_Base_SetConfig+0x62>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a1e      	ldr	r2, [pc, #120]	@ (800253c <TIM_Base_SetConfig+0xd8>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d108      	bne.n	80024d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a0d      	ldr	r2, [pc, #52]	@ (8002534 <TIM_Base_SetConfig+0xd0>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d103      	bne.n	800250c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	691a      	ldr	r2, [r3, #16]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d005      	beq.n	800252a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f023 0201 	bic.w	r2, r3, #1
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	611a      	str	r2, [r3, #16]
  }
}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	40012c00 	.word	0x40012c00
 8002538:	40000400 	.word	0x40000400
 800253c:	40000800 	.word	0x40000800

08002540 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	f023 0201 	bic.w	r2, r3, #1
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800256a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	011b      	lsls	r3, r3, #4
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4313      	orrs	r3, r2
 8002574:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f023 030a 	bic.w	r3, r3, #10
 800257c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	4313      	orrs	r3, r2
 8002584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	621a      	str	r2, [r3, #32]
}
 8002592:	bf00      	nop
 8002594:	371c      	adds	r7, #28
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800259c:	b480      	push	{r7}
 800259e:	b087      	sub	sp, #28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	f023 0210 	bic.w	r2, r3, #16
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	699b      	ldr	r3, [r3, #24]
 80025be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80025c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	031b      	lsls	r3, r3, #12
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80025d8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	697a      	ldr	r2, [r7, #20]
 80025ee:	621a      	str	r2, [r3, #32]
}
 80025f0:	bf00      	nop
 80025f2:	371c      	adds	r7, #28
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr

080025fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025fa:	b480      	push	{r7}
 80025fc:	b085      	sub	sp, #20
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
 8002602:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002610:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002612:	683a      	ldr	r2, [r7, #0]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4313      	orrs	r3, r2
 8002618:	f043 0307 	orr.w	r3, r3, #7
 800261c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	609a      	str	r2, [r3, #8]
}
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr

0800262e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800262e:	b480      	push	{r7}
 8002630:	b087      	sub	sp, #28
 8002632:	af00      	add	r7, sp, #0
 8002634:	60f8      	str	r0, [r7, #12]
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
 800263a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002648:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	021a      	lsls	r2, r3, #8
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	431a      	orrs	r2, r3
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	4313      	orrs	r3, r2
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	4313      	orrs	r3, r2
 800265a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	609a      	str	r2, [r3, #8]
}
 8002662:	bf00      	nop
 8002664:	371c      	adds	r7, #28
 8002666:	46bd      	mov	sp, r7
 8002668:	bc80      	pop	{r7}
 800266a:	4770      	bx	lr

0800266c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800267c:	2b01      	cmp	r3, #1
 800267e:	d101      	bne.n	8002684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002680:	2302      	movs	r3, #2
 8002682:	e046      	b.n	8002712 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	68fa      	ldr	r2, [r7, #12]
 80026bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a16      	ldr	r2, [pc, #88]	@ (800271c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d00e      	beq.n	80026e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026d0:	d009      	beq.n	80026e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a12      	ldr	r2, [pc, #72]	@ (8002720 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d004      	beq.n	80026e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a10      	ldr	r2, [pc, #64]	@ (8002724 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d10c      	bne.n	8002700 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80026ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr
 800271c:	40012c00 	.word	0x40012c00
 8002720:	40000400 	.word	0x40000400
 8002724:	40000800 	.word	0x40000800

08002728 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e042      	b.n	80027e4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7fe fa5c 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2224      	movs	r2, #36	@ 0x24
 800277c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800278e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 fdb7 	bl	8003304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695a      	ldr	r2, [r3, #20]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68da      	ldr	r2, [r3, #12]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	@ 0x28
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	603b      	str	r3, [r7, #0]
 80027f8:	4613      	mov	r3, r2
 80027fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b20      	cmp	r3, #32
 800280a:	d175      	bne.n	80028f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d002      	beq.n	8002818 <HAL_UART_Transmit+0x2c>
 8002812:	88fb      	ldrh	r3, [r7, #6]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e06e      	b.n	80028fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2221      	movs	r2, #33	@ 0x21
 8002826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800282a:	f7fe fbcf 	bl	8000fcc <HAL_GetTick>
 800282e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	88fa      	ldrh	r2, [r7, #6]
 8002834:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	88fa      	ldrh	r2, [r7, #6]
 800283a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002844:	d108      	bne.n	8002858 <HAL_UART_Transmit+0x6c>
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d104      	bne.n	8002858 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	61bb      	str	r3, [r7, #24]
 8002856:	e003      	b.n	8002860 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800285c:	2300      	movs	r3, #0
 800285e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002860:	e02e      	b.n	80028c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2200      	movs	r2, #0
 800286a:	2180      	movs	r1, #128	@ 0x80
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fb1c 	bl	8002eaa <UART_WaitOnFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2220      	movs	r2, #32
 800287c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e03a      	b.n	80028fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10b      	bne.n	80028a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002898:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	3302      	adds	r3, #2
 800289e:	61bb      	str	r3, [r7, #24]
 80028a0:	e007      	b.n	80028b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	781a      	ldrb	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	3301      	adds	r3, #1
 80028b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	3b01      	subs	r3, #1
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1cb      	bne.n	8002862 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	2200      	movs	r2, #0
 80028d2:	2140      	movs	r1, #64	@ 0x40
 80028d4:	68f8      	ldr	r0, [r7, #12]
 80028d6:	f000 fae8 	bl	8002eaa <UART_WaitOnFlagUntilTimeout>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e006      	b.n	80028fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2220      	movs	r2, #32
 80028f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80028f4:	2300      	movs	r3, #0
 80028f6:	e000      	b.n	80028fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028f8:	2302      	movs	r3, #2
  }
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3720      	adds	r7, #32
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b084      	sub	sp, #16
 8002906:	af00      	add	r7, sp, #0
 8002908:	60f8      	str	r0, [r7, #12]
 800290a:	60b9      	str	r1, [r7, #8]
 800290c:	4613      	mov	r3, r2
 800290e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b20      	cmp	r3, #32
 800291a:	d112      	bne.n	8002942 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d002      	beq.n	8002928 <HAL_UART_Receive_IT+0x26>
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e00b      	b.n	8002944 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002932:	88fb      	ldrh	r3, [r7, #6]
 8002934:	461a      	mov	r2, r3
 8002936:	68b9      	ldr	r1, [r7, #8]
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 fb0f 	bl	8002f5c <UART_Start_Receive_IT>
 800293e:	4603      	mov	r3, r0
 8002940:	e000      	b.n	8002944 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002942:	2302      	movs	r3, #2
  }
}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b0ba      	sub	sp, #232	@ 0xe8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002972:	2300      	movs	r3, #0
 8002974:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002978:	2300      	movs	r3, #0
 800297a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800297e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800298a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10f      	bne.n	80029b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002996:	f003 0320 	and.w	r3, r3, #32
 800299a:	2b00      	cmp	r3, #0
 800299c:	d009      	beq.n	80029b2 <HAL_UART_IRQHandler+0x66>
 800299e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029a2:	f003 0320 	and.w	r3, r3, #32
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d003      	beq.n	80029b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 fbec 	bl	8003188 <UART_Receive_IT>
      return;
 80029b0:	e25b      	b.n	8002e6a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80029b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 80de 	beq.w	8002b78 <HAL_UART_IRQHandler+0x22c>
 80029bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d106      	bne.n	80029d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80029c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 80d1 	beq.w	8002b78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80029d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00b      	beq.n	80029fa <HAL_UART_IRQHandler+0xae>
 80029e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d005      	beq.n	80029fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f2:	f043 0201 	orr.w	r2, r3, #1
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00b      	beq.n	8002a1e <HAL_UART_IRQHandler+0xd2>
 8002a06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d005      	beq.n	8002a1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a16:	f043 0202 	orr.w	r2, r3, #2
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00b      	beq.n	8002a42 <HAL_UART_IRQHandler+0xf6>
 8002a2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d005      	beq.n	8002a42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3a:	f043 0204 	orr.w	r2, r3, #4
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a46:	f003 0308 	and.w	r3, r3, #8
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d011      	beq.n	8002a72 <HAL_UART_IRQHandler+0x126>
 8002a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a52:	f003 0320 	and.w	r3, r3, #32
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d105      	bne.n	8002a66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d005      	beq.n	8002a72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f043 0208 	orr.w	r2, r3, #8
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f000 81f2 	beq.w	8002e60 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a80:	f003 0320 	and.w	r3, r3, #32
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d008      	beq.n	8002a9a <HAL_UART_IRQHandler+0x14e>
 8002a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a8c:	f003 0320 	and.w	r3, r3, #32
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d002      	beq.n	8002a9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 fb77 	bl	8003188 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	bf14      	ite	ne
 8002aa8:	2301      	movne	r3, #1
 8002aaa:	2300      	moveq	r3, #0
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d103      	bne.n	8002ac6 <HAL_UART_IRQHandler+0x17a>
 8002abe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d04f      	beq.n	8002b66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 fa81 	bl	8002fce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d041      	beq.n	8002b5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	3314      	adds	r3, #20
 8002ae0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ae8:	e853 3f00 	ldrex	r3, [r3]
 8002aec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002af0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002af4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002af8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	3314      	adds	r3, #20
 8002b02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002b06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002b0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002b12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002b16:	e841 2300 	strex	r3, r2, [r1]
 8002b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002b1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1d9      	bne.n	8002ada <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d013      	beq.n	8002b56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b32:	4a7e      	ldr	r2, [pc, #504]	@ (8002d2c <HAL_UART_IRQHandler+0x3e0>)
 8002b34:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe fbbc 	bl	80012b8 <HAL_DMA_Abort_IT>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d016      	beq.n	8002b74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b50:	4610      	mov	r0, r2
 8002b52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b54:	e00e      	b.n	8002b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f993 	bl	8002e82 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b5c:	e00a      	b.n	8002b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f98f 	bl	8002e82 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b64:	e006      	b.n	8002b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 f98b 	bl	8002e82 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002b72:	e175      	b.n	8002e60 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b74:	bf00      	nop
    return;
 8002b76:	e173      	b.n	8002e60 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	f040 814f 	bne.w	8002e20 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b86:	f003 0310 	and.w	r3, r3, #16
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	f000 8148 	beq.w	8002e20 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b94:	f003 0310 	and.w	r3, r3, #16
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 8141 	beq.w	8002e20 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 80b6 	beq.w	8002d30 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002bd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 8145 	beq.w	8002e64 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002bde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002be2:	429a      	cmp	r2, r3
 8002be4:	f080 813e 	bcs.w	8002e64 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002bee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	2b20      	cmp	r3, #32
 8002bf8:	f000 8088 	beq.w	8002d0c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	330c      	adds	r3, #12
 8002c02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c06:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c0a:	e853 3f00 	ldrex	r3, [r3]
 8002c0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002c12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c1a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	330c      	adds	r3, #12
 8002c24:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002c28:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002c2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c30:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002c34:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002c38:	e841 2300 	strex	r3, r2, [r1]
 8002c3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002c40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1d9      	bne.n	8002bfc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3314      	adds	r3, #20
 8002c4e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c52:	e853 3f00 	ldrex	r3, [r3]
 8002c56:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002c58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	3314      	adds	r3, #20
 8002c68:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c6c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002c70:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c72:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002c74:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002c78:	e841 2300 	strex	r3, r2, [r1]
 8002c7c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002c7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1e1      	bne.n	8002c48 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	3314      	adds	r3, #20
 8002c8a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c8e:	e853 3f00 	ldrex	r3, [r3]
 8002c92:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002c94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	3314      	adds	r3, #20
 8002ca4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002ca8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002caa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002cae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002cb0:	e841 2300 	strex	r3, r2, [r1]
 8002cb4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002cb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1e3      	bne.n	8002c84 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	330c      	adds	r3, #12
 8002cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cd4:	e853 3f00 	ldrex	r3, [r3]
 8002cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cdc:	f023 0310 	bic.w	r3, r3, #16
 8002ce0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	330c      	adds	r3, #12
 8002cea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002cee:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002cf0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002cf4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002cf6:	e841 2300 	strex	r3, r2, [r1]
 8002cfa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002cfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1e3      	bne.n	8002cca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe fa9b 	bl	8001242 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	4619      	mov	r1, r3
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f8b6 	bl	8002e94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d28:	e09c      	b.n	8002e64 <HAL_UART_IRQHandler+0x518>
 8002d2a:	bf00      	nop
 8002d2c:	08003093 	.word	0x08003093
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f000 808e 	beq.w	8002e68 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002d4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 8089 	beq.w	8002e68 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	330c      	adds	r3, #12
 8002d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d60:	e853 3f00 	ldrex	r3, [r3]
 8002d64:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d6c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	330c      	adds	r3, #12
 8002d76:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002d7a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002d7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d7e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d82:	e841 2300 	strex	r3, r2, [r1]
 8002d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1e3      	bne.n	8002d56 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	3314      	adds	r3, #20
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d98:	e853 3f00 	ldrex	r3, [r3]
 8002d9c:	623b      	str	r3, [r7, #32]
   return(result);
 8002d9e:	6a3b      	ldr	r3, [r7, #32]
 8002da0:	f023 0301 	bic.w	r3, r3, #1
 8002da4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3314      	adds	r3, #20
 8002dae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002db2:	633a      	str	r2, [r7, #48]	@ 0x30
 8002db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002db8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dba:	e841 2300 	strex	r3, r2, [r1]
 8002dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1e3      	bne.n	8002d8e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	330c      	adds	r3, #12
 8002dda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	e853 3f00 	ldrex	r3, [r3]
 8002de2:	60fb      	str	r3, [r7, #12]
   return(result);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f023 0310 	bic.w	r3, r3, #16
 8002dea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	330c      	adds	r3, #12
 8002df4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002df8:	61fa      	str	r2, [r7, #28]
 8002dfa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dfc:	69b9      	ldr	r1, [r7, #24]
 8002dfe:	69fa      	ldr	r2, [r7, #28]
 8002e00:	e841 2300 	strex	r3, r2, [r1]
 8002e04:	617b      	str	r3, [r7, #20]
   return(result);
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1e3      	bne.n	8002dd4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2202      	movs	r2, #2
 8002e10:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002e12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002e16:	4619      	mov	r1, r3
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 f83b 	bl	8002e94 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e1e:	e023      	b.n	8002e68 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d009      	beq.n	8002e40 <HAL_UART_IRQHandler+0x4f4>
 8002e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d003      	beq.n	8002e40 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 f93e 	bl	80030ba <UART_Transmit_IT>
    return;
 8002e3e:	e014      	b.n	8002e6a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00e      	beq.n	8002e6a <HAL_UART_IRQHandler+0x51e>
 8002e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d008      	beq.n	8002e6a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f000 f97d 	bl	8003158 <UART_EndTransmit_IT>
    return;
 8002e5e:	e004      	b.n	8002e6a <HAL_UART_IRQHandler+0x51e>
    return;
 8002e60:	bf00      	nop
 8002e62:	e002      	b.n	8002e6a <HAL_UART_IRQHandler+0x51e>
      return;
 8002e64:	bf00      	nop
 8002e66:	e000      	b.n	8002e6a <HAL_UART_IRQHandler+0x51e>
      return;
 8002e68:	bf00      	nop
  }
}
 8002e6a:	37e8      	adds	r7, #232	@ 0xe8
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc80      	pop	{r7}
 8002e80:	4770      	bx	lr

08002e82 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b083      	sub	sp, #12
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr

08002eaa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	60f8      	str	r0, [r7, #12]
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	603b      	str	r3, [r7, #0]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eba:	e03b      	b.n	8002f34 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ebc:	6a3b      	ldr	r3, [r7, #32]
 8002ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec2:	d037      	beq.n	8002f34 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ec4:	f7fe f882 	bl	8000fcc <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	6a3a      	ldr	r2, [r7, #32]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d302      	bcc.n	8002eda <UART_WaitOnFlagUntilTimeout+0x30>
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e03a      	b.n	8002f54 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d023      	beq.n	8002f34 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	2b80      	cmp	r3, #128	@ 0x80
 8002ef0:	d020      	beq.n	8002f34 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	2b40      	cmp	r3, #64	@ 0x40
 8002ef6:	d01d      	beq.n	8002f34 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0308 	and.w	r3, r3, #8
 8002f02:	2b08      	cmp	r3, #8
 8002f04:	d116      	bne.n	8002f34 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	617b      	str	r3, [r7, #20]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 f856 	bl	8002fce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2208      	movs	r2, #8
 8002f26:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e00f      	b.n	8002f54 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d0b4      	beq.n	8002ebc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3718      	adds	r7, #24
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}

08002f5c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	4613      	mov	r3, r2
 8002f68:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	88fa      	ldrh	r2, [r7, #6]
 8002f74:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	88fa      	ldrh	r2, [r7, #6]
 8002f7a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2222      	movs	r2, #34	@ 0x22
 8002f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d007      	beq.n	8002fa2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	68da      	ldr	r2, [r3, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fa0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695a      	ldr	r2, [r3, #20]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 0201 	orr.w	r2, r2, #1
 8002fb0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68da      	ldr	r2, [r3, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f042 0220 	orr.w	r2, r2, #32
 8002fc0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr

08002fce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b095      	sub	sp, #84	@ 0x54
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	330c      	adds	r3, #12
 8002fdc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fe0:	e853 3f00 	ldrex	r3, [r3]
 8002fe4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	330c      	adds	r3, #12
 8002ff4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ff6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ffa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ffc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ffe:	e841 2300 	strex	r3, r2, [r1]
 8003002:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1e5      	bne.n	8002fd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	3314      	adds	r3, #20
 8003010:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	e853 3f00 	ldrex	r3, [r3]
 8003018:	61fb      	str	r3, [r7, #28]
   return(result);
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	f023 0301 	bic.w	r3, r3, #1
 8003020:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	3314      	adds	r3, #20
 8003028:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800302a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800302c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800302e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003032:	e841 2300 	strex	r3, r2, [r1]
 8003036:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1e5      	bne.n	800300a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	2b01      	cmp	r3, #1
 8003044:	d119      	bne.n	800307a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	330c      	adds	r3, #12
 800304c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	e853 3f00 	ldrex	r3, [r3]
 8003054:	60bb      	str	r3, [r7, #8]
   return(result);
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	f023 0310 	bic.w	r3, r3, #16
 800305c:	647b      	str	r3, [r7, #68]	@ 0x44
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	330c      	adds	r3, #12
 8003064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003066:	61ba      	str	r2, [r7, #24]
 8003068:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306a:	6979      	ldr	r1, [r7, #20]
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	e841 2300 	strex	r3, r2, [r1]
 8003072:	613b      	str	r3, [r7, #16]
   return(result);
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1e5      	bne.n	8003046 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2220      	movs	r2, #32
 800307e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003088:	bf00      	nop
 800308a:	3754      	adds	r7, #84	@ 0x54
 800308c:	46bd      	mov	sp, r7
 800308e:	bc80      	pop	{r7}
 8003090:	4770      	bx	lr

08003092 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003092:	b580      	push	{r7, lr}
 8003094:	b084      	sub	sp, #16
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f7ff fee8 	bl	8002e82 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b085      	sub	sp, #20
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b21      	cmp	r3, #33	@ 0x21
 80030cc:	d13e      	bne.n	800314c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030d6:	d114      	bne.n	8003102 <UART_Transmit_IT+0x48>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d110      	bne.n	8003102 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	461a      	mov	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a1b      	ldr	r3, [r3, #32]
 80030fa:	1c9a      	adds	r2, r3, #2
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	621a      	str	r2, [r3, #32]
 8003100:	e008      	b.n	8003114 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a1b      	ldr	r3, [r3, #32]
 8003106:	1c59      	adds	r1, r3, #1
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6211      	str	r1, [r2, #32]
 800310c:	781a      	ldrb	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003118:	b29b      	uxth	r3, r3
 800311a:	3b01      	subs	r3, #1
 800311c:	b29b      	uxth	r3, r3
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	4619      	mov	r1, r3
 8003122:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10f      	bne.n	8003148 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003136:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003146:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003148:	2300      	movs	r3, #0
 800314a:	e000      	b.n	800314e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800314c:	2302      	movs	r3, #2
  }
}
 800314e:	4618      	mov	r0, r3
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68da      	ldr	r2, [r3, #12]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800316e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7ff fe79 	bl	8002e70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b08c      	sub	sp, #48	@ 0x30
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b22      	cmp	r3, #34	@ 0x22
 800319a:	f040 80ae 	bne.w	80032fa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031a6:	d117      	bne.n	80031d8 <UART_Receive_IT+0x50>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d113      	bne.n	80031d8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80031b0:	2300      	movs	r3, #0
 80031b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d0:	1c9a      	adds	r2, r3, #2
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80031d6:	e026      	b.n	8003226 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ea:	d007      	beq.n	80031fc <UART_Receive_IT+0x74>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d10a      	bne.n	800320a <UART_Receive_IT+0x82>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d106      	bne.n	800320a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	b2da      	uxtb	r2, r3
 8003204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003206:	701a      	strb	r2, [r3, #0]
 8003208:	e008      	b.n	800321c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003216:	b2da      	uxtb	r2, r3
 8003218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800321a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003220:	1c5a      	adds	r2, r3, #1
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800322a:	b29b      	uxth	r3, r3
 800322c:	3b01      	subs	r3, #1
 800322e:	b29b      	uxth	r3, r3
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	4619      	mov	r1, r3
 8003234:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003236:	2b00      	cmp	r3, #0
 8003238:	d15d      	bne.n	80032f6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0220 	bic.w	r2, r2, #32
 8003248:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003258:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	695a      	ldr	r2, [r3, #20]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0201 	bic.w	r2, r2, #1
 8003268:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2220      	movs	r2, #32
 800326e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800327c:	2b01      	cmp	r3, #1
 800327e:	d135      	bne.n	80032ec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	330c      	adds	r3, #12
 800328c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	e853 3f00 	ldrex	r3, [r3]
 8003294:	613b      	str	r3, [r7, #16]
   return(result);
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	f023 0310 	bic.w	r3, r3, #16
 800329c:	627b      	str	r3, [r7, #36]	@ 0x24
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	330c      	adds	r3, #12
 80032a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032a6:	623a      	str	r2, [r7, #32]
 80032a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032aa:	69f9      	ldr	r1, [r7, #28]
 80032ac:	6a3a      	ldr	r2, [r7, #32]
 80032ae:	e841 2300 	strex	r3, r2, [r1]
 80032b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1e5      	bne.n	8003286 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0310 	and.w	r3, r3, #16
 80032c4:	2b10      	cmp	r3, #16
 80032c6:	d10a      	bne.n	80032de <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032c8:	2300      	movs	r3, #0
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	60fb      	str	r3, [r7, #12]
 80032dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032e2:	4619      	mov	r1, r3
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f7ff fdd5 	bl	8002e94 <HAL_UARTEx_RxEventCallback>
 80032ea:	e002      	b.n	80032f2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7fd f9ed 	bl	80006cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80032f2:	2300      	movs	r3, #0
 80032f4:	e002      	b.n	80032fc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80032f6:	2300      	movs	r3, #0
 80032f8:	e000      	b.n	80032fc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80032fa:	2302      	movs	r3, #2
  }
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3730      	adds	r7, #48	@ 0x30
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68da      	ldr	r2, [r3, #12]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689a      	ldr	r2, [r3, #8]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	4313      	orrs	r3, r2
 8003332:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800333e:	f023 030c 	bic.w	r3, r3, #12
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	68b9      	ldr	r1, [r7, #8]
 8003348:	430b      	orrs	r3, r1
 800334a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	699a      	ldr	r2, [r3, #24]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	430a      	orrs	r2, r1
 8003360:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a2c      	ldr	r2, [pc, #176]	@ (8003418 <UART_SetConfig+0x114>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d103      	bne.n	8003374 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800336c:	f7fe fdca 	bl	8001f04 <HAL_RCC_GetPCLK2Freq>
 8003370:	60f8      	str	r0, [r7, #12]
 8003372:	e002      	b.n	800337a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003374:	f7fe fdb2 	bl	8001edc <HAL_RCC_GetPCLK1Freq>
 8003378:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	4613      	mov	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	009a      	lsls	r2, r3, #2
 8003384:	441a      	add	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003390:	4a22      	ldr	r2, [pc, #136]	@ (800341c <UART_SetConfig+0x118>)
 8003392:	fba2 2303 	umull	r2, r3, r2, r3
 8003396:	095b      	lsrs	r3, r3, #5
 8003398:	0119      	lsls	r1, r3, #4
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	009a      	lsls	r2, r3, #2
 80033a4:	441a      	add	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80033b0:	4b1a      	ldr	r3, [pc, #104]	@ (800341c <UART_SetConfig+0x118>)
 80033b2:	fba3 0302 	umull	r0, r3, r3, r2
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	2064      	movs	r0, #100	@ 0x64
 80033ba:	fb00 f303 	mul.w	r3, r0, r3
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	3332      	adds	r3, #50	@ 0x32
 80033c4:	4a15      	ldr	r2, [pc, #84]	@ (800341c <UART_SetConfig+0x118>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	095b      	lsrs	r3, r3, #5
 80033cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033d0:	4419      	add	r1, r3
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	4613      	mov	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	009a      	lsls	r2, r3, #2
 80033dc:	441a      	add	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80033e8:	4b0c      	ldr	r3, [pc, #48]	@ (800341c <UART_SetConfig+0x118>)
 80033ea:	fba3 0302 	umull	r0, r3, r3, r2
 80033ee:	095b      	lsrs	r3, r3, #5
 80033f0:	2064      	movs	r0, #100	@ 0x64
 80033f2:	fb00 f303 	mul.w	r3, r0, r3
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	3332      	adds	r3, #50	@ 0x32
 80033fc:	4a07      	ldr	r2, [pc, #28]	@ (800341c <UART_SetConfig+0x118>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	095b      	lsrs	r3, r3, #5
 8003404:	f003 020f 	and.w	r2, r3, #15
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	440a      	add	r2, r1
 800340e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003410:	bf00      	nop
 8003412:	3710      	adds	r7, #16
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40013800 	.word	0x40013800
 800341c:	51eb851f 	.word	0x51eb851f

08003420 <std>:
 8003420:	2300      	movs	r3, #0
 8003422:	b510      	push	{r4, lr}
 8003424:	4604      	mov	r4, r0
 8003426:	e9c0 3300 	strd	r3, r3, [r0]
 800342a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800342e:	6083      	str	r3, [r0, #8]
 8003430:	8181      	strh	r1, [r0, #12]
 8003432:	6643      	str	r3, [r0, #100]	@ 0x64
 8003434:	81c2      	strh	r2, [r0, #14]
 8003436:	6183      	str	r3, [r0, #24]
 8003438:	4619      	mov	r1, r3
 800343a:	2208      	movs	r2, #8
 800343c:	305c      	adds	r0, #92	@ 0x5c
 800343e:	f000 fa09 	bl	8003854 <memset>
 8003442:	4b0d      	ldr	r3, [pc, #52]	@ (8003478 <std+0x58>)
 8003444:	6224      	str	r4, [r4, #32]
 8003446:	6263      	str	r3, [r4, #36]	@ 0x24
 8003448:	4b0c      	ldr	r3, [pc, #48]	@ (800347c <std+0x5c>)
 800344a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800344c:	4b0c      	ldr	r3, [pc, #48]	@ (8003480 <std+0x60>)
 800344e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003450:	4b0c      	ldr	r3, [pc, #48]	@ (8003484 <std+0x64>)
 8003452:	6323      	str	r3, [r4, #48]	@ 0x30
 8003454:	4b0c      	ldr	r3, [pc, #48]	@ (8003488 <std+0x68>)
 8003456:	429c      	cmp	r4, r3
 8003458:	d006      	beq.n	8003468 <std+0x48>
 800345a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800345e:	4294      	cmp	r4, r2
 8003460:	d002      	beq.n	8003468 <std+0x48>
 8003462:	33d0      	adds	r3, #208	@ 0xd0
 8003464:	429c      	cmp	r4, r3
 8003466:	d105      	bne.n	8003474 <std+0x54>
 8003468:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800346c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003470:	f000 ba68 	b.w	8003944 <__retarget_lock_init_recursive>
 8003474:	bd10      	pop	{r4, pc}
 8003476:	bf00      	nop
 8003478:	08003685 	.word	0x08003685
 800347c:	080036a7 	.word	0x080036a7
 8003480:	080036df 	.word	0x080036df
 8003484:	08003703 	.word	0x08003703
 8003488:	2000038c 	.word	0x2000038c

0800348c <stdio_exit_handler>:
 800348c:	4a02      	ldr	r2, [pc, #8]	@ (8003498 <stdio_exit_handler+0xc>)
 800348e:	4903      	ldr	r1, [pc, #12]	@ (800349c <stdio_exit_handler+0x10>)
 8003490:	4803      	ldr	r0, [pc, #12]	@ (80034a0 <stdio_exit_handler+0x14>)
 8003492:	f000 b869 	b.w	8003568 <_fwalk_sglue>
 8003496:	bf00      	nop
 8003498:	20000040 	.word	0x20000040
 800349c:	080041dd 	.word	0x080041dd
 80034a0:	20000050 	.word	0x20000050

080034a4 <cleanup_stdio>:
 80034a4:	6841      	ldr	r1, [r0, #4]
 80034a6:	4b0c      	ldr	r3, [pc, #48]	@ (80034d8 <cleanup_stdio+0x34>)
 80034a8:	b510      	push	{r4, lr}
 80034aa:	4299      	cmp	r1, r3
 80034ac:	4604      	mov	r4, r0
 80034ae:	d001      	beq.n	80034b4 <cleanup_stdio+0x10>
 80034b0:	f000 fe94 	bl	80041dc <_fflush_r>
 80034b4:	68a1      	ldr	r1, [r4, #8]
 80034b6:	4b09      	ldr	r3, [pc, #36]	@ (80034dc <cleanup_stdio+0x38>)
 80034b8:	4299      	cmp	r1, r3
 80034ba:	d002      	beq.n	80034c2 <cleanup_stdio+0x1e>
 80034bc:	4620      	mov	r0, r4
 80034be:	f000 fe8d 	bl	80041dc <_fflush_r>
 80034c2:	68e1      	ldr	r1, [r4, #12]
 80034c4:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <cleanup_stdio+0x3c>)
 80034c6:	4299      	cmp	r1, r3
 80034c8:	d004      	beq.n	80034d4 <cleanup_stdio+0x30>
 80034ca:	4620      	mov	r0, r4
 80034cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034d0:	f000 be84 	b.w	80041dc <_fflush_r>
 80034d4:	bd10      	pop	{r4, pc}
 80034d6:	bf00      	nop
 80034d8:	2000038c 	.word	0x2000038c
 80034dc:	200003f4 	.word	0x200003f4
 80034e0:	2000045c 	.word	0x2000045c

080034e4 <global_stdio_init.part.0>:
 80034e4:	b510      	push	{r4, lr}
 80034e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003514 <global_stdio_init.part.0+0x30>)
 80034e8:	4c0b      	ldr	r4, [pc, #44]	@ (8003518 <global_stdio_init.part.0+0x34>)
 80034ea:	4a0c      	ldr	r2, [pc, #48]	@ (800351c <global_stdio_init.part.0+0x38>)
 80034ec:	4620      	mov	r0, r4
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	2104      	movs	r1, #4
 80034f2:	2200      	movs	r2, #0
 80034f4:	f7ff ff94 	bl	8003420 <std>
 80034f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80034fc:	2201      	movs	r2, #1
 80034fe:	2109      	movs	r1, #9
 8003500:	f7ff ff8e 	bl	8003420 <std>
 8003504:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003508:	2202      	movs	r2, #2
 800350a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800350e:	2112      	movs	r1, #18
 8003510:	f7ff bf86 	b.w	8003420 <std>
 8003514:	200004c4 	.word	0x200004c4
 8003518:	2000038c 	.word	0x2000038c
 800351c:	0800348d 	.word	0x0800348d

08003520 <__sfp_lock_acquire>:
 8003520:	4801      	ldr	r0, [pc, #4]	@ (8003528 <__sfp_lock_acquire+0x8>)
 8003522:	f000 ba10 	b.w	8003946 <__retarget_lock_acquire_recursive>
 8003526:	bf00      	nop
 8003528:	200004cd 	.word	0x200004cd

0800352c <__sfp_lock_release>:
 800352c:	4801      	ldr	r0, [pc, #4]	@ (8003534 <__sfp_lock_release+0x8>)
 800352e:	f000 ba0b 	b.w	8003948 <__retarget_lock_release_recursive>
 8003532:	bf00      	nop
 8003534:	200004cd 	.word	0x200004cd

08003538 <__sinit>:
 8003538:	b510      	push	{r4, lr}
 800353a:	4604      	mov	r4, r0
 800353c:	f7ff fff0 	bl	8003520 <__sfp_lock_acquire>
 8003540:	6a23      	ldr	r3, [r4, #32]
 8003542:	b11b      	cbz	r3, 800354c <__sinit+0x14>
 8003544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003548:	f7ff bff0 	b.w	800352c <__sfp_lock_release>
 800354c:	4b04      	ldr	r3, [pc, #16]	@ (8003560 <__sinit+0x28>)
 800354e:	6223      	str	r3, [r4, #32]
 8003550:	4b04      	ldr	r3, [pc, #16]	@ (8003564 <__sinit+0x2c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d1f5      	bne.n	8003544 <__sinit+0xc>
 8003558:	f7ff ffc4 	bl	80034e4 <global_stdio_init.part.0>
 800355c:	e7f2      	b.n	8003544 <__sinit+0xc>
 800355e:	bf00      	nop
 8003560:	080034a5 	.word	0x080034a5
 8003564:	200004c4 	.word	0x200004c4

08003568 <_fwalk_sglue>:
 8003568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800356c:	4607      	mov	r7, r0
 800356e:	4688      	mov	r8, r1
 8003570:	4614      	mov	r4, r2
 8003572:	2600      	movs	r6, #0
 8003574:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003578:	f1b9 0901 	subs.w	r9, r9, #1
 800357c:	d505      	bpl.n	800358a <_fwalk_sglue+0x22>
 800357e:	6824      	ldr	r4, [r4, #0]
 8003580:	2c00      	cmp	r4, #0
 8003582:	d1f7      	bne.n	8003574 <_fwalk_sglue+0xc>
 8003584:	4630      	mov	r0, r6
 8003586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800358a:	89ab      	ldrh	r3, [r5, #12]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d907      	bls.n	80035a0 <_fwalk_sglue+0x38>
 8003590:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003594:	3301      	adds	r3, #1
 8003596:	d003      	beq.n	80035a0 <_fwalk_sglue+0x38>
 8003598:	4629      	mov	r1, r5
 800359a:	4638      	mov	r0, r7
 800359c:	47c0      	blx	r8
 800359e:	4306      	orrs	r6, r0
 80035a0:	3568      	adds	r5, #104	@ 0x68
 80035a2:	e7e9      	b.n	8003578 <_fwalk_sglue+0x10>

080035a4 <iprintf>:
 80035a4:	b40f      	push	{r0, r1, r2, r3}
 80035a6:	b507      	push	{r0, r1, r2, lr}
 80035a8:	4906      	ldr	r1, [pc, #24]	@ (80035c4 <iprintf+0x20>)
 80035aa:	ab04      	add	r3, sp, #16
 80035ac:	6808      	ldr	r0, [r1, #0]
 80035ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80035b2:	6881      	ldr	r1, [r0, #8]
 80035b4:	9301      	str	r3, [sp, #4]
 80035b6:	f000 fae7 	bl	8003b88 <_vfiprintf_r>
 80035ba:	b003      	add	sp, #12
 80035bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80035c0:	b004      	add	sp, #16
 80035c2:	4770      	bx	lr
 80035c4:	2000004c 	.word	0x2000004c

080035c8 <_puts_r>:
 80035c8:	6a03      	ldr	r3, [r0, #32]
 80035ca:	b570      	push	{r4, r5, r6, lr}
 80035cc:	4605      	mov	r5, r0
 80035ce:	460e      	mov	r6, r1
 80035d0:	6884      	ldr	r4, [r0, #8]
 80035d2:	b90b      	cbnz	r3, 80035d8 <_puts_r+0x10>
 80035d4:	f7ff ffb0 	bl	8003538 <__sinit>
 80035d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035da:	07db      	lsls	r3, r3, #31
 80035dc:	d405      	bmi.n	80035ea <_puts_r+0x22>
 80035de:	89a3      	ldrh	r3, [r4, #12]
 80035e0:	0598      	lsls	r0, r3, #22
 80035e2:	d402      	bmi.n	80035ea <_puts_r+0x22>
 80035e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035e6:	f000 f9ae 	bl	8003946 <__retarget_lock_acquire_recursive>
 80035ea:	89a3      	ldrh	r3, [r4, #12]
 80035ec:	0719      	lsls	r1, r3, #28
 80035ee:	d502      	bpl.n	80035f6 <_puts_r+0x2e>
 80035f0:	6923      	ldr	r3, [r4, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d135      	bne.n	8003662 <_puts_r+0x9a>
 80035f6:	4621      	mov	r1, r4
 80035f8:	4628      	mov	r0, r5
 80035fa:	f000 f8c5 	bl	8003788 <__swsetup_r>
 80035fe:	b380      	cbz	r0, 8003662 <_puts_r+0x9a>
 8003600:	f04f 35ff 	mov.w	r5, #4294967295
 8003604:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003606:	07da      	lsls	r2, r3, #31
 8003608:	d405      	bmi.n	8003616 <_puts_r+0x4e>
 800360a:	89a3      	ldrh	r3, [r4, #12]
 800360c:	059b      	lsls	r3, r3, #22
 800360e:	d402      	bmi.n	8003616 <_puts_r+0x4e>
 8003610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003612:	f000 f999 	bl	8003948 <__retarget_lock_release_recursive>
 8003616:	4628      	mov	r0, r5
 8003618:	bd70      	pop	{r4, r5, r6, pc}
 800361a:	2b00      	cmp	r3, #0
 800361c:	da04      	bge.n	8003628 <_puts_r+0x60>
 800361e:	69a2      	ldr	r2, [r4, #24]
 8003620:	429a      	cmp	r2, r3
 8003622:	dc17      	bgt.n	8003654 <_puts_r+0x8c>
 8003624:	290a      	cmp	r1, #10
 8003626:	d015      	beq.n	8003654 <_puts_r+0x8c>
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	6022      	str	r2, [r4, #0]
 800362e:	7019      	strb	r1, [r3, #0]
 8003630:	68a3      	ldr	r3, [r4, #8]
 8003632:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003636:	3b01      	subs	r3, #1
 8003638:	60a3      	str	r3, [r4, #8]
 800363a:	2900      	cmp	r1, #0
 800363c:	d1ed      	bne.n	800361a <_puts_r+0x52>
 800363e:	2b00      	cmp	r3, #0
 8003640:	da11      	bge.n	8003666 <_puts_r+0x9e>
 8003642:	4622      	mov	r2, r4
 8003644:	210a      	movs	r1, #10
 8003646:	4628      	mov	r0, r5
 8003648:	f000 f85f 	bl	800370a <__swbuf_r>
 800364c:	3001      	adds	r0, #1
 800364e:	d0d7      	beq.n	8003600 <_puts_r+0x38>
 8003650:	250a      	movs	r5, #10
 8003652:	e7d7      	b.n	8003604 <_puts_r+0x3c>
 8003654:	4622      	mov	r2, r4
 8003656:	4628      	mov	r0, r5
 8003658:	f000 f857 	bl	800370a <__swbuf_r>
 800365c:	3001      	adds	r0, #1
 800365e:	d1e7      	bne.n	8003630 <_puts_r+0x68>
 8003660:	e7ce      	b.n	8003600 <_puts_r+0x38>
 8003662:	3e01      	subs	r6, #1
 8003664:	e7e4      	b.n	8003630 <_puts_r+0x68>
 8003666:	6823      	ldr	r3, [r4, #0]
 8003668:	1c5a      	adds	r2, r3, #1
 800366a:	6022      	str	r2, [r4, #0]
 800366c:	220a      	movs	r2, #10
 800366e:	701a      	strb	r2, [r3, #0]
 8003670:	e7ee      	b.n	8003650 <_puts_r+0x88>
	...

08003674 <puts>:
 8003674:	4b02      	ldr	r3, [pc, #8]	@ (8003680 <puts+0xc>)
 8003676:	4601      	mov	r1, r0
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	f7ff bfa5 	b.w	80035c8 <_puts_r>
 800367e:	bf00      	nop
 8003680:	2000004c 	.word	0x2000004c

08003684 <__sread>:
 8003684:	b510      	push	{r4, lr}
 8003686:	460c      	mov	r4, r1
 8003688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800368c:	f000 f90c 	bl	80038a8 <_read_r>
 8003690:	2800      	cmp	r0, #0
 8003692:	bfab      	itete	ge
 8003694:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003696:	89a3      	ldrhlt	r3, [r4, #12]
 8003698:	181b      	addge	r3, r3, r0
 800369a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800369e:	bfac      	ite	ge
 80036a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80036a2:	81a3      	strhlt	r3, [r4, #12]
 80036a4:	bd10      	pop	{r4, pc}

080036a6 <__swrite>:
 80036a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036aa:	461f      	mov	r7, r3
 80036ac:	898b      	ldrh	r3, [r1, #12]
 80036ae:	4605      	mov	r5, r0
 80036b0:	05db      	lsls	r3, r3, #23
 80036b2:	460c      	mov	r4, r1
 80036b4:	4616      	mov	r6, r2
 80036b6:	d505      	bpl.n	80036c4 <__swrite+0x1e>
 80036b8:	2302      	movs	r3, #2
 80036ba:	2200      	movs	r2, #0
 80036bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036c0:	f000 f8e0 	bl	8003884 <_lseek_r>
 80036c4:	89a3      	ldrh	r3, [r4, #12]
 80036c6:	4632      	mov	r2, r6
 80036c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036cc:	81a3      	strh	r3, [r4, #12]
 80036ce:	4628      	mov	r0, r5
 80036d0:	463b      	mov	r3, r7
 80036d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036da:	f000 b8f7 	b.w	80038cc <_write_r>

080036de <__sseek>:
 80036de:	b510      	push	{r4, lr}
 80036e0:	460c      	mov	r4, r1
 80036e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036e6:	f000 f8cd 	bl	8003884 <_lseek_r>
 80036ea:	1c43      	adds	r3, r0, #1
 80036ec:	89a3      	ldrh	r3, [r4, #12]
 80036ee:	bf15      	itete	ne
 80036f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80036f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80036f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80036fa:	81a3      	strheq	r3, [r4, #12]
 80036fc:	bf18      	it	ne
 80036fe:	81a3      	strhne	r3, [r4, #12]
 8003700:	bd10      	pop	{r4, pc}

08003702 <__sclose>:
 8003702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003706:	f000 b8ad 	b.w	8003864 <_close_r>

0800370a <__swbuf_r>:
 800370a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370c:	460e      	mov	r6, r1
 800370e:	4614      	mov	r4, r2
 8003710:	4605      	mov	r5, r0
 8003712:	b118      	cbz	r0, 800371c <__swbuf_r+0x12>
 8003714:	6a03      	ldr	r3, [r0, #32]
 8003716:	b90b      	cbnz	r3, 800371c <__swbuf_r+0x12>
 8003718:	f7ff ff0e 	bl	8003538 <__sinit>
 800371c:	69a3      	ldr	r3, [r4, #24]
 800371e:	60a3      	str	r3, [r4, #8]
 8003720:	89a3      	ldrh	r3, [r4, #12]
 8003722:	071a      	lsls	r2, r3, #28
 8003724:	d501      	bpl.n	800372a <__swbuf_r+0x20>
 8003726:	6923      	ldr	r3, [r4, #16]
 8003728:	b943      	cbnz	r3, 800373c <__swbuf_r+0x32>
 800372a:	4621      	mov	r1, r4
 800372c:	4628      	mov	r0, r5
 800372e:	f000 f82b 	bl	8003788 <__swsetup_r>
 8003732:	b118      	cbz	r0, 800373c <__swbuf_r+0x32>
 8003734:	f04f 37ff 	mov.w	r7, #4294967295
 8003738:	4638      	mov	r0, r7
 800373a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800373c:	6823      	ldr	r3, [r4, #0]
 800373e:	6922      	ldr	r2, [r4, #16]
 8003740:	b2f6      	uxtb	r6, r6
 8003742:	1a98      	subs	r0, r3, r2
 8003744:	6963      	ldr	r3, [r4, #20]
 8003746:	4637      	mov	r7, r6
 8003748:	4283      	cmp	r3, r0
 800374a:	dc05      	bgt.n	8003758 <__swbuf_r+0x4e>
 800374c:	4621      	mov	r1, r4
 800374e:	4628      	mov	r0, r5
 8003750:	f000 fd44 	bl	80041dc <_fflush_r>
 8003754:	2800      	cmp	r0, #0
 8003756:	d1ed      	bne.n	8003734 <__swbuf_r+0x2a>
 8003758:	68a3      	ldr	r3, [r4, #8]
 800375a:	3b01      	subs	r3, #1
 800375c:	60a3      	str	r3, [r4, #8]
 800375e:	6823      	ldr	r3, [r4, #0]
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	6022      	str	r2, [r4, #0]
 8003764:	701e      	strb	r6, [r3, #0]
 8003766:	6962      	ldr	r2, [r4, #20]
 8003768:	1c43      	adds	r3, r0, #1
 800376a:	429a      	cmp	r2, r3
 800376c:	d004      	beq.n	8003778 <__swbuf_r+0x6e>
 800376e:	89a3      	ldrh	r3, [r4, #12]
 8003770:	07db      	lsls	r3, r3, #31
 8003772:	d5e1      	bpl.n	8003738 <__swbuf_r+0x2e>
 8003774:	2e0a      	cmp	r6, #10
 8003776:	d1df      	bne.n	8003738 <__swbuf_r+0x2e>
 8003778:	4621      	mov	r1, r4
 800377a:	4628      	mov	r0, r5
 800377c:	f000 fd2e 	bl	80041dc <_fflush_r>
 8003780:	2800      	cmp	r0, #0
 8003782:	d0d9      	beq.n	8003738 <__swbuf_r+0x2e>
 8003784:	e7d6      	b.n	8003734 <__swbuf_r+0x2a>
	...

08003788 <__swsetup_r>:
 8003788:	b538      	push	{r3, r4, r5, lr}
 800378a:	4b29      	ldr	r3, [pc, #164]	@ (8003830 <__swsetup_r+0xa8>)
 800378c:	4605      	mov	r5, r0
 800378e:	6818      	ldr	r0, [r3, #0]
 8003790:	460c      	mov	r4, r1
 8003792:	b118      	cbz	r0, 800379c <__swsetup_r+0x14>
 8003794:	6a03      	ldr	r3, [r0, #32]
 8003796:	b90b      	cbnz	r3, 800379c <__swsetup_r+0x14>
 8003798:	f7ff fece 	bl	8003538 <__sinit>
 800379c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037a0:	0719      	lsls	r1, r3, #28
 80037a2:	d422      	bmi.n	80037ea <__swsetup_r+0x62>
 80037a4:	06da      	lsls	r2, r3, #27
 80037a6:	d407      	bmi.n	80037b8 <__swsetup_r+0x30>
 80037a8:	2209      	movs	r2, #9
 80037aa:	602a      	str	r2, [r5, #0]
 80037ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037b0:	f04f 30ff 	mov.w	r0, #4294967295
 80037b4:	81a3      	strh	r3, [r4, #12]
 80037b6:	e033      	b.n	8003820 <__swsetup_r+0x98>
 80037b8:	0758      	lsls	r0, r3, #29
 80037ba:	d512      	bpl.n	80037e2 <__swsetup_r+0x5a>
 80037bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037be:	b141      	cbz	r1, 80037d2 <__swsetup_r+0x4a>
 80037c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037c4:	4299      	cmp	r1, r3
 80037c6:	d002      	beq.n	80037ce <__swsetup_r+0x46>
 80037c8:	4628      	mov	r0, r5
 80037ca:	f000 f8bf 	bl	800394c <_free_r>
 80037ce:	2300      	movs	r3, #0
 80037d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80037d2:	89a3      	ldrh	r3, [r4, #12]
 80037d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80037d8:	81a3      	strh	r3, [r4, #12]
 80037da:	2300      	movs	r3, #0
 80037dc:	6063      	str	r3, [r4, #4]
 80037de:	6923      	ldr	r3, [r4, #16]
 80037e0:	6023      	str	r3, [r4, #0]
 80037e2:	89a3      	ldrh	r3, [r4, #12]
 80037e4:	f043 0308 	orr.w	r3, r3, #8
 80037e8:	81a3      	strh	r3, [r4, #12]
 80037ea:	6923      	ldr	r3, [r4, #16]
 80037ec:	b94b      	cbnz	r3, 8003802 <__swsetup_r+0x7a>
 80037ee:	89a3      	ldrh	r3, [r4, #12]
 80037f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80037f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037f8:	d003      	beq.n	8003802 <__swsetup_r+0x7a>
 80037fa:	4621      	mov	r1, r4
 80037fc:	4628      	mov	r0, r5
 80037fe:	f000 fd3a 	bl	8004276 <__smakebuf_r>
 8003802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003806:	f013 0201 	ands.w	r2, r3, #1
 800380a:	d00a      	beq.n	8003822 <__swsetup_r+0x9a>
 800380c:	2200      	movs	r2, #0
 800380e:	60a2      	str	r2, [r4, #8]
 8003810:	6962      	ldr	r2, [r4, #20]
 8003812:	4252      	negs	r2, r2
 8003814:	61a2      	str	r2, [r4, #24]
 8003816:	6922      	ldr	r2, [r4, #16]
 8003818:	b942      	cbnz	r2, 800382c <__swsetup_r+0xa4>
 800381a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800381e:	d1c5      	bne.n	80037ac <__swsetup_r+0x24>
 8003820:	bd38      	pop	{r3, r4, r5, pc}
 8003822:	0799      	lsls	r1, r3, #30
 8003824:	bf58      	it	pl
 8003826:	6962      	ldrpl	r2, [r4, #20]
 8003828:	60a2      	str	r2, [r4, #8]
 800382a:	e7f4      	b.n	8003816 <__swsetup_r+0x8e>
 800382c:	2000      	movs	r0, #0
 800382e:	e7f7      	b.n	8003820 <__swsetup_r+0x98>
 8003830:	2000004c 	.word	0x2000004c

08003834 <memcmp>:
 8003834:	b510      	push	{r4, lr}
 8003836:	3901      	subs	r1, #1
 8003838:	4402      	add	r2, r0
 800383a:	4290      	cmp	r0, r2
 800383c:	d101      	bne.n	8003842 <memcmp+0xe>
 800383e:	2000      	movs	r0, #0
 8003840:	e005      	b.n	800384e <memcmp+0x1a>
 8003842:	7803      	ldrb	r3, [r0, #0]
 8003844:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003848:	42a3      	cmp	r3, r4
 800384a:	d001      	beq.n	8003850 <memcmp+0x1c>
 800384c:	1b18      	subs	r0, r3, r4
 800384e:	bd10      	pop	{r4, pc}
 8003850:	3001      	adds	r0, #1
 8003852:	e7f2      	b.n	800383a <memcmp+0x6>

08003854 <memset>:
 8003854:	4603      	mov	r3, r0
 8003856:	4402      	add	r2, r0
 8003858:	4293      	cmp	r3, r2
 800385a:	d100      	bne.n	800385e <memset+0xa>
 800385c:	4770      	bx	lr
 800385e:	f803 1b01 	strb.w	r1, [r3], #1
 8003862:	e7f9      	b.n	8003858 <memset+0x4>

08003864 <_close_r>:
 8003864:	b538      	push	{r3, r4, r5, lr}
 8003866:	2300      	movs	r3, #0
 8003868:	4d05      	ldr	r5, [pc, #20]	@ (8003880 <_close_r+0x1c>)
 800386a:	4604      	mov	r4, r0
 800386c:	4608      	mov	r0, r1
 800386e:	602b      	str	r3, [r5, #0]
 8003870:	f7fd fac1 	bl	8000df6 <_close>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d102      	bne.n	800387e <_close_r+0x1a>
 8003878:	682b      	ldr	r3, [r5, #0]
 800387a:	b103      	cbz	r3, 800387e <_close_r+0x1a>
 800387c:	6023      	str	r3, [r4, #0]
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	200004c8 	.word	0x200004c8

08003884 <_lseek_r>:
 8003884:	b538      	push	{r3, r4, r5, lr}
 8003886:	4604      	mov	r4, r0
 8003888:	4608      	mov	r0, r1
 800388a:	4611      	mov	r1, r2
 800388c:	2200      	movs	r2, #0
 800388e:	4d05      	ldr	r5, [pc, #20]	@ (80038a4 <_lseek_r+0x20>)
 8003890:	602a      	str	r2, [r5, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	f7fd fad3 	bl	8000e3e <_lseek>
 8003898:	1c43      	adds	r3, r0, #1
 800389a:	d102      	bne.n	80038a2 <_lseek_r+0x1e>
 800389c:	682b      	ldr	r3, [r5, #0]
 800389e:	b103      	cbz	r3, 80038a2 <_lseek_r+0x1e>
 80038a0:	6023      	str	r3, [r4, #0]
 80038a2:	bd38      	pop	{r3, r4, r5, pc}
 80038a4:	200004c8 	.word	0x200004c8

080038a8 <_read_r>:
 80038a8:	b538      	push	{r3, r4, r5, lr}
 80038aa:	4604      	mov	r4, r0
 80038ac:	4608      	mov	r0, r1
 80038ae:	4611      	mov	r1, r2
 80038b0:	2200      	movs	r2, #0
 80038b2:	4d05      	ldr	r5, [pc, #20]	@ (80038c8 <_read_r+0x20>)
 80038b4:	602a      	str	r2, [r5, #0]
 80038b6:	461a      	mov	r2, r3
 80038b8:	f7fd fa64 	bl	8000d84 <_read>
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d102      	bne.n	80038c6 <_read_r+0x1e>
 80038c0:	682b      	ldr	r3, [r5, #0]
 80038c2:	b103      	cbz	r3, 80038c6 <_read_r+0x1e>
 80038c4:	6023      	str	r3, [r4, #0]
 80038c6:	bd38      	pop	{r3, r4, r5, pc}
 80038c8:	200004c8 	.word	0x200004c8

080038cc <_write_r>:
 80038cc:	b538      	push	{r3, r4, r5, lr}
 80038ce:	4604      	mov	r4, r0
 80038d0:	4608      	mov	r0, r1
 80038d2:	4611      	mov	r1, r2
 80038d4:	2200      	movs	r2, #0
 80038d6:	4d05      	ldr	r5, [pc, #20]	@ (80038ec <_write_r+0x20>)
 80038d8:	602a      	str	r2, [r5, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	f7fd fa6f 	bl	8000dbe <_write>
 80038e0:	1c43      	adds	r3, r0, #1
 80038e2:	d102      	bne.n	80038ea <_write_r+0x1e>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	b103      	cbz	r3, 80038ea <_write_r+0x1e>
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	200004c8 	.word	0x200004c8

080038f0 <__errno>:
 80038f0:	4b01      	ldr	r3, [pc, #4]	@ (80038f8 <__errno+0x8>)
 80038f2:	6818      	ldr	r0, [r3, #0]
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	2000004c 	.word	0x2000004c

080038fc <__libc_init_array>:
 80038fc:	b570      	push	{r4, r5, r6, lr}
 80038fe:	2600      	movs	r6, #0
 8003900:	4d0c      	ldr	r5, [pc, #48]	@ (8003934 <__libc_init_array+0x38>)
 8003902:	4c0d      	ldr	r4, [pc, #52]	@ (8003938 <__libc_init_array+0x3c>)
 8003904:	1b64      	subs	r4, r4, r5
 8003906:	10a4      	asrs	r4, r4, #2
 8003908:	42a6      	cmp	r6, r4
 800390a:	d109      	bne.n	8003920 <__libc_init_array+0x24>
 800390c:	f000 fd30 	bl	8004370 <_init>
 8003910:	2600      	movs	r6, #0
 8003912:	4d0a      	ldr	r5, [pc, #40]	@ (800393c <__libc_init_array+0x40>)
 8003914:	4c0a      	ldr	r4, [pc, #40]	@ (8003940 <__libc_init_array+0x44>)
 8003916:	1b64      	subs	r4, r4, r5
 8003918:	10a4      	asrs	r4, r4, #2
 800391a:	42a6      	cmp	r6, r4
 800391c:	d105      	bne.n	800392a <__libc_init_array+0x2e>
 800391e:	bd70      	pop	{r4, r5, r6, pc}
 8003920:	f855 3b04 	ldr.w	r3, [r5], #4
 8003924:	4798      	blx	r3
 8003926:	3601      	adds	r6, #1
 8003928:	e7ee      	b.n	8003908 <__libc_init_array+0xc>
 800392a:	f855 3b04 	ldr.w	r3, [r5], #4
 800392e:	4798      	blx	r3
 8003930:	3601      	adds	r6, #1
 8003932:	e7f2      	b.n	800391a <__libc_init_array+0x1e>
 8003934:	08004464 	.word	0x08004464
 8003938:	08004464 	.word	0x08004464
 800393c:	08004464 	.word	0x08004464
 8003940:	08004468 	.word	0x08004468

08003944 <__retarget_lock_init_recursive>:
 8003944:	4770      	bx	lr

08003946 <__retarget_lock_acquire_recursive>:
 8003946:	4770      	bx	lr

08003948 <__retarget_lock_release_recursive>:
 8003948:	4770      	bx	lr
	...

0800394c <_free_r>:
 800394c:	b538      	push	{r3, r4, r5, lr}
 800394e:	4605      	mov	r5, r0
 8003950:	2900      	cmp	r1, #0
 8003952:	d040      	beq.n	80039d6 <_free_r+0x8a>
 8003954:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003958:	1f0c      	subs	r4, r1, #4
 800395a:	2b00      	cmp	r3, #0
 800395c:	bfb8      	it	lt
 800395e:	18e4      	addlt	r4, r4, r3
 8003960:	f000 f8de 	bl	8003b20 <__malloc_lock>
 8003964:	4a1c      	ldr	r2, [pc, #112]	@ (80039d8 <_free_r+0x8c>)
 8003966:	6813      	ldr	r3, [r2, #0]
 8003968:	b933      	cbnz	r3, 8003978 <_free_r+0x2c>
 800396a:	6063      	str	r3, [r4, #4]
 800396c:	6014      	str	r4, [r2, #0]
 800396e:	4628      	mov	r0, r5
 8003970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003974:	f000 b8da 	b.w	8003b2c <__malloc_unlock>
 8003978:	42a3      	cmp	r3, r4
 800397a:	d908      	bls.n	800398e <_free_r+0x42>
 800397c:	6820      	ldr	r0, [r4, #0]
 800397e:	1821      	adds	r1, r4, r0
 8003980:	428b      	cmp	r3, r1
 8003982:	bf01      	itttt	eq
 8003984:	6819      	ldreq	r1, [r3, #0]
 8003986:	685b      	ldreq	r3, [r3, #4]
 8003988:	1809      	addeq	r1, r1, r0
 800398a:	6021      	streq	r1, [r4, #0]
 800398c:	e7ed      	b.n	800396a <_free_r+0x1e>
 800398e:	461a      	mov	r2, r3
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	b10b      	cbz	r3, 8003998 <_free_r+0x4c>
 8003994:	42a3      	cmp	r3, r4
 8003996:	d9fa      	bls.n	800398e <_free_r+0x42>
 8003998:	6811      	ldr	r1, [r2, #0]
 800399a:	1850      	adds	r0, r2, r1
 800399c:	42a0      	cmp	r0, r4
 800399e:	d10b      	bne.n	80039b8 <_free_r+0x6c>
 80039a0:	6820      	ldr	r0, [r4, #0]
 80039a2:	4401      	add	r1, r0
 80039a4:	1850      	adds	r0, r2, r1
 80039a6:	4283      	cmp	r3, r0
 80039a8:	6011      	str	r1, [r2, #0]
 80039aa:	d1e0      	bne.n	800396e <_free_r+0x22>
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	4408      	add	r0, r1
 80039b2:	6010      	str	r0, [r2, #0]
 80039b4:	6053      	str	r3, [r2, #4]
 80039b6:	e7da      	b.n	800396e <_free_r+0x22>
 80039b8:	d902      	bls.n	80039c0 <_free_r+0x74>
 80039ba:	230c      	movs	r3, #12
 80039bc:	602b      	str	r3, [r5, #0]
 80039be:	e7d6      	b.n	800396e <_free_r+0x22>
 80039c0:	6820      	ldr	r0, [r4, #0]
 80039c2:	1821      	adds	r1, r4, r0
 80039c4:	428b      	cmp	r3, r1
 80039c6:	bf01      	itttt	eq
 80039c8:	6819      	ldreq	r1, [r3, #0]
 80039ca:	685b      	ldreq	r3, [r3, #4]
 80039cc:	1809      	addeq	r1, r1, r0
 80039ce:	6021      	streq	r1, [r4, #0]
 80039d0:	6063      	str	r3, [r4, #4]
 80039d2:	6054      	str	r4, [r2, #4]
 80039d4:	e7cb      	b.n	800396e <_free_r+0x22>
 80039d6:	bd38      	pop	{r3, r4, r5, pc}
 80039d8:	200004d4 	.word	0x200004d4

080039dc <sbrk_aligned>:
 80039dc:	b570      	push	{r4, r5, r6, lr}
 80039de:	4e0f      	ldr	r6, [pc, #60]	@ (8003a1c <sbrk_aligned+0x40>)
 80039e0:	460c      	mov	r4, r1
 80039e2:	6831      	ldr	r1, [r6, #0]
 80039e4:	4605      	mov	r5, r0
 80039e6:	b911      	cbnz	r1, 80039ee <sbrk_aligned+0x12>
 80039e8:	f000 fca4 	bl	8004334 <_sbrk_r>
 80039ec:	6030      	str	r0, [r6, #0]
 80039ee:	4621      	mov	r1, r4
 80039f0:	4628      	mov	r0, r5
 80039f2:	f000 fc9f 	bl	8004334 <_sbrk_r>
 80039f6:	1c43      	adds	r3, r0, #1
 80039f8:	d103      	bne.n	8003a02 <sbrk_aligned+0x26>
 80039fa:	f04f 34ff 	mov.w	r4, #4294967295
 80039fe:	4620      	mov	r0, r4
 8003a00:	bd70      	pop	{r4, r5, r6, pc}
 8003a02:	1cc4      	adds	r4, r0, #3
 8003a04:	f024 0403 	bic.w	r4, r4, #3
 8003a08:	42a0      	cmp	r0, r4
 8003a0a:	d0f8      	beq.n	80039fe <sbrk_aligned+0x22>
 8003a0c:	1a21      	subs	r1, r4, r0
 8003a0e:	4628      	mov	r0, r5
 8003a10:	f000 fc90 	bl	8004334 <_sbrk_r>
 8003a14:	3001      	adds	r0, #1
 8003a16:	d1f2      	bne.n	80039fe <sbrk_aligned+0x22>
 8003a18:	e7ef      	b.n	80039fa <sbrk_aligned+0x1e>
 8003a1a:	bf00      	nop
 8003a1c:	200004d0 	.word	0x200004d0

08003a20 <_malloc_r>:
 8003a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a24:	1ccd      	adds	r5, r1, #3
 8003a26:	f025 0503 	bic.w	r5, r5, #3
 8003a2a:	3508      	adds	r5, #8
 8003a2c:	2d0c      	cmp	r5, #12
 8003a2e:	bf38      	it	cc
 8003a30:	250c      	movcc	r5, #12
 8003a32:	2d00      	cmp	r5, #0
 8003a34:	4606      	mov	r6, r0
 8003a36:	db01      	blt.n	8003a3c <_malloc_r+0x1c>
 8003a38:	42a9      	cmp	r1, r5
 8003a3a:	d904      	bls.n	8003a46 <_malloc_r+0x26>
 8003a3c:	230c      	movs	r3, #12
 8003a3e:	6033      	str	r3, [r6, #0]
 8003a40:	2000      	movs	r0, #0
 8003a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b1c <_malloc_r+0xfc>
 8003a4a:	f000 f869 	bl	8003b20 <__malloc_lock>
 8003a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8003a52:	461c      	mov	r4, r3
 8003a54:	bb44      	cbnz	r4, 8003aa8 <_malloc_r+0x88>
 8003a56:	4629      	mov	r1, r5
 8003a58:	4630      	mov	r0, r6
 8003a5a:	f7ff ffbf 	bl	80039dc <sbrk_aligned>
 8003a5e:	1c43      	adds	r3, r0, #1
 8003a60:	4604      	mov	r4, r0
 8003a62:	d158      	bne.n	8003b16 <_malloc_r+0xf6>
 8003a64:	f8d8 4000 	ldr.w	r4, [r8]
 8003a68:	4627      	mov	r7, r4
 8003a6a:	2f00      	cmp	r7, #0
 8003a6c:	d143      	bne.n	8003af6 <_malloc_r+0xd6>
 8003a6e:	2c00      	cmp	r4, #0
 8003a70:	d04b      	beq.n	8003b0a <_malloc_r+0xea>
 8003a72:	6823      	ldr	r3, [r4, #0]
 8003a74:	4639      	mov	r1, r7
 8003a76:	4630      	mov	r0, r6
 8003a78:	eb04 0903 	add.w	r9, r4, r3
 8003a7c:	f000 fc5a 	bl	8004334 <_sbrk_r>
 8003a80:	4581      	cmp	r9, r0
 8003a82:	d142      	bne.n	8003b0a <_malloc_r+0xea>
 8003a84:	6821      	ldr	r1, [r4, #0]
 8003a86:	4630      	mov	r0, r6
 8003a88:	1a6d      	subs	r5, r5, r1
 8003a8a:	4629      	mov	r1, r5
 8003a8c:	f7ff ffa6 	bl	80039dc <sbrk_aligned>
 8003a90:	3001      	adds	r0, #1
 8003a92:	d03a      	beq.n	8003b0a <_malloc_r+0xea>
 8003a94:	6823      	ldr	r3, [r4, #0]
 8003a96:	442b      	add	r3, r5
 8003a98:	6023      	str	r3, [r4, #0]
 8003a9a:	f8d8 3000 	ldr.w	r3, [r8]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	bb62      	cbnz	r2, 8003afc <_malloc_r+0xdc>
 8003aa2:	f8c8 7000 	str.w	r7, [r8]
 8003aa6:	e00f      	b.n	8003ac8 <_malloc_r+0xa8>
 8003aa8:	6822      	ldr	r2, [r4, #0]
 8003aaa:	1b52      	subs	r2, r2, r5
 8003aac:	d420      	bmi.n	8003af0 <_malloc_r+0xd0>
 8003aae:	2a0b      	cmp	r2, #11
 8003ab0:	d917      	bls.n	8003ae2 <_malloc_r+0xc2>
 8003ab2:	1961      	adds	r1, r4, r5
 8003ab4:	42a3      	cmp	r3, r4
 8003ab6:	6025      	str	r5, [r4, #0]
 8003ab8:	bf18      	it	ne
 8003aba:	6059      	strne	r1, [r3, #4]
 8003abc:	6863      	ldr	r3, [r4, #4]
 8003abe:	bf08      	it	eq
 8003ac0:	f8c8 1000 	streq.w	r1, [r8]
 8003ac4:	5162      	str	r2, [r4, r5]
 8003ac6:	604b      	str	r3, [r1, #4]
 8003ac8:	4630      	mov	r0, r6
 8003aca:	f000 f82f 	bl	8003b2c <__malloc_unlock>
 8003ace:	f104 000b 	add.w	r0, r4, #11
 8003ad2:	1d23      	adds	r3, r4, #4
 8003ad4:	f020 0007 	bic.w	r0, r0, #7
 8003ad8:	1ac2      	subs	r2, r0, r3
 8003ada:	bf1c      	itt	ne
 8003adc:	1a1b      	subne	r3, r3, r0
 8003ade:	50a3      	strne	r3, [r4, r2]
 8003ae0:	e7af      	b.n	8003a42 <_malloc_r+0x22>
 8003ae2:	6862      	ldr	r2, [r4, #4]
 8003ae4:	42a3      	cmp	r3, r4
 8003ae6:	bf0c      	ite	eq
 8003ae8:	f8c8 2000 	streq.w	r2, [r8]
 8003aec:	605a      	strne	r2, [r3, #4]
 8003aee:	e7eb      	b.n	8003ac8 <_malloc_r+0xa8>
 8003af0:	4623      	mov	r3, r4
 8003af2:	6864      	ldr	r4, [r4, #4]
 8003af4:	e7ae      	b.n	8003a54 <_malloc_r+0x34>
 8003af6:	463c      	mov	r4, r7
 8003af8:	687f      	ldr	r7, [r7, #4]
 8003afa:	e7b6      	b.n	8003a6a <_malloc_r+0x4a>
 8003afc:	461a      	mov	r2, r3
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	42a3      	cmp	r3, r4
 8003b02:	d1fb      	bne.n	8003afc <_malloc_r+0xdc>
 8003b04:	2300      	movs	r3, #0
 8003b06:	6053      	str	r3, [r2, #4]
 8003b08:	e7de      	b.n	8003ac8 <_malloc_r+0xa8>
 8003b0a:	230c      	movs	r3, #12
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	6033      	str	r3, [r6, #0]
 8003b10:	f000 f80c 	bl	8003b2c <__malloc_unlock>
 8003b14:	e794      	b.n	8003a40 <_malloc_r+0x20>
 8003b16:	6005      	str	r5, [r0, #0]
 8003b18:	e7d6      	b.n	8003ac8 <_malloc_r+0xa8>
 8003b1a:	bf00      	nop
 8003b1c:	200004d4 	.word	0x200004d4

08003b20 <__malloc_lock>:
 8003b20:	4801      	ldr	r0, [pc, #4]	@ (8003b28 <__malloc_lock+0x8>)
 8003b22:	f7ff bf10 	b.w	8003946 <__retarget_lock_acquire_recursive>
 8003b26:	bf00      	nop
 8003b28:	200004cc 	.word	0x200004cc

08003b2c <__malloc_unlock>:
 8003b2c:	4801      	ldr	r0, [pc, #4]	@ (8003b34 <__malloc_unlock+0x8>)
 8003b2e:	f7ff bf0b 	b.w	8003948 <__retarget_lock_release_recursive>
 8003b32:	bf00      	nop
 8003b34:	200004cc 	.word	0x200004cc

08003b38 <__sfputc_r>:
 8003b38:	6893      	ldr	r3, [r2, #8]
 8003b3a:	b410      	push	{r4}
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	6093      	str	r3, [r2, #8]
 8003b42:	da07      	bge.n	8003b54 <__sfputc_r+0x1c>
 8003b44:	6994      	ldr	r4, [r2, #24]
 8003b46:	42a3      	cmp	r3, r4
 8003b48:	db01      	blt.n	8003b4e <__sfputc_r+0x16>
 8003b4a:	290a      	cmp	r1, #10
 8003b4c:	d102      	bne.n	8003b54 <__sfputc_r+0x1c>
 8003b4e:	bc10      	pop	{r4}
 8003b50:	f7ff bddb 	b.w	800370a <__swbuf_r>
 8003b54:	6813      	ldr	r3, [r2, #0]
 8003b56:	1c58      	adds	r0, r3, #1
 8003b58:	6010      	str	r0, [r2, #0]
 8003b5a:	7019      	strb	r1, [r3, #0]
 8003b5c:	4608      	mov	r0, r1
 8003b5e:	bc10      	pop	{r4}
 8003b60:	4770      	bx	lr

08003b62 <__sfputs_r>:
 8003b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b64:	4606      	mov	r6, r0
 8003b66:	460f      	mov	r7, r1
 8003b68:	4614      	mov	r4, r2
 8003b6a:	18d5      	adds	r5, r2, r3
 8003b6c:	42ac      	cmp	r4, r5
 8003b6e:	d101      	bne.n	8003b74 <__sfputs_r+0x12>
 8003b70:	2000      	movs	r0, #0
 8003b72:	e007      	b.n	8003b84 <__sfputs_r+0x22>
 8003b74:	463a      	mov	r2, r7
 8003b76:	4630      	mov	r0, r6
 8003b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b7c:	f7ff ffdc 	bl	8003b38 <__sfputc_r>
 8003b80:	1c43      	adds	r3, r0, #1
 8003b82:	d1f3      	bne.n	8003b6c <__sfputs_r+0xa>
 8003b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b88 <_vfiprintf_r>:
 8003b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b8c:	460d      	mov	r5, r1
 8003b8e:	4614      	mov	r4, r2
 8003b90:	4698      	mov	r8, r3
 8003b92:	4606      	mov	r6, r0
 8003b94:	b09d      	sub	sp, #116	@ 0x74
 8003b96:	b118      	cbz	r0, 8003ba0 <_vfiprintf_r+0x18>
 8003b98:	6a03      	ldr	r3, [r0, #32]
 8003b9a:	b90b      	cbnz	r3, 8003ba0 <_vfiprintf_r+0x18>
 8003b9c:	f7ff fccc 	bl	8003538 <__sinit>
 8003ba0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ba2:	07d9      	lsls	r1, r3, #31
 8003ba4:	d405      	bmi.n	8003bb2 <_vfiprintf_r+0x2a>
 8003ba6:	89ab      	ldrh	r3, [r5, #12]
 8003ba8:	059a      	lsls	r2, r3, #22
 8003baa:	d402      	bmi.n	8003bb2 <_vfiprintf_r+0x2a>
 8003bac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bae:	f7ff feca 	bl	8003946 <__retarget_lock_acquire_recursive>
 8003bb2:	89ab      	ldrh	r3, [r5, #12]
 8003bb4:	071b      	lsls	r3, r3, #28
 8003bb6:	d501      	bpl.n	8003bbc <_vfiprintf_r+0x34>
 8003bb8:	692b      	ldr	r3, [r5, #16]
 8003bba:	b99b      	cbnz	r3, 8003be4 <_vfiprintf_r+0x5c>
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	4630      	mov	r0, r6
 8003bc0:	f7ff fde2 	bl	8003788 <__swsetup_r>
 8003bc4:	b170      	cbz	r0, 8003be4 <_vfiprintf_r+0x5c>
 8003bc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003bc8:	07dc      	lsls	r4, r3, #31
 8003bca:	d504      	bpl.n	8003bd6 <_vfiprintf_r+0x4e>
 8003bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003bd0:	b01d      	add	sp, #116	@ 0x74
 8003bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd6:	89ab      	ldrh	r3, [r5, #12]
 8003bd8:	0598      	lsls	r0, r3, #22
 8003bda:	d4f7      	bmi.n	8003bcc <_vfiprintf_r+0x44>
 8003bdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bde:	f7ff feb3 	bl	8003948 <__retarget_lock_release_recursive>
 8003be2:	e7f3      	b.n	8003bcc <_vfiprintf_r+0x44>
 8003be4:	2300      	movs	r3, #0
 8003be6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003be8:	2320      	movs	r3, #32
 8003bea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003bee:	2330      	movs	r3, #48	@ 0x30
 8003bf0:	f04f 0901 	mov.w	r9, #1
 8003bf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bf8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003da4 <_vfiprintf_r+0x21c>
 8003bfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c00:	4623      	mov	r3, r4
 8003c02:	469a      	mov	sl, r3
 8003c04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c08:	b10a      	cbz	r2, 8003c0e <_vfiprintf_r+0x86>
 8003c0a:	2a25      	cmp	r2, #37	@ 0x25
 8003c0c:	d1f9      	bne.n	8003c02 <_vfiprintf_r+0x7a>
 8003c0e:	ebba 0b04 	subs.w	fp, sl, r4
 8003c12:	d00b      	beq.n	8003c2c <_vfiprintf_r+0xa4>
 8003c14:	465b      	mov	r3, fp
 8003c16:	4622      	mov	r2, r4
 8003c18:	4629      	mov	r1, r5
 8003c1a:	4630      	mov	r0, r6
 8003c1c:	f7ff ffa1 	bl	8003b62 <__sfputs_r>
 8003c20:	3001      	adds	r0, #1
 8003c22:	f000 80a7 	beq.w	8003d74 <_vfiprintf_r+0x1ec>
 8003c26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c28:	445a      	add	r2, fp
 8003c2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 809f 	beq.w	8003d74 <_vfiprintf_r+0x1ec>
 8003c36:	2300      	movs	r3, #0
 8003c38:	f04f 32ff 	mov.w	r2, #4294967295
 8003c3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c40:	f10a 0a01 	add.w	sl, sl, #1
 8003c44:	9304      	str	r3, [sp, #16]
 8003c46:	9307      	str	r3, [sp, #28]
 8003c48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003c4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003c4e:	4654      	mov	r4, sl
 8003c50:	2205      	movs	r2, #5
 8003c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c56:	4853      	ldr	r0, [pc, #332]	@ (8003da4 <_vfiprintf_r+0x21c>)
 8003c58:	f000 fb7c 	bl	8004354 <memchr>
 8003c5c:	9a04      	ldr	r2, [sp, #16]
 8003c5e:	b9d8      	cbnz	r0, 8003c98 <_vfiprintf_r+0x110>
 8003c60:	06d1      	lsls	r1, r2, #27
 8003c62:	bf44      	itt	mi
 8003c64:	2320      	movmi	r3, #32
 8003c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c6a:	0713      	lsls	r3, r2, #28
 8003c6c:	bf44      	itt	mi
 8003c6e:	232b      	movmi	r3, #43	@ 0x2b
 8003c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c74:	f89a 3000 	ldrb.w	r3, [sl]
 8003c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c7a:	d015      	beq.n	8003ca8 <_vfiprintf_r+0x120>
 8003c7c:	4654      	mov	r4, sl
 8003c7e:	2000      	movs	r0, #0
 8003c80:	f04f 0c0a 	mov.w	ip, #10
 8003c84:	9a07      	ldr	r2, [sp, #28]
 8003c86:	4621      	mov	r1, r4
 8003c88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c8c:	3b30      	subs	r3, #48	@ 0x30
 8003c8e:	2b09      	cmp	r3, #9
 8003c90:	d94b      	bls.n	8003d2a <_vfiprintf_r+0x1a2>
 8003c92:	b1b0      	cbz	r0, 8003cc2 <_vfiprintf_r+0x13a>
 8003c94:	9207      	str	r2, [sp, #28]
 8003c96:	e014      	b.n	8003cc2 <_vfiprintf_r+0x13a>
 8003c98:	eba0 0308 	sub.w	r3, r0, r8
 8003c9c:	fa09 f303 	lsl.w	r3, r9, r3
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	46a2      	mov	sl, r4
 8003ca4:	9304      	str	r3, [sp, #16]
 8003ca6:	e7d2      	b.n	8003c4e <_vfiprintf_r+0xc6>
 8003ca8:	9b03      	ldr	r3, [sp, #12]
 8003caa:	1d19      	adds	r1, r3, #4
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	9103      	str	r1, [sp, #12]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bfbb      	ittet	lt
 8003cb4:	425b      	neglt	r3, r3
 8003cb6:	f042 0202 	orrlt.w	r2, r2, #2
 8003cba:	9307      	strge	r3, [sp, #28]
 8003cbc:	9307      	strlt	r3, [sp, #28]
 8003cbe:	bfb8      	it	lt
 8003cc0:	9204      	strlt	r2, [sp, #16]
 8003cc2:	7823      	ldrb	r3, [r4, #0]
 8003cc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cc6:	d10a      	bne.n	8003cde <_vfiprintf_r+0x156>
 8003cc8:	7863      	ldrb	r3, [r4, #1]
 8003cca:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ccc:	d132      	bne.n	8003d34 <_vfiprintf_r+0x1ac>
 8003cce:	9b03      	ldr	r3, [sp, #12]
 8003cd0:	3402      	adds	r4, #2
 8003cd2:	1d1a      	adds	r2, r3, #4
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	9203      	str	r2, [sp, #12]
 8003cd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003cdc:	9305      	str	r3, [sp, #20]
 8003cde:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8003da8 <_vfiprintf_r+0x220>
 8003ce2:	2203      	movs	r2, #3
 8003ce4:	4650      	mov	r0, sl
 8003ce6:	7821      	ldrb	r1, [r4, #0]
 8003ce8:	f000 fb34 	bl	8004354 <memchr>
 8003cec:	b138      	cbz	r0, 8003cfe <_vfiprintf_r+0x176>
 8003cee:	2240      	movs	r2, #64	@ 0x40
 8003cf0:	9b04      	ldr	r3, [sp, #16]
 8003cf2:	eba0 000a 	sub.w	r0, r0, sl
 8003cf6:	4082      	lsls	r2, r0
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	3401      	adds	r4, #1
 8003cfc:	9304      	str	r3, [sp, #16]
 8003cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d02:	2206      	movs	r2, #6
 8003d04:	4829      	ldr	r0, [pc, #164]	@ (8003dac <_vfiprintf_r+0x224>)
 8003d06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d0a:	f000 fb23 	bl	8004354 <memchr>
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	d03f      	beq.n	8003d92 <_vfiprintf_r+0x20a>
 8003d12:	4b27      	ldr	r3, [pc, #156]	@ (8003db0 <_vfiprintf_r+0x228>)
 8003d14:	bb1b      	cbnz	r3, 8003d5e <_vfiprintf_r+0x1d6>
 8003d16:	9b03      	ldr	r3, [sp, #12]
 8003d18:	3307      	adds	r3, #7
 8003d1a:	f023 0307 	bic.w	r3, r3, #7
 8003d1e:	3308      	adds	r3, #8
 8003d20:	9303      	str	r3, [sp, #12]
 8003d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d24:	443b      	add	r3, r7
 8003d26:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d28:	e76a      	b.n	8003c00 <_vfiprintf_r+0x78>
 8003d2a:	460c      	mov	r4, r1
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d32:	e7a8      	b.n	8003c86 <_vfiprintf_r+0xfe>
 8003d34:	2300      	movs	r3, #0
 8003d36:	f04f 0c0a 	mov.w	ip, #10
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	3401      	adds	r4, #1
 8003d3e:	9305      	str	r3, [sp, #20]
 8003d40:	4620      	mov	r0, r4
 8003d42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d46:	3a30      	subs	r2, #48	@ 0x30
 8003d48:	2a09      	cmp	r2, #9
 8003d4a:	d903      	bls.n	8003d54 <_vfiprintf_r+0x1cc>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0c6      	beq.n	8003cde <_vfiprintf_r+0x156>
 8003d50:	9105      	str	r1, [sp, #20]
 8003d52:	e7c4      	b.n	8003cde <_vfiprintf_r+0x156>
 8003d54:	4604      	mov	r4, r0
 8003d56:	2301      	movs	r3, #1
 8003d58:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d5c:	e7f0      	b.n	8003d40 <_vfiprintf_r+0x1b8>
 8003d5e:	ab03      	add	r3, sp, #12
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	462a      	mov	r2, r5
 8003d64:	4630      	mov	r0, r6
 8003d66:	4b13      	ldr	r3, [pc, #76]	@ (8003db4 <_vfiprintf_r+0x22c>)
 8003d68:	a904      	add	r1, sp, #16
 8003d6a:	f3af 8000 	nop.w
 8003d6e:	4607      	mov	r7, r0
 8003d70:	1c78      	adds	r0, r7, #1
 8003d72:	d1d6      	bne.n	8003d22 <_vfiprintf_r+0x19a>
 8003d74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d76:	07d9      	lsls	r1, r3, #31
 8003d78:	d405      	bmi.n	8003d86 <_vfiprintf_r+0x1fe>
 8003d7a:	89ab      	ldrh	r3, [r5, #12]
 8003d7c:	059a      	lsls	r2, r3, #22
 8003d7e:	d402      	bmi.n	8003d86 <_vfiprintf_r+0x1fe>
 8003d80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d82:	f7ff fde1 	bl	8003948 <__retarget_lock_release_recursive>
 8003d86:	89ab      	ldrh	r3, [r5, #12]
 8003d88:	065b      	lsls	r3, r3, #25
 8003d8a:	f53f af1f 	bmi.w	8003bcc <_vfiprintf_r+0x44>
 8003d8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d90:	e71e      	b.n	8003bd0 <_vfiprintf_r+0x48>
 8003d92:	ab03      	add	r3, sp, #12
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	462a      	mov	r2, r5
 8003d98:	4630      	mov	r0, r6
 8003d9a:	4b06      	ldr	r3, [pc, #24]	@ (8003db4 <_vfiprintf_r+0x22c>)
 8003d9c:	a904      	add	r1, sp, #16
 8003d9e:	f000 f87d 	bl	8003e9c <_printf_i>
 8003da2:	e7e4      	b.n	8003d6e <_vfiprintf_r+0x1e6>
 8003da4:	0800442e 	.word	0x0800442e
 8003da8:	08004434 	.word	0x08004434
 8003dac:	08004438 	.word	0x08004438
 8003db0:	00000000 	.word	0x00000000
 8003db4:	08003b63 	.word	0x08003b63

08003db8 <_printf_common>:
 8003db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dbc:	4616      	mov	r6, r2
 8003dbe:	4698      	mov	r8, r3
 8003dc0:	688a      	ldr	r2, [r1, #8]
 8003dc2:	690b      	ldr	r3, [r1, #16]
 8003dc4:	4607      	mov	r7, r0
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	bfb8      	it	lt
 8003dca:	4613      	movlt	r3, r2
 8003dcc:	6033      	str	r3, [r6, #0]
 8003dce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003dd2:	460c      	mov	r4, r1
 8003dd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003dd8:	b10a      	cbz	r2, 8003dde <_printf_common+0x26>
 8003dda:	3301      	adds	r3, #1
 8003ddc:	6033      	str	r3, [r6, #0]
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	0699      	lsls	r1, r3, #26
 8003de2:	bf42      	ittt	mi
 8003de4:	6833      	ldrmi	r3, [r6, #0]
 8003de6:	3302      	addmi	r3, #2
 8003de8:	6033      	strmi	r3, [r6, #0]
 8003dea:	6825      	ldr	r5, [r4, #0]
 8003dec:	f015 0506 	ands.w	r5, r5, #6
 8003df0:	d106      	bne.n	8003e00 <_printf_common+0x48>
 8003df2:	f104 0a19 	add.w	sl, r4, #25
 8003df6:	68e3      	ldr	r3, [r4, #12]
 8003df8:	6832      	ldr	r2, [r6, #0]
 8003dfa:	1a9b      	subs	r3, r3, r2
 8003dfc:	42ab      	cmp	r3, r5
 8003dfe:	dc2b      	bgt.n	8003e58 <_printf_common+0xa0>
 8003e00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e04:	6822      	ldr	r2, [r4, #0]
 8003e06:	3b00      	subs	r3, #0
 8003e08:	bf18      	it	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	0692      	lsls	r2, r2, #26
 8003e0e:	d430      	bmi.n	8003e72 <_printf_common+0xba>
 8003e10:	4641      	mov	r1, r8
 8003e12:	4638      	mov	r0, r7
 8003e14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e18:	47c8      	blx	r9
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	d023      	beq.n	8003e66 <_printf_common+0xae>
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	6922      	ldr	r2, [r4, #16]
 8003e22:	f003 0306 	and.w	r3, r3, #6
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	bf14      	ite	ne
 8003e2a:	2500      	movne	r5, #0
 8003e2c:	6833      	ldreq	r3, [r6, #0]
 8003e2e:	f04f 0600 	mov.w	r6, #0
 8003e32:	bf08      	it	eq
 8003e34:	68e5      	ldreq	r5, [r4, #12]
 8003e36:	f104 041a 	add.w	r4, r4, #26
 8003e3a:	bf08      	it	eq
 8003e3c:	1aed      	subeq	r5, r5, r3
 8003e3e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003e42:	bf08      	it	eq
 8003e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	bfc4      	itt	gt
 8003e4c:	1a9b      	subgt	r3, r3, r2
 8003e4e:	18ed      	addgt	r5, r5, r3
 8003e50:	42b5      	cmp	r5, r6
 8003e52:	d11a      	bne.n	8003e8a <_printf_common+0xd2>
 8003e54:	2000      	movs	r0, #0
 8003e56:	e008      	b.n	8003e6a <_printf_common+0xb2>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	4652      	mov	r2, sl
 8003e5c:	4641      	mov	r1, r8
 8003e5e:	4638      	mov	r0, r7
 8003e60:	47c8      	blx	r9
 8003e62:	3001      	adds	r0, #1
 8003e64:	d103      	bne.n	8003e6e <_printf_common+0xb6>
 8003e66:	f04f 30ff 	mov.w	r0, #4294967295
 8003e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e6e:	3501      	adds	r5, #1
 8003e70:	e7c1      	b.n	8003df6 <_printf_common+0x3e>
 8003e72:	2030      	movs	r0, #48	@ 0x30
 8003e74:	18e1      	adds	r1, r4, r3
 8003e76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e80:	4422      	add	r2, r4
 8003e82:	3302      	adds	r3, #2
 8003e84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e88:	e7c2      	b.n	8003e10 <_printf_common+0x58>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	4622      	mov	r2, r4
 8003e8e:	4641      	mov	r1, r8
 8003e90:	4638      	mov	r0, r7
 8003e92:	47c8      	blx	r9
 8003e94:	3001      	adds	r0, #1
 8003e96:	d0e6      	beq.n	8003e66 <_printf_common+0xae>
 8003e98:	3601      	adds	r6, #1
 8003e9a:	e7d9      	b.n	8003e50 <_printf_common+0x98>

08003e9c <_printf_i>:
 8003e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ea0:	7e0f      	ldrb	r7, [r1, #24]
 8003ea2:	4691      	mov	r9, r2
 8003ea4:	2f78      	cmp	r7, #120	@ 0x78
 8003ea6:	4680      	mov	r8, r0
 8003ea8:	460c      	mov	r4, r1
 8003eaa:	469a      	mov	sl, r3
 8003eac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003eae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003eb2:	d807      	bhi.n	8003ec4 <_printf_i+0x28>
 8003eb4:	2f62      	cmp	r7, #98	@ 0x62
 8003eb6:	d80a      	bhi.n	8003ece <_printf_i+0x32>
 8003eb8:	2f00      	cmp	r7, #0
 8003eba:	f000 80d3 	beq.w	8004064 <_printf_i+0x1c8>
 8003ebe:	2f58      	cmp	r7, #88	@ 0x58
 8003ec0:	f000 80ba 	beq.w	8004038 <_printf_i+0x19c>
 8003ec4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ec8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ecc:	e03a      	b.n	8003f44 <_printf_i+0xa8>
 8003ece:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003ed2:	2b15      	cmp	r3, #21
 8003ed4:	d8f6      	bhi.n	8003ec4 <_printf_i+0x28>
 8003ed6:	a101      	add	r1, pc, #4	@ (adr r1, 8003edc <_printf_i+0x40>)
 8003ed8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003edc:	08003f35 	.word	0x08003f35
 8003ee0:	08003f49 	.word	0x08003f49
 8003ee4:	08003ec5 	.word	0x08003ec5
 8003ee8:	08003ec5 	.word	0x08003ec5
 8003eec:	08003ec5 	.word	0x08003ec5
 8003ef0:	08003ec5 	.word	0x08003ec5
 8003ef4:	08003f49 	.word	0x08003f49
 8003ef8:	08003ec5 	.word	0x08003ec5
 8003efc:	08003ec5 	.word	0x08003ec5
 8003f00:	08003ec5 	.word	0x08003ec5
 8003f04:	08003ec5 	.word	0x08003ec5
 8003f08:	0800404b 	.word	0x0800404b
 8003f0c:	08003f73 	.word	0x08003f73
 8003f10:	08004005 	.word	0x08004005
 8003f14:	08003ec5 	.word	0x08003ec5
 8003f18:	08003ec5 	.word	0x08003ec5
 8003f1c:	0800406d 	.word	0x0800406d
 8003f20:	08003ec5 	.word	0x08003ec5
 8003f24:	08003f73 	.word	0x08003f73
 8003f28:	08003ec5 	.word	0x08003ec5
 8003f2c:	08003ec5 	.word	0x08003ec5
 8003f30:	0800400d 	.word	0x0800400d
 8003f34:	6833      	ldr	r3, [r6, #0]
 8003f36:	1d1a      	adds	r2, r3, #4
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6032      	str	r2, [r6, #0]
 8003f3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f44:	2301      	movs	r3, #1
 8003f46:	e09e      	b.n	8004086 <_printf_i+0x1ea>
 8003f48:	6833      	ldr	r3, [r6, #0]
 8003f4a:	6820      	ldr	r0, [r4, #0]
 8003f4c:	1d19      	adds	r1, r3, #4
 8003f4e:	6031      	str	r1, [r6, #0]
 8003f50:	0606      	lsls	r6, r0, #24
 8003f52:	d501      	bpl.n	8003f58 <_printf_i+0xbc>
 8003f54:	681d      	ldr	r5, [r3, #0]
 8003f56:	e003      	b.n	8003f60 <_printf_i+0xc4>
 8003f58:	0645      	lsls	r5, r0, #25
 8003f5a:	d5fb      	bpl.n	8003f54 <_printf_i+0xb8>
 8003f5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f60:	2d00      	cmp	r5, #0
 8003f62:	da03      	bge.n	8003f6c <_printf_i+0xd0>
 8003f64:	232d      	movs	r3, #45	@ 0x2d
 8003f66:	426d      	negs	r5, r5
 8003f68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f6c:	230a      	movs	r3, #10
 8003f6e:	4859      	ldr	r0, [pc, #356]	@ (80040d4 <_printf_i+0x238>)
 8003f70:	e011      	b.n	8003f96 <_printf_i+0xfa>
 8003f72:	6821      	ldr	r1, [r4, #0]
 8003f74:	6833      	ldr	r3, [r6, #0]
 8003f76:	0608      	lsls	r0, r1, #24
 8003f78:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f7c:	d402      	bmi.n	8003f84 <_printf_i+0xe8>
 8003f7e:	0649      	lsls	r1, r1, #25
 8003f80:	bf48      	it	mi
 8003f82:	b2ad      	uxthmi	r5, r5
 8003f84:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f86:	6033      	str	r3, [r6, #0]
 8003f88:	bf14      	ite	ne
 8003f8a:	230a      	movne	r3, #10
 8003f8c:	2308      	moveq	r3, #8
 8003f8e:	4851      	ldr	r0, [pc, #324]	@ (80040d4 <_printf_i+0x238>)
 8003f90:	2100      	movs	r1, #0
 8003f92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f96:	6866      	ldr	r6, [r4, #4]
 8003f98:	2e00      	cmp	r6, #0
 8003f9a:	bfa8      	it	ge
 8003f9c:	6821      	ldrge	r1, [r4, #0]
 8003f9e:	60a6      	str	r6, [r4, #8]
 8003fa0:	bfa4      	itt	ge
 8003fa2:	f021 0104 	bicge.w	r1, r1, #4
 8003fa6:	6021      	strge	r1, [r4, #0]
 8003fa8:	b90d      	cbnz	r5, 8003fae <_printf_i+0x112>
 8003faa:	2e00      	cmp	r6, #0
 8003fac:	d04b      	beq.n	8004046 <_printf_i+0x1aa>
 8003fae:	4616      	mov	r6, r2
 8003fb0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003fb4:	fb03 5711 	mls	r7, r3, r1, r5
 8003fb8:	5dc7      	ldrb	r7, [r0, r7]
 8003fba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003fbe:	462f      	mov	r7, r5
 8003fc0:	42bb      	cmp	r3, r7
 8003fc2:	460d      	mov	r5, r1
 8003fc4:	d9f4      	bls.n	8003fb0 <_printf_i+0x114>
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d10b      	bne.n	8003fe2 <_printf_i+0x146>
 8003fca:	6823      	ldr	r3, [r4, #0]
 8003fcc:	07df      	lsls	r7, r3, #31
 8003fce:	d508      	bpl.n	8003fe2 <_printf_i+0x146>
 8003fd0:	6923      	ldr	r3, [r4, #16]
 8003fd2:	6861      	ldr	r1, [r4, #4]
 8003fd4:	4299      	cmp	r1, r3
 8003fd6:	bfde      	ittt	le
 8003fd8:	2330      	movle	r3, #48	@ 0x30
 8003fda:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fde:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fe2:	1b92      	subs	r2, r2, r6
 8003fe4:	6122      	str	r2, [r4, #16]
 8003fe6:	464b      	mov	r3, r9
 8003fe8:	4621      	mov	r1, r4
 8003fea:	4640      	mov	r0, r8
 8003fec:	f8cd a000 	str.w	sl, [sp]
 8003ff0:	aa03      	add	r2, sp, #12
 8003ff2:	f7ff fee1 	bl	8003db8 <_printf_common>
 8003ff6:	3001      	adds	r0, #1
 8003ff8:	d14a      	bne.n	8004090 <_printf_i+0x1f4>
 8003ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8003ffe:	b004      	add	sp, #16
 8004000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004004:	6823      	ldr	r3, [r4, #0]
 8004006:	f043 0320 	orr.w	r3, r3, #32
 800400a:	6023      	str	r3, [r4, #0]
 800400c:	2778      	movs	r7, #120	@ 0x78
 800400e:	4832      	ldr	r0, [pc, #200]	@ (80040d8 <_printf_i+0x23c>)
 8004010:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004014:	6823      	ldr	r3, [r4, #0]
 8004016:	6831      	ldr	r1, [r6, #0]
 8004018:	061f      	lsls	r7, r3, #24
 800401a:	f851 5b04 	ldr.w	r5, [r1], #4
 800401e:	d402      	bmi.n	8004026 <_printf_i+0x18a>
 8004020:	065f      	lsls	r7, r3, #25
 8004022:	bf48      	it	mi
 8004024:	b2ad      	uxthmi	r5, r5
 8004026:	6031      	str	r1, [r6, #0]
 8004028:	07d9      	lsls	r1, r3, #31
 800402a:	bf44      	itt	mi
 800402c:	f043 0320 	orrmi.w	r3, r3, #32
 8004030:	6023      	strmi	r3, [r4, #0]
 8004032:	b11d      	cbz	r5, 800403c <_printf_i+0x1a0>
 8004034:	2310      	movs	r3, #16
 8004036:	e7ab      	b.n	8003f90 <_printf_i+0xf4>
 8004038:	4826      	ldr	r0, [pc, #152]	@ (80040d4 <_printf_i+0x238>)
 800403a:	e7e9      	b.n	8004010 <_printf_i+0x174>
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	f023 0320 	bic.w	r3, r3, #32
 8004042:	6023      	str	r3, [r4, #0]
 8004044:	e7f6      	b.n	8004034 <_printf_i+0x198>
 8004046:	4616      	mov	r6, r2
 8004048:	e7bd      	b.n	8003fc6 <_printf_i+0x12a>
 800404a:	6833      	ldr	r3, [r6, #0]
 800404c:	6825      	ldr	r5, [r4, #0]
 800404e:	1d18      	adds	r0, r3, #4
 8004050:	6961      	ldr	r1, [r4, #20]
 8004052:	6030      	str	r0, [r6, #0]
 8004054:	062e      	lsls	r6, r5, #24
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	d501      	bpl.n	800405e <_printf_i+0x1c2>
 800405a:	6019      	str	r1, [r3, #0]
 800405c:	e002      	b.n	8004064 <_printf_i+0x1c8>
 800405e:	0668      	lsls	r0, r5, #25
 8004060:	d5fb      	bpl.n	800405a <_printf_i+0x1be>
 8004062:	8019      	strh	r1, [r3, #0]
 8004064:	2300      	movs	r3, #0
 8004066:	4616      	mov	r6, r2
 8004068:	6123      	str	r3, [r4, #16]
 800406a:	e7bc      	b.n	8003fe6 <_printf_i+0x14a>
 800406c:	6833      	ldr	r3, [r6, #0]
 800406e:	2100      	movs	r1, #0
 8004070:	1d1a      	adds	r2, r3, #4
 8004072:	6032      	str	r2, [r6, #0]
 8004074:	681e      	ldr	r6, [r3, #0]
 8004076:	6862      	ldr	r2, [r4, #4]
 8004078:	4630      	mov	r0, r6
 800407a:	f000 f96b 	bl	8004354 <memchr>
 800407e:	b108      	cbz	r0, 8004084 <_printf_i+0x1e8>
 8004080:	1b80      	subs	r0, r0, r6
 8004082:	6060      	str	r0, [r4, #4]
 8004084:	6863      	ldr	r3, [r4, #4]
 8004086:	6123      	str	r3, [r4, #16]
 8004088:	2300      	movs	r3, #0
 800408a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800408e:	e7aa      	b.n	8003fe6 <_printf_i+0x14a>
 8004090:	4632      	mov	r2, r6
 8004092:	4649      	mov	r1, r9
 8004094:	4640      	mov	r0, r8
 8004096:	6923      	ldr	r3, [r4, #16]
 8004098:	47d0      	blx	sl
 800409a:	3001      	adds	r0, #1
 800409c:	d0ad      	beq.n	8003ffa <_printf_i+0x15e>
 800409e:	6823      	ldr	r3, [r4, #0]
 80040a0:	079b      	lsls	r3, r3, #30
 80040a2:	d413      	bmi.n	80040cc <_printf_i+0x230>
 80040a4:	68e0      	ldr	r0, [r4, #12]
 80040a6:	9b03      	ldr	r3, [sp, #12]
 80040a8:	4298      	cmp	r0, r3
 80040aa:	bfb8      	it	lt
 80040ac:	4618      	movlt	r0, r3
 80040ae:	e7a6      	b.n	8003ffe <_printf_i+0x162>
 80040b0:	2301      	movs	r3, #1
 80040b2:	4632      	mov	r2, r6
 80040b4:	4649      	mov	r1, r9
 80040b6:	4640      	mov	r0, r8
 80040b8:	47d0      	blx	sl
 80040ba:	3001      	adds	r0, #1
 80040bc:	d09d      	beq.n	8003ffa <_printf_i+0x15e>
 80040be:	3501      	adds	r5, #1
 80040c0:	68e3      	ldr	r3, [r4, #12]
 80040c2:	9903      	ldr	r1, [sp, #12]
 80040c4:	1a5b      	subs	r3, r3, r1
 80040c6:	42ab      	cmp	r3, r5
 80040c8:	dcf2      	bgt.n	80040b0 <_printf_i+0x214>
 80040ca:	e7eb      	b.n	80040a4 <_printf_i+0x208>
 80040cc:	2500      	movs	r5, #0
 80040ce:	f104 0619 	add.w	r6, r4, #25
 80040d2:	e7f5      	b.n	80040c0 <_printf_i+0x224>
 80040d4:	0800443f 	.word	0x0800443f
 80040d8:	08004450 	.word	0x08004450

080040dc <__sflush_r>:
 80040dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80040e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e2:	0716      	lsls	r6, r2, #28
 80040e4:	4605      	mov	r5, r0
 80040e6:	460c      	mov	r4, r1
 80040e8:	d454      	bmi.n	8004194 <__sflush_r+0xb8>
 80040ea:	684b      	ldr	r3, [r1, #4]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	dc02      	bgt.n	80040f6 <__sflush_r+0x1a>
 80040f0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	dd48      	ble.n	8004188 <__sflush_r+0xac>
 80040f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80040f8:	2e00      	cmp	r6, #0
 80040fa:	d045      	beq.n	8004188 <__sflush_r+0xac>
 80040fc:	2300      	movs	r3, #0
 80040fe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004102:	682f      	ldr	r7, [r5, #0]
 8004104:	6a21      	ldr	r1, [r4, #32]
 8004106:	602b      	str	r3, [r5, #0]
 8004108:	d030      	beq.n	800416c <__sflush_r+0x90>
 800410a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800410c:	89a3      	ldrh	r3, [r4, #12]
 800410e:	0759      	lsls	r1, r3, #29
 8004110:	d505      	bpl.n	800411e <__sflush_r+0x42>
 8004112:	6863      	ldr	r3, [r4, #4]
 8004114:	1ad2      	subs	r2, r2, r3
 8004116:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004118:	b10b      	cbz	r3, 800411e <__sflush_r+0x42>
 800411a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800411c:	1ad2      	subs	r2, r2, r3
 800411e:	2300      	movs	r3, #0
 8004120:	4628      	mov	r0, r5
 8004122:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004124:	6a21      	ldr	r1, [r4, #32]
 8004126:	47b0      	blx	r6
 8004128:	1c43      	adds	r3, r0, #1
 800412a:	89a3      	ldrh	r3, [r4, #12]
 800412c:	d106      	bne.n	800413c <__sflush_r+0x60>
 800412e:	6829      	ldr	r1, [r5, #0]
 8004130:	291d      	cmp	r1, #29
 8004132:	d82b      	bhi.n	800418c <__sflush_r+0xb0>
 8004134:	4a28      	ldr	r2, [pc, #160]	@ (80041d8 <__sflush_r+0xfc>)
 8004136:	410a      	asrs	r2, r1
 8004138:	07d6      	lsls	r6, r2, #31
 800413a:	d427      	bmi.n	800418c <__sflush_r+0xb0>
 800413c:	2200      	movs	r2, #0
 800413e:	6062      	str	r2, [r4, #4]
 8004140:	6922      	ldr	r2, [r4, #16]
 8004142:	04d9      	lsls	r1, r3, #19
 8004144:	6022      	str	r2, [r4, #0]
 8004146:	d504      	bpl.n	8004152 <__sflush_r+0x76>
 8004148:	1c42      	adds	r2, r0, #1
 800414a:	d101      	bne.n	8004150 <__sflush_r+0x74>
 800414c:	682b      	ldr	r3, [r5, #0]
 800414e:	b903      	cbnz	r3, 8004152 <__sflush_r+0x76>
 8004150:	6560      	str	r0, [r4, #84]	@ 0x54
 8004152:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004154:	602f      	str	r7, [r5, #0]
 8004156:	b1b9      	cbz	r1, 8004188 <__sflush_r+0xac>
 8004158:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800415c:	4299      	cmp	r1, r3
 800415e:	d002      	beq.n	8004166 <__sflush_r+0x8a>
 8004160:	4628      	mov	r0, r5
 8004162:	f7ff fbf3 	bl	800394c <_free_r>
 8004166:	2300      	movs	r3, #0
 8004168:	6363      	str	r3, [r4, #52]	@ 0x34
 800416a:	e00d      	b.n	8004188 <__sflush_r+0xac>
 800416c:	2301      	movs	r3, #1
 800416e:	4628      	mov	r0, r5
 8004170:	47b0      	blx	r6
 8004172:	4602      	mov	r2, r0
 8004174:	1c50      	adds	r0, r2, #1
 8004176:	d1c9      	bne.n	800410c <__sflush_r+0x30>
 8004178:	682b      	ldr	r3, [r5, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0c6      	beq.n	800410c <__sflush_r+0x30>
 800417e:	2b1d      	cmp	r3, #29
 8004180:	d001      	beq.n	8004186 <__sflush_r+0xaa>
 8004182:	2b16      	cmp	r3, #22
 8004184:	d11d      	bne.n	80041c2 <__sflush_r+0xe6>
 8004186:	602f      	str	r7, [r5, #0]
 8004188:	2000      	movs	r0, #0
 800418a:	e021      	b.n	80041d0 <__sflush_r+0xf4>
 800418c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004190:	b21b      	sxth	r3, r3
 8004192:	e01a      	b.n	80041ca <__sflush_r+0xee>
 8004194:	690f      	ldr	r7, [r1, #16]
 8004196:	2f00      	cmp	r7, #0
 8004198:	d0f6      	beq.n	8004188 <__sflush_r+0xac>
 800419a:	0793      	lsls	r3, r2, #30
 800419c:	bf18      	it	ne
 800419e:	2300      	movne	r3, #0
 80041a0:	680e      	ldr	r6, [r1, #0]
 80041a2:	bf08      	it	eq
 80041a4:	694b      	ldreq	r3, [r1, #20]
 80041a6:	1bf6      	subs	r6, r6, r7
 80041a8:	600f      	str	r7, [r1, #0]
 80041aa:	608b      	str	r3, [r1, #8]
 80041ac:	2e00      	cmp	r6, #0
 80041ae:	ddeb      	ble.n	8004188 <__sflush_r+0xac>
 80041b0:	4633      	mov	r3, r6
 80041b2:	463a      	mov	r2, r7
 80041b4:	4628      	mov	r0, r5
 80041b6:	6a21      	ldr	r1, [r4, #32]
 80041b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80041bc:	47e0      	blx	ip
 80041be:	2800      	cmp	r0, #0
 80041c0:	dc07      	bgt.n	80041d2 <__sflush_r+0xf6>
 80041c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041ca:	f04f 30ff 	mov.w	r0, #4294967295
 80041ce:	81a3      	strh	r3, [r4, #12]
 80041d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041d2:	4407      	add	r7, r0
 80041d4:	1a36      	subs	r6, r6, r0
 80041d6:	e7e9      	b.n	80041ac <__sflush_r+0xd0>
 80041d8:	dfbffffe 	.word	0xdfbffffe

080041dc <_fflush_r>:
 80041dc:	b538      	push	{r3, r4, r5, lr}
 80041de:	690b      	ldr	r3, [r1, #16]
 80041e0:	4605      	mov	r5, r0
 80041e2:	460c      	mov	r4, r1
 80041e4:	b913      	cbnz	r3, 80041ec <_fflush_r+0x10>
 80041e6:	2500      	movs	r5, #0
 80041e8:	4628      	mov	r0, r5
 80041ea:	bd38      	pop	{r3, r4, r5, pc}
 80041ec:	b118      	cbz	r0, 80041f6 <_fflush_r+0x1a>
 80041ee:	6a03      	ldr	r3, [r0, #32]
 80041f0:	b90b      	cbnz	r3, 80041f6 <_fflush_r+0x1a>
 80041f2:	f7ff f9a1 	bl	8003538 <__sinit>
 80041f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0f3      	beq.n	80041e6 <_fflush_r+0xa>
 80041fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004200:	07d0      	lsls	r0, r2, #31
 8004202:	d404      	bmi.n	800420e <_fflush_r+0x32>
 8004204:	0599      	lsls	r1, r3, #22
 8004206:	d402      	bmi.n	800420e <_fflush_r+0x32>
 8004208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800420a:	f7ff fb9c 	bl	8003946 <__retarget_lock_acquire_recursive>
 800420e:	4628      	mov	r0, r5
 8004210:	4621      	mov	r1, r4
 8004212:	f7ff ff63 	bl	80040dc <__sflush_r>
 8004216:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004218:	4605      	mov	r5, r0
 800421a:	07da      	lsls	r2, r3, #31
 800421c:	d4e4      	bmi.n	80041e8 <_fflush_r+0xc>
 800421e:	89a3      	ldrh	r3, [r4, #12]
 8004220:	059b      	lsls	r3, r3, #22
 8004222:	d4e1      	bmi.n	80041e8 <_fflush_r+0xc>
 8004224:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004226:	f7ff fb8f 	bl	8003948 <__retarget_lock_release_recursive>
 800422a:	e7dd      	b.n	80041e8 <_fflush_r+0xc>

0800422c <__swhatbuf_r>:
 800422c:	b570      	push	{r4, r5, r6, lr}
 800422e:	460c      	mov	r4, r1
 8004230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004234:	4615      	mov	r5, r2
 8004236:	2900      	cmp	r1, #0
 8004238:	461e      	mov	r6, r3
 800423a:	b096      	sub	sp, #88	@ 0x58
 800423c:	da0c      	bge.n	8004258 <__swhatbuf_r+0x2c>
 800423e:	89a3      	ldrh	r3, [r4, #12]
 8004240:	2100      	movs	r1, #0
 8004242:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004246:	bf14      	ite	ne
 8004248:	2340      	movne	r3, #64	@ 0x40
 800424a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800424e:	2000      	movs	r0, #0
 8004250:	6031      	str	r1, [r6, #0]
 8004252:	602b      	str	r3, [r5, #0]
 8004254:	b016      	add	sp, #88	@ 0x58
 8004256:	bd70      	pop	{r4, r5, r6, pc}
 8004258:	466a      	mov	r2, sp
 800425a:	f000 f849 	bl	80042f0 <_fstat_r>
 800425e:	2800      	cmp	r0, #0
 8004260:	dbed      	blt.n	800423e <__swhatbuf_r+0x12>
 8004262:	9901      	ldr	r1, [sp, #4]
 8004264:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004268:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800426c:	4259      	negs	r1, r3
 800426e:	4159      	adcs	r1, r3
 8004270:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004274:	e7eb      	b.n	800424e <__swhatbuf_r+0x22>

08004276 <__smakebuf_r>:
 8004276:	898b      	ldrh	r3, [r1, #12]
 8004278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800427a:	079d      	lsls	r5, r3, #30
 800427c:	4606      	mov	r6, r0
 800427e:	460c      	mov	r4, r1
 8004280:	d507      	bpl.n	8004292 <__smakebuf_r+0x1c>
 8004282:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004286:	6023      	str	r3, [r4, #0]
 8004288:	6123      	str	r3, [r4, #16]
 800428a:	2301      	movs	r3, #1
 800428c:	6163      	str	r3, [r4, #20]
 800428e:	b003      	add	sp, #12
 8004290:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004292:	466a      	mov	r2, sp
 8004294:	ab01      	add	r3, sp, #4
 8004296:	f7ff ffc9 	bl	800422c <__swhatbuf_r>
 800429a:	9f00      	ldr	r7, [sp, #0]
 800429c:	4605      	mov	r5, r0
 800429e:	4639      	mov	r1, r7
 80042a0:	4630      	mov	r0, r6
 80042a2:	f7ff fbbd 	bl	8003a20 <_malloc_r>
 80042a6:	b948      	cbnz	r0, 80042bc <__smakebuf_r+0x46>
 80042a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042ac:	059a      	lsls	r2, r3, #22
 80042ae:	d4ee      	bmi.n	800428e <__smakebuf_r+0x18>
 80042b0:	f023 0303 	bic.w	r3, r3, #3
 80042b4:	f043 0302 	orr.w	r3, r3, #2
 80042b8:	81a3      	strh	r3, [r4, #12]
 80042ba:	e7e2      	b.n	8004282 <__smakebuf_r+0xc>
 80042bc:	89a3      	ldrh	r3, [r4, #12]
 80042be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80042c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042c6:	81a3      	strh	r3, [r4, #12]
 80042c8:	9b01      	ldr	r3, [sp, #4]
 80042ca:	6020      	str	r0, [r4, #0]
 80042cc:	b15b      	cbz	r3, 80042e6 <__smakebuf_r+0x70>
 80042ce:	4630      	mov	r0, r6
 80042d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042d4:	f000 f81e 	bl	8004314 <_isatty_r>
 80042d8:	b128      	cbz	r0, 80042e6 <__smakebuf_r+0x70>
 80042da:	89a3      	ldrh	r3, [r4, #12]
 80042dc:	f023 0303 	bic.w	r3, r3, #3
 80042e0:	f043 0301 	orr.w	r3, r3, #1
 80042e4:	81a3      	strh	r3, [r4, #12]
 80042e6:	89a3      	ldrh	r3, [r4, #12]
 80042e8:	431d      	orrs	r5, r3
 80042ea:	81a5      	strh	r5, [r4, #12]
 80042ec:	e7cf      	b.n	800428e <__smakebuf_r+0x18>
	...

080042f0 <_fstat_r>:
 80042f0:	b538      	push	{r3, r4, r5, lr}
 80042f2:	2300      	movs	r3, #0
 80042f4:	4d06      	ldr	r5, [pc, #24]	@ (8004310 <_fstat_r+0x20>)
 80042f6:	4604      	mov	r4, r0
 80042f8:	4608      	mov	r0, r1
 80042fa:	4611      	mov	r1, r2
 80042fc:	602b      	str	r3, [r5, #0]
 80042fe:	f7fc fd85 	bl	8000e0c <_fstat>
 8004302:	1c43      	adds	r3, r0, #1
 8004304:	d102      	bne.n	800430c <_fstat_r+0x1c>
 8004306:	682b      	ldr	r3, [r5, #0]
 8004308:	b103      	cbz	r3, 800430c <_fstat_r+0x1c>
 800430a:	6023      	str	r3, [r4, #0]
 800430c:	bd38      	pop	{r3, r4, r5, pc}
 800430e:	bf00      	nop
 8004310:	200004c8 	.word	0x200004c8

08004314 <_isatty_r>:
 8004314:	b538      	push	{r3, r4, r5, lr}
 8004316:	2300      	movs	r3, #0
 8004318:	4d05      	ldr	r5, [pc, #20]	@ (8004330 <_isatty_r+0x1c>)
 800431a:	4604      	mov	r4, r0
 800431c:	4608      	mov	r0, r1
 800431e:	602b      	str	r3, [r5, #0]
 8004320:	f7fc fd83 	bl	8000e2a <_isatty>
 8004324:	1c43      	adds	r3, r0, #1
 8004326:	d102      	bne.n	800432e <_isatty_r+0x1a>
 8004328:	682b      	ldr	r3, [r5, #0]
 800432a:	b103      	cbz	r3, 800432e <_isatty_r+0x1a>
 800432c:	6023      	str	r3, [r4, #0]
 800432e:	bd38      	pop	{r3, r4, r5, pc}
 8004330:	200004c8 	.word	0x200004c8

08004334 <_sbrk_r>:
 8004334:	b538      	push	{r3, r4, r5, lr}
 8004336:	2300      	movs	r3, #0
 8004338:	4d05      	ldr	r5, [pc, #20]	@ (8004350 <_sbrk_r+0x1c>)
 800433a:	4604      	mov	r4, r0
 800433c:	4608      	mov	r0, r1
 800433e:	602b      	str	r3, [r5, #0]
 8004340:	f7fc fd8a 	bl	8000e58 <_sbrk>
 8004344:	1c43      	adds	r3, r0, #1
 8004346:	d102      	bne.n	800434e <_sbrk_r+0x1a>
 8004348:	682b      	ldr	r3, [r5, #0]
 800434a:	b103      	cbz	r3, 800434e <_sbrk_r+0x1a>
 800434c:	6023      	str	r3, [r4, #0]
 800434e:	bd38      	pop	{r3, r4, r5, pc}
 8004350:	200004c8 	.word	0x200004c8

08004354 <memchr>:
 8004354:	4603      	mov	r3, r0
 8004356:	b510      	push	{r4, lr}
 8004358:	b2c9      	uxtb	r1, r1
 800435a:	4402      	add	r2, r0
 800435c:	4293      	cmp	r3, r2
 800435e:	4618      	mov	r0, r3
 8004360:	d101      	bne.n	8004366 <memchr+0x12>
 8004362:	2000      	movs	r0, #0
 8004364:	e003      	b.n	800436e <memchr+0x1a>
 8004366:	7804      	ldrb	r4, [r0, #0]
 8004368:	3301      	adds	r3, #1
 800436a:	428c      	cmp	r4, r1
 800436c:	d1f6      	bne.n	800435c <memchr+0x8>
 800436e:	bd10      	pop	{r4, pc}

08004370 <_init>:
 8004370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004372:	bf00      	nop
 8004374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004376:	bc08      	pop	{r3}
 8004378:	469e      	mov	lr, r3
 800437a:	4770      	bx	lr

0800437c <_fini>:
 800437c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800437e:	bf00      	nop
 8004380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004382:	bc08      	pop	{r3}
 8004384:	469e      	mov	lr, r3
 8004386:	4770      	bx	lr
