Time resolution is 1 ps
$finish called at time : 1500 ns : File "C:/verilog_lab/my_cnt32/my_cnt32.srcs/sim_1/new/my_cnt32_tb.v" Line 54
