{"hands_on_practices": [{"introduction": "The first step to mastering any digital circuit is understanding its operation at the most fundamental level. This practice involves tracing the state-by-state behavior of a standard 3-bit synchronous down-counter. By manually calculating the flip-flop inputs and predicting the next state for each clock cycle, you will gain a concrete understanding of the interplay between the counter's current state and the combinational logic that governs its sequence [@problem_id:1965124].", "problem": "A 3-bit synchronous binary down-counter is constructed using three positive-edge-triggered T flip-flops. The outputs of the flip-flops are denoted as $Q_2, Q_1,$ and $Q_0$, where $Q_2$ is the most significant bit (MSB) and $Q_0$ is the least significant bit (LSB). The logical inputs to the T flip-flops, denoted $T_2, T_1,$ and $T_0$, are determined by the current state of the counter outputs according to the following Boolean logic equations. Here, an overbar (e.g., $\\overline{A}$) denotes the logical NOT operation and a `\\land` (e.g., $A \\land B$) denotes the logical AND operation.\n\n$T_0 = 1$\n$T_1 = \\overline{Q_0}$\n$T_2 = \\overline{Q_1} \\land \\overline{Q_0}$\n\nA T flip-flop toggles its output state on the triggering clock edge if its T input is 1; otherwise, it holds its current state if T is 0. Initially, just before the first clock pulse arrives, the state of the counter is $Q_2Q_1Q_0 = 101$.\n\nDetermine the logical values of the inputs $(T_2, T_1, T_0)$ that are present at the T flip-flop terminals just before the arrival of the 4th positive clock edge.\n\nSelect the correct tuple from the options below.\n\nA. (0, 0, 1)\n\nB. (0, 1, 1)\n\nC. (1, 1, 1)\n\nD. (1, 0, 0)\n\nE. (0, 1, 0)", "solution": "We use the T flip-flop transition rule: on the positive clock edge, the next state of each flip-flop is given by $Q^{+} = Q \\oplus T$, where $\\oplus$ denotes XOR. Since the counter is synchronous, the $T$ inputs are evaluated from the current state just before each clock edge. The given logic is\n$$\nT_{0}=1,\\quad T_{1}=\\overline{Q_{0}},\\quad T_{2}=\\overline{Q_{1}} \\land \\overline{Q_{0}}.\n$$\nInitial state just before the first positive edge: $Q_{2}Q_{1}Q_{0}=101$.\n\nBefore the 1st edge (state $101$):\n$$\nT_{0}=1,\\quad T_{1}=\\overline{1}=0,\\quad T_{2}=\\overline{0} \\land \\overline{1}=1 \\land 0=0.\n$$\nAt the 1st edge, apply $Q^{+}=Q\\oplus T$:\n$$\nQ_{0}^{+}=1\\oplus 1=0,\\quad Q_{1}^{+}=0\\oplus 0=0,\\quad Q_{2}^{+}=1\\oplus 0=1,\n$$\nso the state after the 1st edge is $100$.\n\nBefore the 2nd edge (state $100$):\n$$\nT_{0}=1,\\quad T_{1}=\\overline{0}=1,\\quad T_{2}=\\overline{0} \\land \\overline{0}=1 \\land 1=1.\n$$\nAt the 2nd edge:\n$$\nQ_{0}^{+}=0\\oplus 1=1,\\quad Q_{1}^{+}=0\\oplus 1=1,\\quad Q_{2}^{+}=1\\oplus 1=0,\n$$\nso the state after the 2nd edge is $011$.\n\nBefore the 3rd edge (state $011$):\n$$\nT_{0}=1,\\quad T_{1}=\\overline{1}=0,\\quad T_{2}=\\overline{1} \\land \\overline{1}=0 \\land 0=0.\n$$\nAt the 3rd edge:\n$$\nQ_{0}^{+}=1\\oplus 1=0,\\quad Q_{1}^{+}=1\\oplus 0=1,\\quad Q_{2}^{+}=0\\oplus 0=0,\n$$\nso the state after the 3rd edge is $010$.\n\nTherefore, just before the 4th positive clock edge, the current state is $Q_{2}Q_{1}Q_{0}=010$. The $T$ inputs at that moment are\n$$\nT_{0}=1,\\quad T_{1}=\\overline{0}=1,\\quad T_{2}=\\overline{1} \\land \\overline{0}=0 \\land 1=0,\n$$\ni.e., $(T_{2},T_{1},T_{0})=(0,1,1)$, which corresponds to option B.", "answer": "$$\\boxed{B}$$", "id": "1965124"}, {"introduction": "Moving from analysis to synthesis is a crucial step in becoming a digital designer. Now that you can predict a counter's behavior, this exercise challenges you to create that behavior from scratch. You will derive the logic equations required to drive the inputs of JK flip-flops, effectively designing the \"brain\" of a 3-bit synchronous binary down-counter that sequences correctly from 7 down to 0 [@problem_id:1965080].", "problem": "A digital timing circuit for a laboratory experiment is required to function as a 3-bit synchronous binary down-counter. The counter will cycle through the states from 7 (binary 111) down to 0 (binary 000) and then wrap around to 7 on the next clock pulse. The design will be implemented using three JK flip-flops. The outputs of the flip-flops, representing the state of the counter, are denoted as $Q_2, Q_1, Q_0$, where $Q_2$ is the Most Significant Bit (MSB).\n\nYour task is to determine the logic required to drive the inputs of these flip-flops. Find the set of six simplified Boolean expressions for the inputs $J_2, K_2, J_1, K_1, J_0, K_0$ in terms of the state variables $Q_2, Q_1, Q_0$ and their complements $\\overline{Q_2}, \\overline{Q_1}, \\overline{Q_0}$. The expressions should be in a minimal sum-of-products form. Present your six answers in a single row matrix in the specific order $(J_2, K_2, J_1, K_1, J_0, K_0)$.", "solution": "We design a synchronous 3-bit down-counter using JK flip-flops with state bits $Q_{2}$ (MSB), $Q_{1}$, $Q_{0}$ (LSB). The required state sequence is $111 \\rightarrow 110 \\rightarrow 101 \\rightarrow 100 \\rightarrow 011 \\rightarrow 010 \\rightarrow 001 \\rightarrow 000 \\rightarrow 111 \\rightarrow \\dots$.\n\nFor a JK flip-flop, the excitation table specifies:\n- To hold: $J=0$, $K=0$.\n- To set: $J=1$, $K=0$.\n- To reset: $J=0$, $K=1$.\n- To toggle: $J=1$, $K=1$.\n\nEquivalently, if we define a toggle control $T$ such that $Q^{+} = Q \\oplus T$, then realizing $T$ via a JK device uses $J=K=T$. Thus, for each bit $Q_{i}$, we determine when it must toggle between consecutive states, define $T_{i}$ accordingly, and set $J_{i}=K_{i}=T_{i}$.\n\nFrom the sequence, the next-state relations are:\n- $Q_{0}^{+} = \\overline{Q_{0}}$. Hence $Q_{0}$ toggles every clock, so $T_{0}=1$, giving $J_{0}=1$, $K_{0}=1$.\n- $Q_{1}$ toggles exactly when $Q_{0}=0$ (observing the transitions $110,100,010,000$), so $T_{1}=\\overline{Q_{0}}$, giving $J_{1}=\\overline{Q_{0}}$, $K_{1}=\\overline{Q_{0}}$.\n- $Q_{2}$ toggles exactly when $Q_{1}=0$ and $Q_{0}=0$ (observing the transitions $100$ and $000$), so $T_{2}=\\overline{Q_{1}} \\land \\overline{Q_{0}}$, giving $J_{2}=\\overline{Q_{1}} \\land \\overline{Q_{0}}$, $K_{2}=\\overline{Q_{1}} \\land \\overline{Q_{0}}$.\n\nEach expression is already in minimal sum-of-products form (a single product term or the constant $1$). Arranged in the required order $(J_{2},K_{2},J_{1},K_{1},J_{0},K_{0})$, the results are\n$$\nJ_{2}=\\overline{Q_{1}} \\land \\overline{Q_{0}},\\quad\nK_{2}=\\overline{Q_{1}} \\land \\overline{Q_{0}},\\quad\nJ_{1}=\\overline{Q_{0}},\\quad\nK_{1}=\\overline{Q_{0}},\\quad\nJ_{0}=1,\\quad\nK_{0}=1.\n$$", "answer": "$$\\boxed{\\begin{pmatrix}\\overline{Q_{1}}\\land\\overline{Q_{0}} & \\overline{Q_{1}}\\land\\overline{Q_{0}} & \\overline{Q_{0}} & \\overline{Q_{0}} & 1 & 1\\end{pmatrix}}$$", "id": "1965080"}, {"introduction": "In the real world, circuits don't always work as planned, and debugging is a critical engineering skill. This final practice presents a hypothetical but realistic fault scenario where a simple wiring error has altered a counter's intended function. Your task is to apply your analysis skills to this faulty circuit, determine the logic equations it actually implements, and trace its resulting, unexpected counting sequence, highlighting the importance of careful verification in digital design [@problem_id:1965058].", "problem": "An engineer is analyzing a faulty 3-bit synchronous counter circuit that was intended to function as a down-counter. The counter is constructed using three negative edge-triggered T flip-flops, labeled $FF_2$, $FF_1$, and $FF_0$, with corresponding outputs $Q_2$, $Q_1$, and $Q_0$. The state of the counter is represented by the integer value of the binary number $Q_2Q_1Q_0$, where $Q_2$ is the most significant bit. All flip-flops are connected to a common clock signal.\n\nThe inputs to the flip-flops ($T_2$, $T_1$, $T_0$) are determined by combinational logic based on the current state outputs. An investigation reveals the following wiring configuration:\n- The input $T_0$ is permanently connected to logic '1'.\n- The input $T_1$ is connected to the output of an inverter whose input is $Q_0$.\n- The input $T_2$ is connected to the output of a two-input AND gate. A wiring error has occurred here: the two inputs to this AND gate are connected to the outputs of two separate inverters, whose inputs are $Q_2$ and $Q_1$, respectively.\n\nIf the counter starts in state 0 (i.e., $Q_2Q_1Q_0 = 000$), what is the sequence of states, represented in decimal, that the counter will pass through over the first eight clock cycles? The sequence should start with the initial state.\n\nA. 0, 7, 6, 5, 4, 7, 6, 5\n\nB. 0, 7, 6, 5, 4, 3, 2, 1\n\nC. 0, 1, 2, 3, 4, 5, 6, 7\n\nD. 0, 5, 6, 3, 4, 1, 2, 7\n\nE. 0, 7, 6, 5, 0, 7, 6, 5", "solution": "Let the present state be $(Q_{2},Q_{1},Q_{0})$ and the next state be $(Q_{2}^{+},Q_{1}^{+},Q_{0}^{+})$. For a T flip-flop, the characteristic equation is $Q^{+}=Q\\oplus T$.\n\nFrom the given wiring:\n- $T_{0}=1$, hence $Q_{0}^{+}=Q_{0}\\oplus 1=\\overline{Q_{0}}$.\n- $T_{1}=\\overline{Q_{0}}$, hence $Q_{1}^{+}=Q_{1}\\oplus \\overline{Q_{0}}$.\n- $T_{2}=\\overline{Q_{2}} \\land \\overline{Q_{1}}$, hence $Q_{2}^{+}=Q_{2}\\oplus(\\overline{Q_{2}} \\land \\overline{Q_{1}})$.\n\nSimplify $Q_{2}^{+}$ using $a\\oplus b=a\\overline{b}+\\overline{a}b$:\n$$\nQ_{2}^{+}=Q_{2} \\land \\overline{(\\overline{Q_{2}}\\land\\overline{Q_{1}})}+\\overline{Q_{2}} \\land (\\overline{Q_{2}}\\land\\overline{Q_{1}})\n=Q_{2}(Q_{2}+Q_{1})+\\overline{Q_{2}}\\overline{Q_{1}}\n=Q_{2}+\\overline{Q_{2}}\\overline{Q_{1}}\n=Q_{2}+\\overline{Q_{1}}.\n$$\n\nThus the synchronous next-state equations are\n$$\nQ_{0}^{+}=\\overline{Q_{0}},\\quad\nQ_{1}^{+}=Q_{1}\\oplus \\overline{Q_{0}},\\quad\nQ_{2}^{+}=Q_{2}+\\overline{Q_{1}}.\n$$\n\nStarting from $Q_{2}Q_{1}Q_{0}=000$ (decimal $0$) and updating all bits synchronously on each clock:\n- From $000$: $Q_{0}^{+}=1$, $Q_{1}^{+}=0\\oplus 1=1$, $Q_{2}^{+}=0+1=1$ gives $111$ (decimal $7$).\n- From $111$: $Q_{0}^{+}=0$, $Q_{1}^{+}=1\\oplus 0=1$, $Q_{2}^{+}=1+0=1$ gives $110$ (decimal $6$).\n- From $110$: $Q_{0}^{+}=1$, $Q_{1}^{+}=1\\oplus 1=0$, $Q_{2}^{+}=1+0=1$ gives $101$ (decimal $5$).\n- From $101$: $Q_{0}^{+}=0$, $Q_{1}^{+}=0\\oplus 0=0$, $Q_{2}^{+}=1+1=1$ gives $100$ (decimal $4$).\n- From $100$: $Q_{0}^{+}=1$, $Q_{1}^{+}=0\\oplus 1=1$, $Q_{2}^{+}=1+1=1$ gives $111$ (decimal $7$).\n- From $111$: as above, goes to $110$ (decimal $6$).\n- From $110$: as above, goes to $101$ (decimal $5$).\n\nTherefore, over the first eight clock positions including the initial state, the decimal sequence is $0,7,6,5,4,7,6,5$, which corresponds to option A.", "answer": "$$\\boxed{A}$$", "id": "1965058"}]}