// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SRAMTemplate_148(
  input          clock,
  input          reset,
  input          io_r_req_valid,
  input  [9:0]   io_r_req_bits_setIdx,
  output         io_r_resp_data_0_valid,
  output [31:0]  io_r_resp_data_0_triggerTag,
  output         io_r_resp_data_1_valid,
  output [31:0]  io_r_resp_data_1_triggerTag,
  output         io_r_resp_data_2_valid,
  output [31:0]  io_r_resp_data_2_triggerTag,
  output         io_r_resp_data_3_valid,
  output [31:0]  io_r_resp_data_3_triggerTag,
  output         io_r_resp_data_4_valid,
  output [31:0]  io_r_resp_data_4_triggerTag,
  output         io_r_resp_data_5_valid,
  output [31:0]  io_r_resp_data_5_triggerTag,
  output         io_r_resp_data_6_valid,
  output [31:0]  io_r_resp_data_6_triggerTag,
  output         io_r_resp_data_7_valid,
  output [31:0]  io_r_resp_data_7_triggerTag,
  output         io_r_resp_data_8_valid,
  output [31:0]  io_r_resp_data_8_triggerTag,
  output         io_r_resp_data_9_valid,
  output [31:0]  io_r_resp_data_9_triggerTag,
  output         io_r_resp_data_10_valid,
  output [31:0]  io_r_resp_data_10_triggerTag,
  output         io_r_resp_data_11_valid,
  output [31:0]  io_r_resp_data_11_triggerTag,
  output         io_r_resp_data_12_valid,
  output [31:0]  io_r_resp_data_12_triggerTag,
  output         io_r_resp_data_13_valid,
  output [31:0]  io_r_resp_data_13_triggerTag,
  output         io_r_resp_data_14_valid,
  output [31:0]  io_r_resp_data_14_triggerTag,
  output         io_r_resp_data_15_valid,
  output [31:0]  io_r_resp_data_15_triggerTag,
  input          io_w_req_valid,
  input  [9:0]   io_w_req_bits_setIdx,
  input          io_w_req_bits_data_0_valid,
  input  [31:0]  io_w_req_bits_data_0_triggerTag,
  input          io_w_req_bits_data_1_valid,
  input  [31:0]  io_w_req_bits_data_1_triggerTag,
  input          io_w_req_bits_data_2_valid,
  input  [31:0]  io_w_req_bits_data_2_triggerTag,
  input          io_w_req_bits_data_3_valid,
  input  [31:0]  io_w_req_bits_data_3_triggerTag,
  input          io_w_req_bits_data_4_valid,
  input  [31:0]  io_w_req_bits_data_4_triggerTag,
  input          io_w_req_bits_data_5_valid,
  input  [31:0]  io_w_req_bits_data_5_triggerTag,
  input          io_w_req_bits_data_6_valid,
  input  [31:0]  io_w_req_bits_data_6_triggerTag,
  input          io_w_req_bits_data_7_valid,
  input  [31:0]  io_w_req_bits_data_7_triggerTag,
  input          io_w_req_bits_data_8_valid,
  input  [31:0]  io_w_req_bits_data_8_triggerTag,
  input          io_w_req_bits_data_9_valid,
  input  [31:0]  io_w_req_bits_data_9_triggerTag,
  input          io_w_req_bits_data_10_valid,
  input  [31:0]  io_w_req_bits_data_10_triggerTag,
  input          io_w_req_bits_data_11_valid,
  input  [31:0]  io_w_req_bits_data_11_triggerTag,
  input          io_w_req_bits_data_12_valid,
  input  [31:0]  io_w_req_bits_data_12_triggerTag,
  input          io_w_req_bits_data_13_valid,
  input  [31:0]  io_w_req_bits_data_13_triggerTag,
  input          io_w_req_bits_data_14_valid,
  input  [31:0]  io_w_req_bits_data_14_triggerTag,
  input          io_w_req_bits_data_15_valid,
  input  [31:0]  io_w_req_bits_data_15_triggerTag,
  input  [15:0]  io_w_req_bits_waymask,
  input          io_broadcast_ram_hold,
  input          io_broadcast_ram_bypass,
  input          io_broadcast_ram_bp_clken,
  input          io_broadcast_ram_aux_clk,
  input          io_broadcast_ram_aux_ckbp,
  input          io_broadcast_ram_mcp_hold,
  input  [63:0]  io_broadcast_ram_ctl,
  input          io_broadcast_cgen,
  input  [10:0]  boreChildrenBd_bore_addr,
  input  [10:0]  boreChildrenBd_bore_addr_rd,
  input  [131:0] boreChildrenBd_bore_wdata,
  input  [3:0]   boreChildrenBd_bore_wmask,
  input          boreChildrenBd_bore_re,
  input          boreChildrenBd_bore_we,
  output [131:0] boreChildrenBd_bore_rdata,
  input          boreChildrenBd_bore_ack,
  input  [3:0]   boreChildrenBd_bore_selectedOH,
  input  [2:0]   boreChildrenBd_bore_array
);

  wire         io_r_req_ready;
  wire [527:0] _array_RW0_rdata;
  wire [10:0]  mbistBd_addr = boreChildrenBd_bore_addr;
  wire [10:0]  mbistBd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire [131:0] mbistBd_wdata = boreChildrenBd_bore_wdata;
  wire [3:0]   mbistBd_wmask = boreChildrenBd_bore_wmask;
  wire         mbistBd_re = boreChildrenBd_bore_re;
  wire         mbistBd_we = boreChildrenBd_bore_we;
  wire         mbistBd_ack = boreChildrenBd_bore_ack;
  wire [3:0]   mbistBd_selectedOH = boreChildrenBd_bore_selectedOH;
  wire [2:0]   mbistBd_array = boreChildrenBd_bore_array;
  wire         rckEn = mbistBd_ack ? mbistBd_re : io_r_req_ready & io_r_req_valid;
  wire         finalRamWen =
    (mbistBd_ack ? mbistBd_we : io_w_req_valid) & ~io_broadcast_ram_hold;
  reg          respReg;
  reg  [527:0] rdataReg;
  reg  [3:0]   selectOHReg;
  wire [131:0] mbistBd_rdata =
    (selectOHReg[0] ? rdataReg[131:0] : 132'h0)
    | (selectOHReg[1] ? rdataReg[263:132] : 132'h0)
    | (selectOHReg[2] ? rdataReg[395:264] : 132'h0)
    | (selectOHReg[3] ? rdataReg[527:396] : 132'h0);
  assign io_r_req_ready = ~io_w_req_valid;
  always @(posedge clock or posedge reset) begin
    if (reset)
      respReg <= 1'h0;
    else
      respReg <= rckEn;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (respReg) begin
      rdataReg <= _array_RW0_rdata;
      selectOHReg <= mbistBd_selectedOH;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:66];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h43; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        respReg = _RANDOM[7'h11][21];
        rdataReg =
          {_RANDOM[7'h31][31:22],
           _RANDOM[7'h32],
           _RANDOM[7'h33],
           _RANDOM[7'h34],
           _RANDOM[7'h35],
           _RANDOM[7'h36],
           _RANDOM[7'h37],
           _RANDOM[7'h38],
           _RANDOM[7'h39],
           _RANDOM[7'h3A],
           _RANDOM[7'h3B],
           _RANDOM[7'h3C],
           _RANDOM[7'h3D],
           _RANDOM[7'h3E],
           _RANDOM[7'h3F],
           _RANDOM[7'h40],
           _RANDOM[7'h41],
           _RANDOM[7'h42][5:0]};
        selectOHReg = _RANDOM[7'h42][9:6];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        respReg = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  sram_array_1p1024x528m33s1h0l1b_l2_pftch_tp_meta array (
    .mbist_dft_ram_bypass   (io_broadcast_ram_bypass),
    .mbist_dft_ram_bp_clken (io_broadcast_ram_bp_clken),
    .RW0_clk                (clock),
    .RW0_addr
      (mbistBd_ack
         ? mbistBd_addr_rd[9:0]
         : finalRamWen ? io_w_req_bits_setIdx : io_r_req_bits_setIdx),
    .RW0_en                 (finalRamWen | rckEn),
    .RW0_wmode              (finalRamWen),
    .RW0_wmask
      (mbistBd_ack
         ? {{4{mbistBd_selectedOH[3]}},
            {4{mbistBd_selectedOH[2]}},
            {4{mbistBd_selectedOH[1]}},
            {4{mbistBd_selectedOH[0]}}} & {2{{2{mbistBd_wmask}}}}
         : io_w_req_bits_waymask),
    .RW0_wdata
      (mbistBd_ack
         ? {2{{2{mbistBd_wdata}}}}
         : {io_w_req_bits_data_15_valid,
            io_w_req_bits_data_15_triggerTag,
            io_w_req_bits_data_14_valid,
            io_w_req_bits_data_14_triggerTag,
            io_w_req_bits_data_13_valid,
            io_w_req_bits_data_13_triggerTag,
            io_w_req_bits_data_12_valid,
            io_w_req_bits_data_12_triggerTag,
            io_w_req_bits_data_11_valid,
            io_w_req_bits_data_11_triggerTag,
            io_w_req_bits_data_10_valid,
            io_w_req_bits_data_10_triggerTag,
            io_w_req_bits_data_9_valid,
            io_w_req_bits_data_9_triggerTag,
            io_w_req_bits_data_8_valid,
            io_w_req_bits_data_8_triggerTag,
            io_w_req_bits_data_7_valid,
            io_w_req_bits_data_7_triggerTag,
            io_w_req_bits_data_6_valid,
            io_w_req_bits_data_6_triggerTag,
            io_w_req_bits_data_5_valid,
            io_w_req_bits_data_5_triggerTag,
            io_w_req_bits_data_4_valid,
            io_w_req_bits_data_4_triggerTag,
            io_w_req_bits_data_3_valid,
            io_w_req_bits_data_3_triggerTag,
            io_w_req_bits_data_2_valid,
            io_w_req_bits_data_2_triggerTag,
            io_w_req_bits_data_1_valid,
            io_w_req_bits_data_1_triggerTag,
            io_w_req_bits_data_0_valid,
            io_w_req_bits_data_0_triggerTag}),
    .RW0_rdata              (_array_RW0_rdata)
  );
  assign io_r_resp_data_0_valid = _array_RW0_rdata[32];
  assign io_r_resp_data_0_triggerTag = _array_RW0_rdata[31:0];
  assign io_r_resp_data_1_valid = _array_RW0_rdata[65];
  assign io_r_resp_data_1_triggerTag = _array_RW0_rdata[64:33];
  assign io_r_resp_data_2_valid = _array_RW0_rdata[98];
  assign io_r_resp_data_2_triggerTag = _array_RW0_rdata[97:66];
  assign io_r_resp_data_3_valid = _array_RW0_rdata[131];
  assign io_r_resp_data_3_triggerTag = _array_RW0_rdata[130:99];
  assign io_r_resp_data_4_valid = _array_RW0_rdata[164];
  assign io_r_resp_data_4_triggerTag = _array_RW0_rdata[163:132];
  assign io_r_resp_data_5_valid = _array_RW0_rdata[197];
  assign io_r_resp_data_5_triggerTag = _array_RW0_rdata[196:165];
  assign io_r_resp_data_6_valid = _array_RW0_rdata[230];
  assign io_r_resp_data_6_triggerTag = _array_RW0_rdata[229:198];
  assign io_r_resp_data_7_valid = _array_RW0_rdata[263];
  assign io_r_resp_data_7_triggerTag = _array_RW0_rdata[262:231];
  assign io_r_resp_data_8_valid = _array_RW0_rdata[296];
  assign io_r_resp_data_8_triggerTag = _array_RW0_rdata[295:264];
  assign io_r_resp_data_9_valid = _array_RW0_rdata[329];
  assign io_r_resp_data_9_triggerTag = _array_RW0_rdata[328:297];
  assign io_r_resp_data_10_valid = _array_RW0_rdata[362];
  assign io_r_resp_data_10_triggerTag = _array_RW0_rdata[361:330];
  assign io_r_resp_data_11_valid = _array_RW0_rdata[395];
  assign io_r_resp_data_11_triggerTag = _array_RW0_rdata[394:363];
  assign io_r_resp_data_12_valid = _array_RW0_rdata[428];
  assign io_r_resp_data_12_triggerTag = _array_RW0_rdata[427:396];
  assign io_r_resp_data_13_valid = _array_RW0_rdata[461];
  assign io_r_resp_data_13_triggerTag = _array_RW0_rdata[460:429];
  assign io_r_resp_data_14_valid = _array_RW0_rdata[494];
  assign io_r_resp_data_14_triggerTag = _array_RW0_rdata[493:462];
  assign io_r_resp_data_15_valid = _array_RW0_rdata[527];
  assign io_r_resp_data_15_triggerTag = _array_RW0_rdata[526:495];
  assign boreChildrenBd_bore_rdata = mbistBd_rdata;
endmodule

