\doxysection{Структуры данных}
Структуры данных с их кратким описанием.\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{structacmp__format}{acmp\+\_\+format}} }{\pageref{structacmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c_m_p___i_n_s_t_r_u_c_t_i_o_n}{ACMP\+\_\+\+INSTRUCTION}} }{\pageref{union_a_c_m_p___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structacnt__format}{acnt\+\_\+format}} }{\pageref{structacnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{ACNT\+\_\+\+INSTRUCTION}} }{\pageref{union_a_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__config__reg}{adc\+\_\+config\+\_\+reg}} }{\pageref{structadc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c__format}{ADC\+\_\+format}} }{\pageref{struct_a_d_c__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c___i_n_s_t_r_u_c_t_i_o_n}{ADC\+\_\+\+INSTRUCTION}} }{\pageref{union_a_d_c___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc_base}{adc\+Base}} \\*ADC Register Frame Definition }{\pageref{structadc_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc_data}{adc\+Data}} \\*ADC Conversion data structure }{\pageref{structadc_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc_l_u_t}{adc\+LUT}} \\*ADC Look-\/\+Up Table }{\pageref{structadc_l_u_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc_l_u_t_entry}{adc\+LUTEntry}} \\*ADC Look-\/\+Up Table Entry }{\pageref{structadc_l_u_t_entry}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c_n_s_t__format}{ADCNST\+\_\+format}} }{\pageref{struct_a_d_c_n_s_t__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_c_n_s_t___i_n_s_t_r_u_c_t_i_o_n}{ADCNST\+\_\+\+INSTRUCTION}} }{\pageref{union_a_d_c_n_s_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_d__format}{ADD\+\_\+format}} }{\pageref{struct_a_d_d__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_d___i_n_s_t_r_u_c_t_i_o_n}{ADD\+\_\+\+INSTRUCTION}} }{\pageref{union_a_d_d___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_m32__format}{ADM32\+\_\+format}} }{\pageref{struct_a_d_m32__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_d_m32___i_n_s_t_r_u_c_t_i_o_n}{ADM32\+\_\+\+INSTRUCTION}} }{\pageref{union_a_d_m32___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_n_d__format}{AND\+\_\+format}} }{\pageref{struct_a_n_d__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_n_d___i_n_s_t_r_u_c_t_i_o_n}{AND\+\_\+\+INSTRUCTION}} }{\pageref{union_a_n_d___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structapcnt__format}{apcnt\+\_\+format}} }{\pageref{structapcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{APCNT\+\_\+\+INSTRUCTION}} }{\pageref{union_a_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbr__format}{br\+\_\+format}} }{\pageref{structbr__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_b_r___i_n_s_t_r_u_c_t_i_o_n}{BR\+\_\+\+INSTRUCTION}} }{\pageref{union_b_r___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_button___state}{Button\+\_\+\+State}} \\*Button entry structure }{\pageref{struct_button___state}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcan__config__reg}{can\+\_\+config\+\_\+reg}} }{\pageref{structcan__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcan_base}{can\+Base}} \\*CAN Register Frame Definition }{\pageref{structcan_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structccmr4__config__reg}{ccmr4\+\_\+config\+\_\+reg}} }{\pageref{structccmr4__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_n_t__format}{CNT\+\_\+format}} }{\pageref{struct_c_n_t__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{CNT\+\_\+\+INSTRUCTION}} }{\pageref{union_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrc__config__reg}{crc\+\_\+config\+\_\+reg}} }{\pageref{structcrc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrc_base}{crc\+Base}} \\*CRC Register Frame Definition }{\pageref{structcrc_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrc_config}{crc\+Config}} \\*CRC configuration for different modes }{\pageref{structcrc_config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrc_mod_config}{crc\+Mod\+Config}} \\*CRC mode specific parameters }{\pageref{structcrc_mod_config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdadm64__format}{dadm64\+\_\+format}} }{\pageref{structdadm64__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_a_d_m64___i_n_s_t_r_u_c_t_i_o_n}{DADM64\+\_\+\+INSTRUCTION}} }{\pageref{union_d_a_d_m64___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdcc__config__reg}{dcc\+\_\+config\+\_\+reg}} }{\pageref{structdcc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdcc_base}{dcc\+Base}} \\*DCC Base Register Definition }{\pageref{structdcc_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_device___bank_type}{Device\+\_\+\+Bank\+Type}} }{\pageref{struct_device___bank_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_device___flash_type}{Device\+\_\+\+Flash\+Type}} }{\pageref{struct_device___flash_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_device___sector_type}{Device\+\_\+\+Sector\+Type}} }{\pageref{struct_device___sector_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdjnz__format}{djnz\+\_\+format}} }{\pageref{structdjnz__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_j_n_z___i_n_s_t_r_u_c_t_i_o_n}{DJNZ\+\_\+\+INSTRUCTION}} }{\pageref{union_d_j_n_z___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdjz__format}{djz\+\_\+format}} }{\pageref{structdjz__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_d_j_z___i_n_s_t_r_u_c_t_i_o_n}{DJZ\+\_\+\+INSTRUCTION}} }{\pageref{union_d_j_z___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structecmp__format}{ecmp\+\_\+format}} }{\pageref{structecmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_c_m_p___i_n_s_t_r_u_c_t_i_o_n}{ECMP\+\_\+\+INSTRUCTION}} }{\pageref{union_e_c_m_p___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structecnt__format}{ecnt\+\_\+format}} }{\pageref{structecnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_e_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{ECNT\+\_\+\+INSTRUCTION}} }{\pageref{union_e_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structefc__config__reg}{efc\+\_\+config\+\_\+reg}} }{\pageref{structefc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structefc_base}{efc\+Base}} \\*Efc Register Frame Definition }{\pageref{structefc_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structeqep__config__reg}{eqep\+\_\+config\+\_\+reg}} }{\pageref{structeqep__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structeqep_b_a_s_e}{eqep\+BASE}} \\*EQEP Register Frame Definition }{\pageref{structeqep_b_a_s_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{structesm__config__reg}{esm\+\_\+config\+\_\+reg}} }{\pageref{structesm__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structesm_base}{esm\+Base}} \\*Esm Register Frame Definition }{\pageref{structesm_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_fee___block_config_type}{Fee\+\_\+\+Block\+Config\+Type}} }{\pageref{struct_fee___block_config_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_fee___virtual_sector_config_type}{Fee\+\_\+\+Virtual\+Sector\+Config\+Type}} }{\pageref{struct_fee___virtual_sector_config_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structflash_w_base}{flash\+WBase}} \\*Flash Wrapper Register Frame Definition }{\pageref{structflash_w_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgio__config__reg}{gio\+\_\+config\+\_\+reg}} }{\pageref{structgio__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgio_base}{gio\+Base}} \\*GIO Base Register Definition }{\pageref{structgio_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgio_port}{gio\+Port}} \\*GIO Port Register Definition }{\pageref{structgio_port}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet1_ram_base}{het1\+Ram\+Base}} }{\pageref{structhet1_ram_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet__config__reg}{het\+\_\+config\+\_\+reg}} }{\pageref{structhet__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet_base}{het\+Base}} \\*HET Register Definition }{\pageref{structhet_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet_instruction_base}{het\+Instruction\+Base}} \\*HET Instruction Definition }{\pageref{structhet_instruction_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet_ram_base}{het\+Ram\+Base}} \\*HET RAM Definition }{\pageref{structhet_ram_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet_signal}{het\+Signal}} \\*HET Signal Definition }{\pageref{structhet_signal}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhtu_base}{htu\+Base}} \\*HTU Base Register Definition }{\pageref{structhtu_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhtu_r_a_m_b_a_s_e__t}{htu\+RAMBASE\+\_\+t}} }{\pageref{structhtu_r_a_m_b_a_s_e__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structiomm_err_fault}{iomm\+Err\+Fault}} \\*IOMM Error and Fault Register Definition }{\pageref{structiomm_err_fault}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlin__config__reg}{lin\+\_\+config\+\_\+reg}} }{\pageref{structlin__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlin_base}{lin\+Base}} \\*LIN Register Definition }{\pageref{structlin_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmcmp__format}{mcmp\+\_\+format}} }{\pageref{structmcmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_m_c_m_p___i_n_s_t_r_u_c_t_i_o_n}{MCMP\+\_\+\+INSTRUCTION}} }{\pageref{union_m_c_m_p___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmemory__format}{memory\+\_\+format}} }{\pageref{structmemory__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmibspi__config__reg}{mibspi\+\_\+config\+\_\+reg}} }{\pageref{structmibspi__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmibspi_base}{mibspi\+Base}} \\*MIBSPI Register Definition }{\pageref{structmibspi_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmibspi_ram_base}{mibspi\+Ram\+Base}} \\*MIBSPI Buffer RAM Definition }{\pageref{structmibspi_ram_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_o_v32__format}{MOV32\+\_\+format}} }{\pageref{struct_m_o_v32__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_m_o_v32___i_n_s_t_r_u_c_t_i_o_n}{MOV32\+\_\+\+INSTRUCTION}} }{\pageref{union_m_o_v32___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmov64__format}{mov64\+\_\+format}} }{\pageref{structmov64__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_m_o_v64___i_n_s_t_r_u_c_t_i_o_n}{MOV64\+\_\+\+INSTRUCTION}} }{\pageref{union_m_o_v64___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_o_r__format}{OR\+\_\+format}} }{\pageref{struct_o_r__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_o_r___i_n_s_t_r_u_c_t_i_o_n}{OR\+\_\+\+INSTRUCTION}} }{\pageref{union_o_r___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpbist__config__reg}{pbist\+\_\+config\+\_\+reg}} }{\pageref{structpbist__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpbist_base}{pbist\+Base}} \\*PBIST Base Register Definition }{\pageref{structpbist_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpcnt__format}{pcnt\+\_\+format}} }{\pageref{structpcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{PCNT\+\_\+\+INSTRUCTION}} }{\pageref{union_p_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpcr__config__reg}{pcr\+\_\+config\+\_\+reg}} }{\pageref{structpcr__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpcr_base}{pcr\+Base}} \\*Pcr Register Frame Definition }{\pageref{structpcr_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structperipheral___frame___select}{peripheral\+\_\+\+Frame\+\_\+\+Select}} }{\pageref{structperipheral___frame___select}}{}
\item\contentsline{section}{\mbox{\hyperlink{structperipheral___memory___chip_select}{peripheral\+\_\+\+Memory\+\_\+\+Chip\+Select}} }{\pageref{structperipheral___memory___chip_select}}{}
\item\contentsline{section}{\mbox{\hyperlink{structperipheral___quad___chip_select}{peripheral\+\_\+\+Quad\+\_\+\+Chip\+Select}} }{\pageref{structperipheral___quad___chip_select}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpinmux__config__reg}{pinmux\+\_\+config\+\_\+reg}} }{\pageref{structpinmux__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpin_mux_base}{pin\+Mux\+Base}} \\*PINMUX Register Definition }{\pageref{structpin_mux_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpin_mux_kicker}{pin\+Mux\+Kicker}} \\*Pin Muxing Kicker Register Definition }{\pageref{structpin_mux_kicker}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpwcnt__format}{pwcnt\+\_\+format}} }{\pageref{structpwcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_p_w_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{PWCNT\+\_\+\+INSTRUCTION}} }{\pageref{union_p_w_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_a_d_m64__format}{RADM64\+\_\+format}} }{\pageref{struct_r_a_d_m64__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_a_d_m64___i_n_s_t_r_u_c_t_i_o_n}{RADM64\+\_\+\+INSTRUCTION}} }{\pageref{union_r_a_d_m64___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrcnt__format}{rcnt\+\_\+format}} }{\pageref{structrcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_r_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{RCNT\+\_\+\+INSTRUCTION}} }{\pageref{union_r_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrti__config__reg}{rti\+\_\+config\+\_\+reg}} }{\pageref{structrti__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrti_base}{rti\+Base}} \\*RTI Register Frame Definition }{\pageref{structrti_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_b_b__format}{SBB\+\_\+format}} }{\pageref{struct_s_b_b__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_b_b___i_n_s_t_r_u_c_t_i_o_n}{SBB\+\_\+\+INSTRUCTION}} }{\pageref{union_s_b_b___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsci__config__reg}{sci\+\_\+config\+\_\+reg}} }{\pageref{structsci__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsci_base}{sci\+Base}} \\*SCI Base Register Definition }{\pageref{structsci_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structscmp__format}{scmp\+\_\+format}} }{\pageref{structscmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_c_m_p___i_n_s_t_r_u_c_t_i_o_n}{SCMP\+\_\+\+INSTRUCTION}} }{\pageref{union_s_c_m_p___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structscnt__format}{scnt\+\_\+format}} }{\pageref{structscnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_c_n_t___i_n_s_t_r_u_c_t_i_o_n}{SCNT\+\_\+\+INSTRUCTION}} }{\pageref{union_s_c_n_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structshft__format}{shft\+\_\+format}} }{\pageref{structshft__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_h_f_t___i_n_s_t_r_u_c_t_i_o_n}{SHFT\+\_\+\+INSTRUCTION}} }{\pageref{union_s_h_f_t___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi__config__reg}{spi\+\_\+config\+\_\+reg}} }{\pageref{structspi__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi_base}{spi\+Base}} \\*SPI Register Definition }{\pageref{structspi_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi_d_a_t1_reg_config}{spi\+DAT1\+Reg\+Config}} \\*SPI data register configuration }{\pageref{structspi_d_a_t1_reg_config}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsram__config__reg}{sram\+\_\+config\+\_\+reg}} }{\pageref{structsram__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structstc__config__reg}{stc\+\_\+config\+\_\+reg}} }{\pageref{structstc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structstc_base}{stc\+Base}} \\*STC Base Register Definition }{\pageref{structstc_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_std___version_info_type}{Std\+\_\+\+Version\+Info\+Type}} }{\pageref{struct_std___version_info_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_u_b__format}{SUB\+\_\+format}} }{\pageref{struct_s_u_b__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_s_u_b___i_n_s_t_r_u_c_t_i_o_n}{SUB\+\_\+\+INSTRUCTION}} }{\pageref{union_s_u_b___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__config__reg}{system\+\_\+config\+\_\+reg}} }{\pageref{structsystem__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem_base1}{system\+Base1}} \\*System Register Frame 1 Definition }{\pageref{structsystem_base1}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem_base2}{system\+Base2}} \\*System Register Frame 2 Definition }{\pageref{structsystem_base2}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtcmflash__config__reg}{tcmflash\+\_\+config\+\_\+reg}} }{\pageref{structtcmflash__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtcram_base}{tcram\+Base}} \\*TCRAM Wrapper Register Frame Definition }{\pageref{structtcram_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i___fee___global_vars_type}{TI\+\_\+\+Fee\+\_\+\+Global\+Vars\+Type}} }{\pageref{struct_t_i___fee___global_vars_type}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_t_i___fee___status_word_type___u_n}{TI\+\_\+\+Fee\+\_\+\+Status\+Word\+Type\+\_\+\+UN}} }{\pageref{union_t_i___fee___status_word_type___u_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structvim__config__reg}{vim\+\_\+config\+\_\+reg}} }{\pageref{structvim__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structvim_base}{vim\+Base}} \\*Vim Register Frame Definition }{\pageref{structvim_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{structvim_ram}{vim\+Ram}} \\*Vim Ram Definition }{\pageref{structvim_ram}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwcap__format}{wcap\+\_\+format}} }{\pageref{structwcap__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_c_a_p___i_n_s_t_r_u_c_t_i_o_n}{WCAP\+\_\+\+INSTRUCTION}} }{\pageref{union_w_c_a_p___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwcape__format}{wcape\+\_\+format}} }{\pageref{structwcape__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_w_c_a_p_e___i_n_s_t_r_u_c_t_i_o_n}{WCAPE\+\_\+\+INSTRUCTION}} }{\pageref{union_w_c_a_p_e___i_n_s_t_r_u_c_t_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_x_o_r__format}{XOR\+\_\+format}} }{\pageref{struct_x_o_r__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_x_o_r___i_n_s_t_r_u_c_t_i_o_n}{XOR\+\_\+\+INSTRUCTION}} }{\pageref{union_x_o_r___i_n_s_t_r_u_c_t_i_o_n}}{}
\end{DoxyCompactList}
