{"vcs1":{"timestamp_begin":1759223881.587608513, "rt":1.41, "ut":0.30, "st":0.13}}
{"vcselab":{"timestamp_begin":1759223883.055568800, "rt":0.61, "ut":0.16, "st":0.07}}
{"link":{"timestamp_begin":1759223883.716279616, "rt":0.21, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759223881.271467939}
{"VCS_COMP_START_TIME": 1759223881.271467939}
{"VCS_COMP_END_TIME": 1759223884.802892136}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 367992}}
{"vcselab": {"peak_mem": 229972}}
