// Seed: 4116889765
module module_0 (
    input  wire  id_0,
    input  wire  id_1,
    input  wand  id_2,
    output wor   id_3,
    output wire  id_4,
    output logic id_5,
    output wor   id_6
);
  logic id_8;
  always id_5 <= 1 & !1;
  logic id_9, id_10 = id_8;
  assign id_8 = -1;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input wand id_2,
    output supply0 id_3,
    input supply1 id_4
);
  initial id_1.id_0 = -1;
  always if (-1) id_1 -= (id_0);
  id_6(
      -1'b0
  );
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic id_7;
  wire id_8;
  logic id_9;
  wire [-1 : -1] id_10;
endmodule
