#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 13 11:11:48 2024
# Process ID: 23100
# Current directory: E:/University/Semester 8/FPGA/Lab/Lab5/part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2508 E:\University\Semester 8\FPGA\Lab\Lab5\part1\part1.xpr
# Log file: E:/University/Semester 8/FPGA/Lab/Lab5/part1/vivado.log
# Journal file: E:/University/Semester 8/FPGA/Lab/Lab5/part1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 844.816 ; gain = 125.254
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Apr 13 11:15:11 2024] Launched synth_1...
Run output will be captured here: E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/synth_1/runme.log
[Sat Apr 13 11:15:11 2024] Launched impl_1...
Run output will be captured here: E:/University/Semester 8/FPGA/Lab/Lab5/part1/part1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/University/Semester 8/FPGA/Lab/Lab5/part1/.Xil/Vivado-23100-DESKTOP-I4AU3JC/dcp0/sign_adder.xdc]
Finished Parsing XDC File [E:/University/Semester 8/FPGA/Lab/Lab5/part1/.Xil/Vivado-23100-DESKTOP-I4AU3JC/dcp0/sign_adder.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1173.812 ; gain = 0.066
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1173.812 ; gain = 0.066
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.848 ; gain = 392.406
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 13 11:18:31 2024...
