
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000096c0  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000026c  20000000  080096c0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000146c  20000270  08009930  0001826c  2**3
                  ALLOC
  3 .comment      00000070  00000000  00000000  0001826c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00001ba8  00000000  00000000  000182e0  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000225dd  00000000  00000000  00019e88  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00006d82  00000000  00000000  0003c465  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000a376  00000000  00000000  000431e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00004844  00000000  00000000  0004d560  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00007630  00000000  00000000  00051da4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00013fa0  00000000  00000000  000593d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .ARM.attributes 00000031  00000000  00000000  0006d374  2**0
                  CONTENTS, READONLY
 12 .debug_ranges 00001b40  00000000  00000000  0006d3a8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 00 01 20 ad 79 00 08 81 05 00 08 83 05 00 08     ... .y..........
 8000010:	85 05 00 08 87 05 00 08 89 05 00 08 00 00 00 00     ................
	...
 800002c:	8b 05 00 08 8d 05 00 08 00 00 00 00 8f 05 00 08     ................
 800003c:	91 05 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .....y...y...y..
 800004c:	c5 05 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .....y...y...y..
 800005c:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 800006c:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 800007c:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 800008c:	bd 05 00 08 c1 05 00 08 f9 79 00 08 f9 79 00 08     .........y...y..
 800009c:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 80000ac:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 80000bc:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 80000cc:	f9 79 00 08 f9 79 00 08 f9 79 00 08 cd 15 00 08     .y...y...y......
 80000dc:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 80000ec:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 80000fc:	f9 79 00 08 f9 79 00 08 8d 48 00 08 f9 79 00 08     .y...y...H...y..
 800010c:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 800011c:	f9 79 00 08 f9 79 00 08 f9 79 00 08 f9 79 00 08     .y...y...y...y..
 800012c:	f9 79 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .y..............
	...
 80001e0:	5f f8 e0 f1                                         _...

080001e4 <main>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
int main(void)
{
 80001e4:	b513      	push	{r0, r1, r4, lr}
	volatile int vcnt=0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	9300      	str	r3, [sp, #0]
	volatile int mscnt=0;
 80001ea:	9301      	str	r3, [sp, #4]

	/* Set Basis System For STM32 Primer2 */
	Set_System();
 80001ec:	f000 fa87 	bl	80006fe <Set_System>

	/* Set SysTickCounter for _delay_ms(); */
	SysTickInit(INTERVAL);
 80001f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001f4:	f000 f946 	bl	8000484 <SysTickInit>

	/* Select GPS-LOGGER/USB-MSC/USB-CDC Mode */
	for(; mscnt<3; mscnt++){
 80001f8:	9801      	ldr	r0, [sp, #4]
 80001fa:	2802      	cmp	r0, #2
 80001fc:	dc17      	bgt.n	800022e <main+0x4a>
		_delay_ms(1000);
 80001fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000202:	f000 f983 	bl	800050c <_delay_ms>
		if(!(GPIO_ReadInputDataBit(GPIOE, KEY_R) | GPIO_ReadInputDataBit(GPIOE, KEY_L))){
 8000206:	4830      	ldr	r0, [pc, #192]	; (80002c8 <main+0xe4>)
 8000208:	2120      	movs	r1, #32
 800020a:	f005 ff25 	bl	8006058 <GPIO_ReadInputDataBit>
 800020e:	4604      	mov	r4, r0
 8000210:	482d      	ldr	r0, [pc, #180]	; (80002c8 <main+0xe4>)
 8000212:	2140      	movs	r1, #64	; 0x40
 8000214:	f005 ff20 	bl	8006058 <GPIO_ReadInputDataBit>
 8000218:	4320      	orrs	r0, r4
 800021a:	f010 0fff 	tst.w	r0, #255	; 0xff
 800021e:	d102      	bne.n	8000226 <main+0x42>
			vcnt = 1;
 8000220:	2301      	movs	r3, #1
 8000222:	9300      	str	r3, [sp, #0]
			break;
 8000224:	e003      	b.n	800022e <main+0x4a>

	/* Set SysTickCounter for _delay_ms(); */
	SysTickInit(INTERVAL);

	/* Select GPS-LOGGER/USB-MSC/USB-CDC Mode */
	for(; mscnt<3; mscnt++){
 8000226:	9901      	ldr	r1, [sp, #4]
 8000228:	1c4a      	adds	r2, r1, #1
 800022a:	9201      	str	r2, [sp, #4]
 800022c:	e7e4      	b.n	80001f8 <main+0x14>
		}
	}
	
	
	/* Install Main GPS tracker Function */
	if(vcnt){
 800022e:	9800      	ldr	r0, [sp, #0]
 8000230:	b128      	cbz	r0, 800023e <main+0x5a>
		xTask 				= gps_task;
 8000232:	4826      	ldr	r0, [pc, #152]	; (80002cc <main+0xe8>)
 8000234:	4a26      	ldr	r2, [pc, #152]	; (80002d0 <main+0xec>)
 8000236:	6010      	str	r0, [r2, #0]
		xUART_IRQ			= conio_IRQ;
 8000238:	4a26      	ldr	r2, [pc, #152]	; (80002d4 <main+0xf0>)
 800023a:	4b27      	ldr	r3, [pc, #156]	; (80002d8 <main+0xf4>)
 800023c:	e03f      	b.n	80002be <main+0xda>
	}
	/* Install USB-CDC VirtualCOM Function */
	else if(GPIO_ReadInputDataBit(GPIOE, KEY_L)){
 800023e:	4822      	ldr	r0, [pc, #136]	; (80002c8 <main+0xe4>)
 8000240:	2140      	movs	r1, #64	; 0x40
 8000242:	f005 ff09 	bl	8006058 <GPIO_ReadInputDataBit>
 8000246:	4c22      	ldr	r4, [pc, #136]	; (80002d0 <main+0xec>)
 8000248:	b1c8      	cbz	r0, 800027e <main+0x9a>
		TaskStat 			= STM32_VCOM;
 800024a:	2002      	movs	r0, #2
 800024c:	4b23      	ldr	r3, [pc, #140]	; (80002dc <main+0xf8>)
 800024e:	6018      	str	r0, [r3, #0]
		xTask 				= cdc_task;
 8000250:	4a23      	ldr	r2, [pc, #140]	; (80002e0 <main+0xfc>)
 8000252:	6022      	str	r2, [r4, #0]
		xUART_IRQ			= CDC_IRQ;
 8000254:	4c23      	ldr	r4, [pc, #140]	; (80002e4 <main+0x100>)
 8000256:	4920      	ldr	r1, [pc, #128]	; (80002d8 <main+0xf4>)
 8000258:	600c      	str	r4, [r1, #0]
		xEP1_IN_Callback  	= CDC_EP1_IN_Callback;
 800025a:	4823      	ldr	r0, [pc, #140]	; (80002e8 <main+0x104>)
 800025c:	4b23      	ldr	r3, [pc, #140]	; (80002ec <main+0x108>)
 800025e:	6018      	str	r0, [r3, #0]
		xEP2_OUT_Callback 	= NOP_Process;
 8000260:	4a23      	ldr	r2, [pc, #140]	; (80002f0 <main+0x10c>)
 8000262:	4c24      	ldr	r4, [pc, #144]	; (80002f4 <main+0x110>)
 8000264:	6022      	str	r2, [r4, #0]
		xEP3_OUT_Callback 	= CDC_EP3_OUT_Callback;
 8000266:	4924      	ldr	r1, [pc, #144]	; (80002f8 <main+0x114>)
 8000268:	4824      	ldr	r0, [pc, #144]	; (80002fc <main+0x118>)
 800026a:	6001      	str	r1, [r0, #0]
		xSOF_Callback     	= CDC_SOF_Callback;
 800026c:	4a24      	ldr	r2, [pc, #144]	; (8000300 <main+0x11c>)
 800026e:	4b25      	ldr	r3, [pc, #148]	; (8000304 <main+0x120>)
 8000270:	601a      	str	r2, [r3, #0]
		xUSB_Istr	      	= CDC_USB_Istr;
 8000272:	4c25      	ldr	r4, [pc, #148]	; (8000308 <main+0x124>)
 8000274:	4925      	ldr	r1, [pc, #148]	; (800030c <main+0x128>)
 8000276:	600c      	str	r4, [r1, #0]
		CDC_SetStructure();
 8000278:	f004 fe72 	bl	8004f60 <CDC_SetStructure>
 800027c:	e020      	b.n	80002c0 <main+0xdc>
	}
	/* Install USB-MSC Function */
	else if(GPIO_ReadInputDataBit(GPIOE, KEY_R)){
 800027e:	4812      	ldr	r0, [pc, #72]	; (80002c8 <main+0xe4>)
 8000280:	2120      	movs	r1, #32
 8000282:	f005 fee9 	bl	8006058 <GPIO_ReadInputDataBit>
 8000286:	4b14      	ldr	r3, [pc, #80]	; (80002d8 <main+0xf4>)
 8000288:	4a12      	ldr	r2, [pc, #72]	; (80002d4 <main+0xf0>)
 800028a:	b1b0      	cbz	r0, 80002ba <main+0xd6>
		TaskStat 			= STM32_MSC;
 800028c:	2001      	movs	r0, #1
 800028e:	4913      	ldr	r1, [pc, #76]	; (80002dc <main+0xf8>)
 8000290:	6008      	str	r0, [r1, #0]
		xTask 				= msc_task;
 8000292:	481f      	ldr	r0, [pc, #124]	; (8000310 <main+0x12c>)
 8000294:	6020      	str	r0, [r4, #0]
		xUART_IRQ			= conio_IRQ;
 8000296:	601a      	str	r2, [r3, #0]
		xEP1_IN_Callback  	= MSC_EP1_IN_Callback;
 8000298:	4c1e      	ldr	r4, [pc, #120]	; (8000314 <main+0x130>)
 800029a:	4b14      	ldr	r3, [pc, #80]	; (80002ec <main+0x108>)
 800029c:	601c      	str	r4, [r3, #0]
		xEP2_OUT_Callback 	= MSC_EP2_OUT_Callback;
 800029e:	4a1e      	ldr	r2, [pc, #120]	; (8000318 <main+0x134>)
 80002a0:	4914      	ldr	r1, [pc, #80]	; (80002f4 <main+0x110>)
 80002a2:	600a      	str	r2, [r1, #0]
		xEP3_OUT_Callback 	= NOP_Process;
 80002a4:	4812      	ldr	r0, [pc, #72]	; (80002f0 <main+0x10c>)
 80002a6:	4c15      	ldr	r4, [pc, #84]	; (80002fc <main+0x118>)
 80002a8:	6020      	str	r0, [r4, #0]
		xSOF_Callback     	= NOP_Process;
 80002aa:	4b16      	ldr	r3, [pc, #88]	; (8000304 <main+0x120>)
 80002ac:	6018      	str	r0, [r3, #0]
		xUSB_Istr	      	= MSC_USB_Istr;
 80002ae:	4a1b      	ldr	r2, [pc, #108]	; (800031c <main+0x138>)
 80002b0:	4916      	ldr	r1, [pc, #88]	; (800030c <main+0x128>)
 80002b2:	600a      	str	r2, [r1, #0]
		MSC_SetStructure();
 80002b4:	f005 fdb4 	bl	8005e20 <MSC_SetStructure>
 80002b8:	e002      	b.n	80002c0 <main+0xdc>
	}
	
	else{ /* Fool Proof */
		xTask 				= gps_task;
 80002ba:	4904      	ldr	r1, [pc, #16]	; (80002cc <main+0xe8>)
 80002bc:	6021      	str	r1, [r4, #0]
		xUART_IRQ			= conio_IRQ;
 80002be:	601a      	str	r2, [r3, #0]
	}

	/* Main Loop */
	while (1)
	{
		xTask();
 80002c0:	4b03      	ldr	r3, [pc, #12]	; (80002d0 <main+0xec>)
 80002c2:	681c      	ldr	r4, [r3, #0]
 80002c4:	47a0      	blx	r4
 80002c6:	e7fb      	b.n	80002c0 <main+0xdc>
 80002c8:	40011800 	.word	0x40011800
 80002cc:	08000d21 	.word	0x08000d21
 80002d0:	20000270 	.word	0x20000270
 80002d4:	08001535 	.word	0x08001535
 80002d8:	20000fec 	.word	0x20000fec
 80002dc:	20000274 	.word	0x20000274
 80002e0:	0800126d 	.word	0x0800126d
 80002e4:	08001241 	.word	0x08001241
 80002e8:	08005055 	.word	0x08005055
 80002ec:	20001334 	.word	0x20001334
 80002f0:	08007305 	.word	0x08007305
 80002f4:	20001330 	.word	0x20001330
 80002f8:	08005115 	.word	0x08005115
 80002fc:	20001338 	.word	0x20001338
 8000300:	08005171 	.word	0x08005171
 8000304:	2000133c 	.word	0x2000133c
 8000308:	08004ab5 	.word	0x08004ab5
 800030c:	20001328 	.word	0x20001328
 8000310:	08001301 	.word	0x08001301
 8000314:	080058a9 	.word	0x080058a9
 8000318:	08005af9 	.word	0x08005af9
 800031c:	08004b31 	.word	0x08004b31

08000320 <SystemInit>:
	@param  None
	@retval None
*/
/**************************************************************************/
void SystemInit (void)
{
 8000320:	b082      	sub	sp, #8
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000322:	4b38      	ldr	r3, [pc, #224]	; (8000404 <SystemInit+0xe4>)
 8000324:	681a      	ldr	r2, [r3, #0]
 8000326:	f042 0001 	orr.w	r0, r2, #1
 800032a:	6018      	str	r0, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800032c:	6859      	ldr	r1, [r3, #4]
 800032e:	4a36      	ldr	r2, [pc, #216]	; (8000408 <SystemInit+0xe8>)
 8000330:	400a      	ands	r2, r1
 8000332:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000334:	6818      	ldr	r0, [r3, #0]
 8000336:	f020 7184 	bic.w	r1, r0, #17301504	; 0x1080000
 800033a:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800033e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000340:	6818      	ldr	r0, [r3, #0]
 8000342:	f420 2180 	bic.w	r1, r0, #262144	; 0x40000
 8000346:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000348:	685a      	ldr	r2, [r3, #4]
 800034a:	f422 00fe 	bic.w	r0, r2, #8323072	; 0x7f0000
 800034e:	6058      	str	r0, [r3, #4]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000350:	f44f 011f 	mov.w	r1, #10420224	; 0x9f0000
 8000354:	6099      	str	r1, [r3, #8]
	@retval None
*/
/**************************************************************************/
static void SetSysClockTo24(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000356:	2200      	movs	r2, #0
 8000358:	9200      	str	r2, [sp, #0]
 800035a:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800035c:	6818      	ldr	r0, [r3, #0]
 800035e:	f440 3180 	orr.w	r1, r0, #65536	; 0x10000
 8000362:	6019      	str	r1, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000364:	4b27      	ldr	r3, [pc, #156]	; (8000404 <SystemInit+0xe4>)
 8000366:	681a      	ldr	r2, [r3, #0]
 8000368:	f402 3000 	and.w	r0, r2, #131072	; 0x20000
 800036c:	9001      	str	r0, [sp, #4]
    StartUpCounter++;  
 800036e:	9900      	ldr	r1, [sp, #0]
 8000370:	1c4a      	adds	r2, r1, #1
 8000372:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000374:	9801      	ldr	r0, [sp, #4]
 8000376:	b918      	cbnz	r0, 8000380 <SystemInit+0x60>
 8000378:	9900      	ldr	r1, [sp, #0]
 800037a:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 800037e:	d1f1      	bne.n	8000364 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f413 3200 	ands.w	r2, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8000386:	bf18      	it	ne
 8000388:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800038a:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800038c:	9801      	ldr	r0, [sp, #4]
 800038e:	2801      	cmp	r0, #1
 8000390:	d005      	beq.n	800039e <SystemInit+0x7e>

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();

  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000392:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000396:	4a1d      	ldr	r2, [pc, #116]	; (800040c <SystemInit+0xec>)
 8000398:	6090      	str	r0, [r2, #8]
 
}
 800039a:	b002      	add	sp, #8
 800039c:	4770      	bx	lr

  if (HSEStatus == (uint32_t)0x01)
  {
 
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 800039e:	491c      	ldr	r1, [pc, #112]	; (8000410 <SystemInit+0xf0>)
 80003a0:	680b      	ldr	r3, [r1, #0]
 80003a2:	f043 0210 	orr.w	r2, r3, #16
 80003a6:	600a      	str	r2, [r1, #0]

    /* Flash 0 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80003a8:	6808      	ldr	r0, [r1, #0]
 80003aa:	f020 0303 	bic.w	r3, r0, #3
 80003ae:	600b      	str	r3, [r1, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 80003b0:	680a      	ldr	r2, [r1, #0]
 80003b2:	600a      	str	r2, [r1, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80003b4:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 80003b8:	6841      	ldr	r1, [r0, #4]
 80003ba:	6041      	str	r1, [r0, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80003bc:	6843      	ldr	r3, [r0, #4]
 80003be:	6043      	str	r3, [r0, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 80003c0:	6842      	ldr	r2, [r0, #4]
 80003c2:	6042      	str	r2, [r0, #4]
 
    /*  PLL configuration:  = (HSE / 2) * 4 = 24 MHz (STM32 Primer2) */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80003c4:	6841      	ldr	r1, [r0, #4]
 80003c6:	f421 137c 	bic.w	r3, r1, #4128768	; 0x3f0000
 80003ca:	6043      	str	r3, [r0, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL4);
 80003cc:	6842      	ldr	r2, [r0, #4]
 80003ce:	f442 2130 	orr.w	r1, r2, #720896	; 0xb0000
 80003d2:	6041      	str	r1, [r0, #4]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003d4:	6803      	ldr	r3, [r0, #0]
 80003d6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80003da:	6002      	str	r2, [r0, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003dc:	4a09      	ldr	r2, [pc, #36]	; (8000404 <SystemInit+0xe4>)
 80003de:	6801      	ldr	r1, [r0, #0]
 80003e0:	0189      	lsls	r1, r1, #6
 80003e2:	d5fb      	bpl.n	80003dc <SystemInit+0xbc>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003e4:	6850      	ldr	r0, [r2, #4]
 80003e6:	f020 0303 	bic.w	r3, r0, #3
 80003ea:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 80003ec:	6851      	ldr	r1, [r2, #4]
 80003ee:	f041 0002 	orr.w	r0, r1, #2
 80003f2:	6050      	str	r0, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 80003f4:	4a03      	ldr	r2, [pc, #12]	; (8000404 <SystemInit+0xe4>)
 80003f6:	6853      	ldr	r3, [r2, #4]
 80003f8:	f003 010c 	and.w	r1, r3, #12
 80003fc:	2908      	cmp	r1, #8
 80003fe:	d1f9      	bne.n	80003f4 <SystemInit+0xd4>
 8000400:	e7c7      	b.n	8000392 <SystemInit+0x72>
 8000402:	bf00      	nop
 8000404:	40021000 	.word	0x40021000
 8000408:	f8ff0000 	.word	0xf8ff0000
 800040c:	e000ed00 	.word	0xe000ed00
 8000410:	40022000 	.word	0x40022000

08000414 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000414:	4a14      	ldr	r2, [pc, #80]	; (8000468 <SystemCoreClockUpdate+0x54>)
 8000416:	6851      	ldr	r1, [r2, #4]
 8000418:	f001 000c 	and.w	r0, r1, #12
  
  switch (tmp)
 800041c:	2804      	cmp	r0, #4
 800041e:	4b13      	ldr	r3, [pc, #76]	; (800046c <SystemCoreClockUpdate+0x58>)
 8000420:	d003      	beq.n	800042a <SystemCoreClockUpdate+0x16>
 8000422:	2808      	cmp	r0, #8
 8000424:	d004      	beq.n	8000430 <SystemCoreClockUpdate+0x1c>
 8000426:	4812      	ldr	r0, [pc, #72]	; (8000470 <SystemCoreClockUpdate+0x5c>)
 8000428:	e000      	b.n	800042c <SystemCoreClockUpdate+0x18>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800042a:	4812      	ldr	r0, [pc, #72]	; (8000474 <SystemCoreClockUpdate+0x60>)
 800042c:	6018      	str	r0, [r3, #0]
      break;
 800042e:	e00f      	b.n	8000450 <SystemCoreClockUpdate+0x3c>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000430:	6851      	ldr	r1, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000432:	6850      	ldr	r0, [r2, #4]
 
      pllmull = ( pllmull >> 18) + 2;
 8000434:	f3c1 4183 	ubfx	r1, r1, #18, #4
 8000438:	3102      	adds	r1, #2
      
      if (pllsource == 0x00)
 800043a:	03c0      	lsls	r0, r0, #15
 800043c:	d401      	bmi.n	8000442 <SystemCoreClockUpdate+0x2e>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800043e:	4a0e      	ldr	r2, [pc, #56]	; (8000478 <SystemCoreClockUpdate+0x64>)
 8000440:	e004      	b.n	800044c <SystemCoreClockUpdate+0x38>
      }
      else
      {
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8000442:	6852      	ldr	r2, [r2, #4]
 8000444:	0390      	lsls	r0, r2, #14
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8000446:	bf4c      	ite	mi
 8000448:	4a0c      	ldrmi	r2, [pc, #48]	; (800047c <SystemCoreClockUpdate+0x68>)
        }
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
 800044a:	4a0a      	ldrpl	r2, [pc, #40]	; (8000474 <SystemCoreClockUpdate+0x60>)
 800044c:	4351      	muls	r1, r2
 800044e:	6019      	str	r1, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000450:	4b05      	ldr	r3, [pc, #20]	; (8000468 <SystemCoreClockUpdate+0x54>)
 8000452:	6859      	ldr	r1, [r3, #4]
 8000454:	f3c1 1003 	ubfx	r0, r1, #4, #4
 8000458:	4a09      	ldr	r2, [pc, #36]	; (8000480 <SystemCoreClockUpdate+0x6c>)
 800045a:	5c11      	ldrb	r1, [r2, r0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <SystemCoreClockUpdate+0x58>)
 800045e:	6818      	ldr	r0, [r3, #0]
 8000460:	fa20 f001 	lsr.w	r0, r0, r1
 8000464:	6018      	str	r0, [r3, #0]
 8000466:	4770      	bx	lr
 8000468:	40021000 	.word	0x40021000
 800046c:	20000010 	.word	0x20000010
 8000470:	007a1200 	.word	0x007a1200
 8000474:	00b71b00 	.word	0x00b71b00
 8000478:	003d0900 	.word	0x003d0900
 800047c:	005b8d80 	.word	0x005b8d80
 8000480:	20000000 	.word	0x20000000

08000484 <SysTickInit>:
	@param	interval: Set Systick timer interval ratio.
    @retval	none
*/
/**************************************************************************/
void SysTickInit(__IO uint32_t interval)
{
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	b087      	sub	sp, #28
 8000488:	9001      	str	r0, [sp, #4]
	/* Making MilliSecond-Order Timer */
	/* Select Clock Source  */
	SysTick_CLKSourceConfig( SysTick_CLKSource_HCLK );
 800048a:	2004      	movs	r0, #4
 800048c:	f005 fd8c 	bl	8005fa8 <SysTick_CLKSourceConfig>

	/* Setup SysTick Timer for 1 msec interrupts  */
	if (SysTick_Config(SystemCoreClock / interval))
 8000490:	9a01      	ldr	r2, [sp, #4]
 8000492:	4d19      	ldr	r5, [pc, #100]	; (80004f8 <SysTickInit+0x74>)
 8000494:	682b      	ldr	r3, [r5, #0]
 8000496:	fbb3 f0f2 	udiv	r0, r3, r2
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800049a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800049e:	d22a      	bcs.n	80004f6 <SysTickInit+0x72>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80004a0:	1e41      	subs	r1, r0, #1
 80004a2:	4b16      	ldr	r3, [pc, #88]	; (80004fc <SysTickInit+0x78>)
 80004a4:	6059      	str	r1, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80004a6:	24f0      	movs	r4, #240	; 0xf0
 80004a8:	4a15      	ldr	r2, [pc, #84]	; (8000500 <SysTickInit+0x7c>)
 80004aa:	f882 4023 	strb.w	r4, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80004ae:	2400      	movs	r4, #0
 80004b0:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004b2:	2007      	movs	r0, #7
 80004b4:	6018      	str	r0, [r3, #0]
		while (1);
	}
	
	/* Making MicroSecond-Order Timer */
	/* Enable timer clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80004b6:	2008      	movs	r0, #8
 80004b8:	2101      	movs	r1, #1
 80004ba:	f005 fef3 	bl	80062a4 <RCC_APB1PeriphClockCmd>

	/* Time base configuration */
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure); 
 80004be:	a803      	add	r0, sp, #12
 80004c0:	f006 f8d0 	bl	8006664 <TIM_TimeBaseStructInit>
	TIM_TimeBaseStructure.TIM_Prescaler = (SystemCoreClock / USEC_INTERVAL) - 1;
 80004c4:	6829      	ldr	r1, [r5, #0]
 80004c6:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <SysTickInit+0x80>)
 80004c8:	fbb1 f2f3 	udiv	r2, r1, r3
 80004cc:	1e50      	subs	r0, r2, #1
 80004ce:	f8ad 000c 	strh.w	r0, [sp, #12]
	TIM_TimeBaseStructure.TIM_Period = UINT16_MAX; 
 80004d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80004d6:	f8ad 1010 	strh.w	r1, [sp, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80004da:	f8ad 4012 	strh.w	r4, [sp, #18]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80004de:	f8ad 400e 	strh.w	r4, [sp, #14]
	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 80004e2:	4809      	ldr	r0, [pc, #36]	; (8000508 <SysTickInit+0x84>)
 80004e4:	a903      	add	r1, sp, #12
 80004e6:	f006 f873 	bl	80065d0 <TIM_TimeBaseInit>

	/* Enable counter */
	TIM_Cmd(TIM5, ENABLE);
 80004ea:	4807      	ldr	r0, [pc, #28]	; (8000508 <SysTickInit+0x84>)
 80004ec:	2101      	movs	r1, #1
 80004ee:	f006 f8c2 	bl	8006676 <TIM_Cmd>
}
 80004f2:	b007      	add	sp, #28
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	e7fe      	b.n	80004f6 <SysTickInit+0x72>
 80004f8:	20000010 	.word	0x20000010
 80004fc:	e000e010 	.word	0xe000e010
 8000500:	e000ed00 	.word	0xe000ed00
 8000504:	000f4240 	.word	0x000f4240
 8000508:	40000c00 	.word	0x40000c00

0800050c <_delay_ms>:
	@param	mSec: 24-bit value due to systick downcount timer
    @retval	none
*/
/**************************************************************************/
void _delay_ms(__IO uint32_t mSec)
{ 
 800050c:	b082      	sub	sp, #8
 800050e:	9001      	str	r0, [sp, #4]
	TimingDelay = mSec;
 8000510:	9a01      	ldr	r2, [sp, #4]
 8000512:	4b03      	ldr	r3, [pc, #12]	; (8000520 <_delay_ms+0x14>)
 8000514:	601a      	str	r2, [r3, #0]

	while(TimingDelay != 0);
 8000516:	6818      	ldr	r0, [r3, #0]
 8000518:	2800      	cmp	r0, #0
 800051a:	d1fc      	bne.n	8000516 <_delay_ms+0xa>
}
 800051c:	b002      	add	sp, #8
 800051e:	4770      	bx	lr
 8000520:	20000278 	.word	0x20000278

08000524 <_delay_us>:
	@param	uSec 
    @retval	none
*/
/**************************************************************************/
void _delay_us(__IO uint16_t uSec)
{
 8000524:	b082      	sub	sp, #8
 8000526:	f8ad 0006 	strh.w	r0, [sp, #6]
	uint16_t start = TIM5->CNT;
 800052a:	4b07      	ldr	r3, [pc, #28]	; (8000548 <_delay_us+0x24>)
 800052c:	8c99      	ldrh	r1, [r3, #36]	; 0x24
 800052e:	b288      	uxth	r0, r1
	/* use 16 bit count wrap around */
	while((uint16_t)(TIM5->CNT - start) <= uSec);
 8000530:	4a05      	ldr	r2, [pc, #20]	; (8000548 <_delay_us+0x24>)
 8000532:	8c91      	ldrh	r1, [r2, #36]	; 0x24
 8000534:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000538:	b29b      	uxth	r3, r3
 800053a:	1a0a      	subs	r2, r1, r0
 800053c:	b291      	uxth	r1, r2
 800053e:	4299      	cmp	r1, r3
 8000540:	d9f6      	bls.n	8000530 <_delay_us+0xc>
					__NOP();
					__NOP();
					__NOP();
					}
	*/
}
 8000542:	b002      	add	sp, #8
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	40000c00 	.word	0x40000c00

0800054c <_sbrk_r>:
#endif

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
 800054c:	b508      	push	{r3, lr}
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
 800054e:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <_sbrk_r+0x2c>)
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	b90a      	cbnz	r2, 8000558 <_sbrk_r+0xc>
		heap_ptr = end;
 8000554:	4809      	ldr	r0, [pc, #36]	; (800057c <_sbrk_r+0x30>)
 8000556:	6018      	str	r0, [r3, #0]
	}
	base = heap_ptr;	/*  Point to end of heap.					*/
 8000558:	6818      	ldr	r0, [r3, #0]
	
	if (heap_ptr + nbytes > _heap_end)
 800055a:	1841      	adds	r1, r0, r1
 800055c:	466b      	mov	r3, sp
 800055e:	4299      	cmp	r1, r3
 8000560:	d906      	bls.n	8000570 <_sbrk_r+0x24>
	{
			errno = ENOMEM;
 8000562:	f007 fa4b 	bl	80079fc <__errno>
 8000566:	210c      	movs	r1, #12
 8000568:	6001      	str	r1, [r0, #0]
			return (caddr_t) -1;
 800056a:	f04f 30ff 	mov.w	r0, #4294967295
 800056e:	bd08      	pop	{r3, pc}
	}
	heap_ptr += nbytes;	/*  Increase heap.							*/
 8000570:	4a01      	ldr	r2, [pc, #4]	; (8000578 <_sbrk_r+0x2c>)
 8000572:	6011      	str	r1, [r2, #0]
	
	return base;		/*  Return pointer to start of new heap area.	*/
}
 8000574:	bd08      	pop	{r3, pc}
 8000576:	bf00      	nop
 8000578:	2000027c 	.word	0x2000027c
 800057c:	200016dc 	.word	0x200016dc

08000580 <NMI_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void NMI_Handler(void)
{
 8000580:	4770      	bx	lr

08000582 <HardFault_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void HardFault_Handler(void)
{
 8000582:	e7fe      	b.n	8000582 <HardFault_Handler>

08000584 <MemManage_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void MemManage_Handler(void)
{
 8000584:	e7fe      	b.n	8000584 <MemManage_Handler>

08000586 <BusFault_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void BusFault_Handler(void)
{
 8000586:	e7fe      	b.n	8000586 <BusFault_Handler>

08000588 <UsageFault_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void UsageFault_Handler(void)
{
 8000588:	e7fe      	b.n	8000588 <UsageFault_Handler>

0800058a <SVC_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void SVC_Handler(void)
{
 800058a:	4770      	bx	lr

0800058c <DebugMon_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void DebugMon_Handler(void)
{
 800058c:	4770      	bx	lr

0800058e <PendSV_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void PendSV_Handler(void)
{
 800058e:	4770      	bx	lr

08000590 <SysTick_Handler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void SysTick_Handler(void)
{
 8000590:	b508      	push	{r3, lr}

/* Inline Static Function */
extern __IO uint32_t TimingDelay;
static inline void TimingDelay_Decrement(void)
{
  if (TimingDelay != 0x00)
 8000592:	4b08      	ldr	r3, [pc, #32]	; (80005b4 <SysTick_Handler+0x24>)
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	b112      	cbz	r2, 800059e <SysTick_Handler+0xe>
  { 
    TimingDelay--;
 8000598:	6818      	ldr	r0, [r3, #0]
 800059a:	1e41      	subs	r1, r0, #1
 800059c:	6019      	str	r1, [r3, #0]
	static int gpslog_acklimit =0;
	
	/* used for delay routine */
	TimingDelay_Decrement();
	/* used for power managements */
	PWR_Mgn();
 800059e:	f000 f95f 	bl	8000860 <PWR_Mgn>
	/* GPS Logger Mode Special */
	if(TaskStat == GPS_LOGGING) ChkAckLimit();
 80005a2:	4b05      	ldr	r3, [pc, #20]	; (80005b8 <SysTick_Handler+0x28>)
 80005a4:	681a      	ldr	r2, [r3, #0]
 80005a6:	b91a      	cbnz	r2, 80005b0 <SysTick_Handler+0x20>
	
	/* key inputs */
	/* JoyInp_Chk(); */
	/* FatFs ralation inputs */
	/*ff_support_timerproc();*/
}
 80005a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* used for delay routine */
	TimingDelay_Decrement();
	/* used for power managements */
	PWR_Mgn();
	/* GPS Logger Mode Special */
	if(TaskStat == GPS_LOGGING) ChkAckLimit();
 80005ac:	f000 bb92 	b.w	8000cd4 <ChkAckLimit>
 80005b0:	bd08      	pop	{r3, pc}
 80005b2:	bf00      	nop
 80005b4:	20000278 	.word	0x20000278
 80005b8:	20000274 	.word	0x20000274

080005bc <USB_HP_CAN1_TX_IRQHandler>:
    @retval	None.
*/
/**************************************************************************/
void USB_HP_CAN1_TX_IRQHandler(void)
{
	CTR_HP();
 80005bc:	f006 bf88 	b.w	80074d0 <CTR_HP>

080005c0 <USB_LP_CAN1_RX0_IRQHandler>:
    @retval	None.
*/
/**************************************************************************/
void USB_LP_CAN1_RX0_IRQHandler(void)
{
	USB_Istr();
 80005c0:	f004 ba70 	b.w	8004aa4 <USB_Istr>

080005c4 <RTC_IRQHandler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void RTC_IRQHandler(void)
{
 80005c4:	4770      	bx	lr

080005c6 <IntToUnicode>:
	@param	value: Receive Buffer length.
    @retval	None.
*/
/**************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 80005c6:	b510      	push	{r4, lr}
	@param	pbuf:  Receive Buffer for 32Bit HEX Stings.
	@param	value: Receive Buffer length.
    @retval	None.
*/
/**************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
 80005c8:	3101      	adds	r1, #1
{
	uint8_t idx = 0;

	for( idx = 0 ; idx < len ; idx ++)
 80005ca:	2300      	movs	r3, #0
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d00e      	beq.n	80005ee <IntToUnicode+0x28>
	{
		if( ((value >> 28)) < 0xA )
 80005d0:	0f04      	lsrs	r4, r0, #28
 80005d2:	2c09      	cmp	r4, #9
 80005d4:	d801      	bhi.n	80005da <IntToUnicode+0x14>
		{
			pbuf[ 2* idx] = (value >> 28) + '0';
 80005d6:	3430      	adds	r4, #48	; 0x30
 80005d8:	e000      	b.n	80005dc <IntToUnicode+0x16>
		}
		else
		{
			pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80005da:	3437      	adds	r4, #55	; 0x37
 80005dc:	f801 4c01 	strb.w	r4, [r1, #-1]
		}

		value = value << 4;
 80005e0:	0100      	lsls	r0, r0, #4
		pbuf[ 2* idx + 1] = 0;
 80005e2:	2400      	movs	r4, #0
 80005e4:	f801 4b02 	strb.w	r4, [r1], #2
/**************************************************************************/
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
	uint8_t idx = 0;

	for( idx = 0 ; idx < len ; idx ++)
 80005e8:	3301      	adds	r3, #1
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	e7ee      	b.n	80005cc <IntToUnicode+0x6>
		}

		value = value << 4;
		pbuf[ 2* idx + 1] = 0;
	}
}
 80005ee:	bd10      	pop	{r4, pc}

080005f0 <LED_Configuration>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void LED_Configuration(void)
{
 80005f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Reduce Power Comsumption */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB |
 80005f2:	207d      	movs	r0, #125	; 0x7d
 80005f4:	2101      	movs	r1, #1
 80005f6:	f005 fe49 	bl	800628c <RCC_APB2PeriphClockCmd>
						   RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD | 
						   RCC_APB2Periph_GPIOE | RCC_APB2Periph_AFIO, ENABLE);

    GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_All;
 80005fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005fe:	f8ad 3004 	strh.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 8000602:	2603      	movs	r6, #3
 8000604:	f88d 6006 	strb.w	r6, [sp, #6]
    GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AIN;
 8000608:	2700      	movs	r7, #0
 800060a:	f88d 7007 	strb.w	r7, [sp, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 800060e:	481f      	ldr	r0, [pc, #124]	; (800068c <LED_Configuration+0x9c>)
 8000610:	a901      	add	r1, sp, #4
 8000612:	f005 fcd5 	bl	8005fc0 <GPIO_Init>
    GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000616:	4d1e      	ldr	r5, [pc, #120]	; (8000690 <LED_Configuration+0xa0>)
 8000618:	4628      	mov	r0, r5
 800061a:	a901      	add	r1, sp, #4
 800061c:	f005 fcd0 	bl	8005fc0 <GPIO_Init>
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000620:	481c      	ldr	r0, [pc, #112]	; (8000694 <LED_Configuration+0xa4>)
 8000622:	a901      	add	r1, sp, #4
 8000624:	f005 fccc 	bl	8005fc0 <GPIO_Init>
    GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000628:	481b      	ldr	r0, [pc, #108]	; (8000698 <LED_Configuration+0xa8>)
 800062a:	a901      	add	r1, sp, #4
 800062c:	f005 fcc8 	bl	8005fc0 <GPIO_Init>
    GPIO_Init(GPIOE, &GPIO_InitStructure);
 8000630:	4c1a      	ldr	r4, [pc, #104]	; (800069c <LED_Configuration+0xac>)
 8000632:	4620      	mov	r0, r4
 8000634:	a901      	add	r1, sp, #4
 8000636:	f005 fcc3 	bl	8005fc0 <GPIO_Init>
	
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB |
 800063a:	207d      	movs	r0, #125	; 0x7d
 800063c:	4639      	mov	r1, r7
 800063e:	f005 fe25 	bl	800628c <RCC_APB2PeriphClockCmd>
						   RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD | 
						   RCC_APB2Periph_GPIOE | RCC_APB2Periph_AFIO, DISABLE);

	/* Enable GPIO_LED clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_LED | RCC_APB2Periph_GPIOB, ENABLE);
 8000642:	2048      	movs	r0, #72	; 0x48
 8000644:	2101      	movs	r1, #1
 8000646:	f005 fe21 	bl	800628c <RCC_APB2PeriphClockCmd>
	
	/* Configure GPIO for LEDs as Output push-pull */
	GPIO_InitStructure.GPIO_Pin 	= LED_GREEN | LED_RED;
 800064a:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 800064e:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_Out_PP;
 8000652:	2010      	movs	r0, #16
 8000654:	f88d 0007 	strb.w	r0, [sp, #7]
	GPIO_Init(GPIO_LED, &GPIO_InitStructure);
 8000658:	4620      	mov	r0, r4
 800065a:	a901      	add	r1, sp, #4
 800065c:	f005 fcb0 	bl	8005fc0 <GPIO_Init>
	
	/* BackLight LED Control */
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_8;
 8000660:	f44f 7680 	mov.w	r6, #256	; 0x100
 8000664:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000668:	4628      	mov	r0, r5
 800066a:	a901      	add	r1, sp, #4
 800066c:	f005 fca8 	bl	8005fc0 <GPIO_Init>
	GPIO_ResetBits(GPIOB,GPIO_Pin_8);	/* LED Backlight is Always OFF in GPS Tracker */
 8000670:	4628      	mov	r0, r5
 8000672:	4631      	mov	r1, r6
 8000674:	f005 fcf8 	bl	8006068 <GPIO_ResetBits>
	
	/* Init LED */
	LED_GRN_OFF();
 8000678:	4620      	mov	r0, r4
 800067a:	2101      	movs	r1, #1
 800067c:	f005 fcf4 	bl	8006068 <GPIO_ResetBits>
	LED_RED_OFF();
 8000680:	4620      	mov	r0, r4
 8000682:	2102      	movs	r1, #2
 8000684:	f005 fcf0 	bl	8006068 <GPIO_ResetBits>
}
 8000688:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800068a:	bf00      	nop
 800068c:	40010800 	.word	0x40010800
 8000690:	40010c00 	.word	0x40010c00
 8000694:	40011000 	.word	0x40011000
 8000698:	40011400 	.word	0x40011400
 800069c:	40011800 	.word	0x40011800

080006a0 <KEY_Configuration>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void KEY_Configuration(void)
{
 80006a0:	b513      	push	{r0, r1, r4, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable 4 input clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80006a2:	2040      	movs	r0, #64	; 0x40
 80006a4:	2101      	movs	r1, #1
 80006a6:	f005 fdf1 	bl	800628c <RCC_APB2PeriphClockCmd>

	/* Configure GPIO for 4 input as Iutput PullDown */
	GPIO_InitStructure.GPIO_Pin 	= KEY_L | KEY_R | KEY_U | KEY_D;
 80006aa:	2378      	movs	r3, #120	; 0x78
 80006ac:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80006b0:	2403      	movs	r4, #3
 80006b2:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IPD;
 80006b6:	2028      	movs	r0, #40	; 0x28
 80006b8:	f88d 0007 	strb.w	r0, [sp, #7]
	GPIO_Init(GPIOE, &GPIO_InitStructure);
 80006bc:	480b      	ldr	r0, [pc, #44]	; (80006ec <KEY_Configuration+0x4c>)
 80006be:	a901      	add	r1, sp, #4
 80006c0:	f005 fc7e 	bl	8005fc0 <GPIO_Init>


	/* Enable Center input clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80006c4:	2004      	movs	r0, #4
 80006c6:	2101      	movs	r1, #1
 80006c8:	f005 fde0 	bl	800628c <RCC_APB2PeriphClockCmd>

	/* Configure GPIO for Center (PBUTTON) input as Input Floating */
	GPIO_InitStructure.GPIO_Pin 	= KEY_CT;
 80006cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d0:	f8ad 1004 	strh.w	r1, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80006d4:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN_FLOATING;
 80006d8:	2204      	movs	r2, #4
 80006da:	f88d 2007 	strb.w	r2, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80006de:	4804      	ldr	r0, [pc, #16]	; (80006f0 <KEY_Configuration+0x50>)
 80006e0:	eb0d 0102 	add.w	r1, sp, r2
 80006e4:	f005 fc6c 	bl	8005fc0 <GPIO_Init>

}
 80006e8:	bd1c      	pop	{r2, r3, r4, pc}
 80006ea:	bf00      	nop
 80006ec:	40011800 	.word	0x40011800
 80006f0:	40010800 	.word	0x40010800

080006f4 <NVIC_Configuration>:
    #ifdef  VECT_TAB_RAM  
      /* Set the Vector Table base location at 0x20000000 + _isr_vectorsram_offs */ 
      NVIC_SetVectorTable(NVIC_VectTab_RAM, (uint32_t)&_isr_vectorsram_offs); 
    #else  /* VECT_TAB_FLASH  */
      /* Set the Vector Table base address at 0x08000000 */
      NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0000);
 80006f4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80006f8:	2100      	movs	r1, #0
 80006fa:	f005 bc4b 	b.w	8005f94 <NVIC_SetVectorTable>

080006fe <Set_System>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void Set_System(void)
{
 80006fe:	b508      	push	{r3, lr}
	/* SystemInit was already executed in asm startup Since StdPeriph V3.2.0 */
	/* SystemInit(); */

	/* Retrive SystemClock Frequency */
	SystemCoreClockUpdate();
 8000700:	f7ff fe88 	bl	8000414 <SystemCoreClockUpdate>

	/* NVIC configuration */
	NVIC_Configuration();
 8000704:	f7ff fff6 	bl	80006f4 <NVIC_Configuration>

	/* Configure the LED on STM32Primer2. */
	LED_Configuration();
 8000708:	f7ff ff72 	bl	80005f0 <LED_Configuration>

	/* Configure the KEY-Input on STM32Primer2. */
	KEY_Configuration();
 800070c:	f7ff ffc8 	bl	80006a0 <KEY_Configuration>

	/* Configure the PWRControl on STM32Primer2. */
	PWR_Configuration();
 8000710:	f000 f910 	bl	8000934 <PWR_Configuration>
	
	/* Configure the RTCModule on STM32Primer2. */
	RTC_Configuration();
 8000714:	f000 fa0c 	bl	8000b30 <RTC_Configuration>

	/* Configure the ADCControl on STM32Primer2. */
	ADC_DMA_Configuration();

}
 8000718:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	
	/* Configure the RTCModule on STM32Primer2. */
	RTC_Configuration();

	/* Configure the ADCControl on STM32Primer2. */
	ADC_DMA_Configuration();
 800071c:	f000 b920 	b.w	8000960 <ADC_DMA_Configuration>

08000720 <Set72>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void Set72(void)
{
 8000720:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	RCC_ClocksTypeDef    RCC_ClockFreq;

    /* Select PLL as system clock source */
    RCC_SYSCLKConfig( RCC_SYSCLKSource_HSI );
 8000722:	2000      	movs	r0, #0
 8000724:	f005 fd22 	bl	800616c <RCC_SYSCLKConfig>

    /* Enable PLL */
    RCC_PLLCmd( DISABLE );
 8000728:	2000      	movs	r0, #0
 800072a:	f005 fd19 	bl	8006160 <RCC_PLLCmd>

    /* PLLCLK = 12MHz * 6 = 72 MHz */
    RCC_PLLConfig( RCC_PLLSource_HSE_Div1, RCC_PLLMul_6 );
 800072e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000732:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8000736:	f005 fd09 	bl	800614c <RCC_PLLConfig>

    /* Enable PLL */
    RCC_PLLCmd( ENABLE );
 800073a:	2001      	movs	r0, #1
 800073c:	f005 fd10 	bl	8006160 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while( RCC_GetFlagStatus( RCC_FLAG_PLLRDY ) == RESET )
 8000740:	2039      	movs	r0, #57	; 0x39
 8000742:	f005 fdc1 	bl	80062c8 <RCC_GetFlagStatus>
 8000746:	2800      	cmp	r0, #0
 8000748:	d0fa      	beq.n	8000740 <Set72+0x20>
        { ; }

    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 800074a:	4b0c      	ldr	r3, [pc, #48]	; (800077c <Set72+0x5c>)
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	f042 0010 	orr.w	r0, r2, #16
 8000752:	6018      	str	r0, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000754:	6819      	ldr	r1, [r3, #0]
 8000756:	f021 0203 	bic.w	r2, r1, #3
 800075a:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;
 800075c:	6818      	ldr	r0, [r3, #0]
 800075e:	f040 0102 	orr.w	r1, r0, #2
 8000762:	6019      	str	r1, [r3, #0]

    /* Select PLL as system clock source */
    RCC_SYSCLKConfig( RCC_SYSCLKSource_PLLCLK );
 8000764:	2002      	movs	r0, #2
 8000766:	f005 fd01 	bl	800616c <RCC_SYSCLKConfig>

    /* Wait till PLL is used as system clock source */
    while( RCC_GetSYSCLKSource() != 0x08 )
 800076a:	f005 fd09 	bl	8006180 <RCC_GetSYSCLKSource>
 800076e:	2808      	cmp	r0, #8
 8000770:	d1fb      	bne.n	800076a <Set72+0x4a>
        { ; }

    /* This function fills a RCC_ClocksTypeDef structure with the current frequencies
    of different on chip clocks (for debug purpose) */
    RCC_GetClocksFreq( &RCC_ClockFreq );
 8000772:	a801      	add	r0, sp, #4
 8000774:	f005 fd30 	bl	80061d8 <RCC_GetClocksFreq>
}
 8000778:	b007      	add	sp, #28
 800077a:	bd00      	pop	{pc}
 800077c:	40022000 	.word	0x40022000

08000780 <USB_Disconnect_Config>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void USB_Disconnect_Config(void)
{
 8000780:	b507      	push	{r0, r1, r2, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable USB_DISCONNECT GPIO clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_DISCONNECT, ENABLE);
 8000782:	2020      	movs	r0, #32
 8000784:	2101      	movs	r1, #1
 8000786:	f005 fd81 	bl	800628c <RCC_APB2PeriphClockCmd>

	/* USB_DISCONNECT_PIN used as USB pull-up */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;
 800078a:	2308      	movs	r3, #8
 800078c:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000790:	2003      	movs	r0, #3
 8000792:	f88d 0006 	strb.w	r0, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 8000796:	2114      	movs	r1, #20
 8000798:	f88d 1007 	strb.w	r1, [sp, #7]
	GPIO_Init(USB_DISCONNECT, &GPIO_InitStructure);
 800079c:	4802      	ldr	r0, [pc, #8]	; (80007a8 <USB_Disconnect_Config+0x28>)
 800079e:	a901      	add	r1, sp, #4
 80007a0:	f005 fc0e 	bl	8005fc0 <GPIO_Init>
}
 80007a4:	bd0e      	pop	{r1, r2, r3, pc}
 80007a6:	bf00      	nop
 80007a8:	40011400 	.word	0x40011400

080007ac <Set_USBClock>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void Set_USBClock(void)
{
 80007ac:	b508      	push	{r3, lr}
	/* Select USBCLK source */
	RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 80007ae:	2000      	movs	r0, #0
 80007b0:	f005 fcee 	bl	8006190 <RCC_USBCLKConfig>

	/* Enable the USB clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80007b4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80007b8:	2101      	movs	r1, #1
}
 80007ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	/* Select USBCLK source */
	RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);

	/* Enable the USB clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80007be:	f005 bd71 	b.w	80062a4 <RCC_APB1PeriphClockCmd>
	...

080007c4 <USB_Cable_Config>:
*/
/**************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{

	if (NewState != DISABLE)
 80007c4:	b118      	cbz	r0, 80007ce <USB_Cable_Config+0xa>
	{
		GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 80007c6:	4804      	ldr	r0, [pc, #16]	; (80007d8 <USB_Cable_Config+0x14>)
 80007c8:	2108      	movs	r1, #8
 80007ca:	f005 bc4d 	b.w	8006068 <GPIO_ResetBits>
	}
	else
	{
		GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 80007ce:	4802      	ldr	r0, [pc, #8]	; (80007d8 <USB_Cable_Config+0x14>)
 80007d0:	2108      	movs	r1, #8
 80007d2:	f005 bc47 	b.w	8006064 <GPIO_SetBits>
 80007d6:	bf00      	nop
 80007d8:	40011400 	.word	0x40011400

080007dc <Get_SerialNum>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void Get_SerialNum(uint8_t* string0,uint8_t* string1)
{
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	4606      	mov	r6, r0
 80007e0:	460d      	mov	r5, r1
	uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

	Device_Serial0 = *(__IO uint32_t*)(0x1FFFF7E8);
 80007e2:	4b0a      	ldr	r3, [pc, #40]	; (800080c <Get_SerialNum+0x30>)
 80007e4:	6818      	ldr	r0, [r3, #0]
	Device_Serial1 = *(__IO uint32_t*)(0x1FFFF7EC);
 80007e6:	4a0a      	ldr	r2, [pc, #40]	; (8000810 <Get_SerialNum+0x34>)
 80007e8:	6814      	ldr	r4, [r2, #0]
	Device_Serial2 = *(__IO uint32_t*)(0x1FFFF7F0);
 80007ea:	1d11      	adds	r1, r2, #4
 80007ec:	680b      	ldr	r3, [r1, #0]

	Device_Serial0 += Device_Serial2;

	if (Device_Serial0 != 0)
 80007ee:	1818      	adds	r0, r3, r0
 80007f0:	d00a      	beq.n	8000808 <Get_SerialNum+0x2c>
	{
		IntToUnicode (Device_Serial0, string0, 8);
 80007f2:	4631      	mov	r1, r6
 80007f4:	2208      	movs	r2, #8
 80007f6:	f7ff fee6 	bl	80005c6 <IntToUnicode>
		IntToUnicode (Device_Serial1, string1, 4);
 80007fa:	4620      	mov	r0, r4
 80007fc:	4629      	mov	r1, r5
 80007fe:	2204      	movs	r2, #4
	}
}
 8000800:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	Device_Serial0 += Device_Serial2;

	if (Device_Serial0 != 0)
	{
		IntToUnicode (Device_Serial0, string0, 8);
		IntToUnicode (Device_Serial1, string1, 4);
 8000804:	f7ff bedf 	b.w	80005c6 <IntToUnicode>
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	bf00      	nop
 800080c:	1ffff7e8 	.word	0x1ffff7e8
 8000810:	1ffff7ec 	.word	0x1ffff7ec

08000814 <GetVbat>:
	@param  None.
    @retval Singned int value at milliVolt order.
*/
/**************************************************************************/
int16_t GetVbat()
{
 8000814:	2300      	movs	r3, #0
    uint16_t vbat;
	static int16_t VBat; /* signed 16bit int */
    int i;

    vbat = 0;
 8000816:	461a      	mov	r2, r3
    for ( i = 0; i < ADC_NB_SAMPLES; i++)
        {
        vbat += ADC_RegularConvertedValueTab[0 + i*ADC_NB_CHANNELS];
 8000818:	490f      	ldr	r1, [pc, #60]	; (8000858 <GetVbat+0x44>)
 800081a:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800081e:	1812      	adds	r2, r2, r0
 8000820:	b292      	uxth	r2, r2
 8000822:	3305      	adds	r3, #5
    uint16_t vbat;
	static int16_t VBat; /* signed 16bit int */
    int i;

    vbat = 0;
    for ( i = 0; i < ADC_NB_SAMPLES; i++)
 8000824:	2b32      	cmp	r3, #50	; 0x32
 8000826:	d1f7      	bne.n	8000818 <GetVbat+0x4>
        {
        vbat += ADC_RegularConvertedValueTab[0 + i*ADC_NB_CHANNELS];
        }
    vbat = vbat / ADC_NB_SAMPLES;
 8000828:	210a      	movs	r1, #10
 800082a:	fbb2 f0f1 	udiv	r0, r2, r1

    vbat = vbat & 0xFFF;
 800082e:	0502      	lsls	r2, r0, #20
    vbat = ( vbat * VDD_VOLTAGE_MV ) / 0x1000;
 8000830:	0d11      	lsrs	r1, r2, #20
 8000832:	f640 23c6 	movw	r3, #2758	; 0xac6
 8000836:	4359      	muls	r1, r3
 8000838:	f3c1 300f 	ubfx	r0, r1, #12, #16
	
	/* Divider bridge  Vbat <-> 1M -<--|-->- 1M <-> Gnd,@STM32 Primer2. */
    vbat *= 2;
 800083c:	0042      	lsls	r2, r0, #1
 800083e:	b292      	uxth	r2, r2

    if ( VBat == -1)
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <GetVbat+0x48>)
 8000842:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000846:	1c48      	adds	r0, r1, #1
 8000848:	d002      	beq.n	8000850 <GetVbat+0x3c>
        {
        VBat = vbat;
        }
    else
        {
        VBat = (VBat>>1) + (vbat>>1);
 800084a:	1048      	asrs	r0, r1, #1
 800084c:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000850:	801a      	strh	r2, [r3, #0]
        }
    return VBat;
}
 8000852:	f9b3 0000 	ldrsh.w	r0, [r3]
 8000856:	4770      	bx	lr
 8000858:	200002d8 	.word	0x200002d8
 800085c:	20000294 	.word	0x20000294

08000860 <PWR_Mgn>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void PWR_Mgn(void)
{
 8000860:	b570      	push	{r4, r5, r6, lr}
static void ShutKey_Chk(void)
{
	/* execute 1mSec every in Systick Timer */
	static uint32_t shutcounts;

	if(GPIO_ReadInputDataBit(GPIOA, KEY_CT)==1)
 8000862:	482c      	ldr	r0, [pc, #176]	; (8000914 <PWR_Mgn+0xb4>)
 8000864:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000868:	f005 fbf6 	bl	8006058 <GPIO_ReadInputDataBit>
 800086c:	2801      	cmp	r0, #1
 800086e:	4b2a      	ldr	r3, [pc, #168]	; (8000918 <PWR_Mgn+0xb8>)
 8000870:	d10e      	bne.n	8000890 <PWR_Mgn+0x30>
		{
			/* Key Pressed sequencery 3000mSec */
			if(++shutcounts > SHUT_TIME)
 8000872:	6818      	ldr	r0, [r3, #0]
 8000874:	1c41      	adds	r1, r0, #1
 8000876:	6019      	str	r1, [r3, #0]
 8000878:	f640 34b8 	movw	r4, #3000	; 0xbb8
 800087c:	42a1      	cmp	r1, r4
 800087e:	d909      	bls.n	8000894 <PWR_Mgn+0x34>
				{
					ShutFileClose();
 8000880:	f000 fa40 	bl	8000d04 <ShutFileClose>
					PWR_OFF();
 8000884:	4825      	ldr	r0, [pc, #148]	; (800091c <PWR_Mgn+0xbc>)
 8000886:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088a:	f005 fbeb 	bl	8006064 <GPIO_SetBits>
 800088e:	e7fe      	b.n	800088e <PWR_Mgn+0x2e>
					for(;;);
				}
		}
	else
		{
			shutcounts = 0;
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
	static uint32_t vbatcounts;
	static uint32_t vbatlow;
	static uint32_t vbatbabyflag=15;
	static uint32_t CurrentVbat;
	
	if(vbatbabyflag)
 8000894:	4c22      	ldr	r4, [pc, #136]	; (8000920 <PWR_Mgn+0xc0>)
 8000896:	6825      	ldr	r5, [r4, #0]
 8000898:	b12d      	cbz	r5, 80008a6 <PWR_Mgn+0x46>
	{
		CurrentVbat = GetVbat();
 800089a:	f7ff ffbb 	bl	8000814 <GetVbat>
 800089e:	4b21      	ldr	r3, [pc, #132]	; (8000924 <PWR_Mgn+0xc4>)
 80008a0:	6018      	str	r0, [r3, #0]
		vbatbabyflag--;
 80008a2:	3d01      	subs	r5, #1
 80008a4:	6025      	str	r5, [r4, #0]
	}
	
	/* execute every 1Sec (about 1024mSec) */
	if(++vbatcounts > 1000 ){
 80008a6:	4820      	ldr	r0, [pc, #128]	; (8000928 <PWR_Mgn+0xc8>)
 80008a8:	6802      	ldr	r2, [r0, #0]
 80008aa:	1c51      	adds	r1, r2, #1
 80008ac:	6001      	str	r1, [r0, #0]
 80008ae:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80008b2:	d92e      	bls.n	8000912 <PWR_Mgn+0xb2>
		vbatcounts =0;
 80008b4:	2400      	movs	r4, #0
 80008b6:	6004      	str	r4, [r0, #0]
		CurrentVbat =  ((CurrentVbat * 3) + (GetVbat()) ) / 4;
 80008b8:	4d1a      	ldr	r5, [pc, #104]	; (8000924 <PWR_Mgn+0xc4>)
 80008ba:	682b      	ldr	r3, [r5, #0]
 80008bc:	2603      	movs	r6, #3
 80008be:	435e      	muls	r6, r3
 80008c0:	f7ff ffa8 	bl	8000814 <GetVbat>
 80008c4:	1980      	adds	r0, r0, r6
 80008c6:	0880      	lsrs	r0, r0, #2
 80008c8:	6028      	str	r0, [r5, #0]
		
		if(CurrentVbat > NO_BAT_VOLTAGE)
 80008ca:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80008ce:	4290      	cmp	r0, r2
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <PWR_Mgn+0xcc>)
 80008d2:	d91d      	bls.n	8000910 <PWR_Mgn+0xb0>
		{
			if(CurrentVbat < MID_BAT_VOLTAGE) 	{BatState = BAT_LOW;}
 80008d4:	f5b0 6f61 	cmp.w	r0, #3600	; 0xe10
 80008d8:	4a15      	ldr	r2, [pc, #84]	; (8000930 <PWR_Mgn+0xd0>)
 80008da:	d206      	bcs.n	80008ea <PWR_Mgn+0x8a>
 80008dc:	2102      	movs	r1, #2
 80008de:	6011      	str	r1, [r2, #0]
			else 								{BatState = BAT_MIDDLE;}
			
			if(CurrentVbat < LIPO_LOWER_VOLT)
 80008e0:	f640 522e 	movw	r2, #3374	; 0xd2e
 80008e4:	4290      	cmp	r0, r2
 80008e6:	d903      	bls.n	80008f0 <PWR_Mgn+0x90>
 80008e8:	e00f      	b.n	800090a <PWR_Mgn+0xaa>
		CurrentVbat =  ((CurrentVbat * 3) + (GetVbat()) ) / 4;
		
		if(CurrentVbat > NO_BAT_VOLTAGE)
		{
			if(CurrentVbat < MID_BAT_VOLTAGE) 	{BatState = BAT_LOW;}
			else 								{BatState = BAT_MIDDLE;}
 80008ea:	2101      	movs	r1, #1
 80008ec:	6011      	str	r1, [r2, #0]
 80008ee:	e00c      	b.n	800090a <PWR_Mgn+0xaa>
			
			if(CurrentVbat < LIPO_LOWER_VOLT)
			{
				if(++vbatlow > LOWER_FILT) 
 80008f0:	6819      	ldr	r1, [r3, #0]
 80008f2:	1c4a      	adds	r2, r1, #1
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	2a0c      	cmp	r2, #12
 80008f8:	d90b      	bls.n	8000912 <PWR_Mgn+0xb2>
				{
					ShutFileClose();
 80008fa:	f000 fa03 	bl	8000d04 <ShutFileClose>
					PWR_OFF();
 80008fe:	4807      	ldr	r0, [pc, #28]	; (800091c <PWR_Mgn+0xbc>)
 8000900:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000904:	f005 fbae 	bl	8006064 <GPIO_SetBits>
 8000908:	e7fe      	b.n	8000908 <PWR_Mgn+0xa8>
					for(;;);
				}
			}
			else
			{
				vbatlow =0;
 800090a:	2000      	movs	r0, #0
 800090c:	6018      	str	r0, [r3, #0]
 800090e:	bd70      	pop	{r4, r5, r6, pc}
			}
		}
		else
		{
				vbatlow =0;
 8000910:	601c      	str	r4, [r3, #0]
 8000912:	bd70      	pop	{r4, r5, r6, pc}
 8000914:	40010800 	.word	0x40010800
 8000918:	2000028c 	.word	0x2000028c
 800091c:	40011000 	.word	0x40011000
 8000920:	20000014 	.word	0x20000014
 8000924:	20000290 	.word	0x20000290
 8000928:	20000288 	.word	0x20000288
 800092c:	20000284 	.word	0x20000284
 8000930:	20000018 	.word	0x20000018

08000934 <PWR_Configuration>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void PWR_Configuration(void)
{
 8000934:	b507      	push	{r0, r1, r2, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIO_PWR clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIO_PWR, ENABLE);
 8000936:	2010      	movs	r0, #16
 8000938:	2101      	movs	r1, #1
 800093a:	f005 fca7 	bl	800628c <RCC_APB2PeriphClockCmd>
	
	/* Configure GPIO for PWR as Output push-pull */
	GPIO_InitStructure.GPIO_Pin 	= SHUTDOWN;
 800093e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000942:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_10MHz;
 8000946:	2001      	movs	r0, #1
 8000948:	f88d 0006 	strb.w	r0, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_Out_PP;
 800094c:	2110      	movs	r1, #16
 800094e:	f88d 1007 	strb.w	r1, [sp, #7]
	GPIO_Init(GPIO_PWR, &GPIO_InitStructure);
 8000952:	4802      	ldr	r0, [pc, #8]	; (800095c <PWR_Configuration+0x28>)
 8000954:	a901      	add	r1, sp, #4
 8000956:	f005 fb33 	bl	8005fc0 <GPIO_Init>
}
 800095a:	bd0e      	pop	{r1, r2, r3, pc}
 800095c:	40011000 	.word	0x40011000

08000960 <ADC_DMA_Configuration>:
/**************************************************************************/
/*! 
    DMA Driving A/D Converter Initialize
*/
/**************************************************************************/
void ADC_DMA_Configuration(void){
 8000960:	b570      	push	{r4, r5, r6, lr}

    /* Clocks for ADC */
    /* Enable DMA clock */
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_GPIOC, ENABLE);
 8000962:	f44f 7004 	mov.w	r0, #528	; 0x210
 8000966:	2101      	movs	r1, #1
 8000968:	f005 fc90 	bl	800628c <RCC_APB2PeriphClockCmd>
    RCC_AHBPeriphClockCmd( RCC_AHBPeriph_DMA1, ENABLE );
 800096c:	2001      	movs	r0, #1
 800096e:	4601      	mov	r1, r0
 8000970:	f005 fc80 	bl	8006274 <RCC_AHBPeriphClockCmd>
    /* GPIO Speed valid for all further GPIO configurations*/
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000974:	4940      	ldr	r1, [pc, #256]	; (8000a78 <ADC_DMA_Configuration+0x118>)
 8000976:	2603      	movs	r6, #3
 8000978:	708e      	strb	r6, [r1, #2]

    /* Configure PC.01 to PC.03 (ADC Channel10-13) as analog input ---------------*/
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 800097a:	230f      	movs	r3, #15
 800097c:	800b      	strh	r3, [r1, #0]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800097e:	2500      	movs	r5, #0
 8000980:	70cd      	strb	r5, [r1, #3]
    GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000982:	483e      	ldr	r0, [pc, #248]	; (8000a7c <ADC_DMA_Configuration+0x11c>)
 8000984:	f005 fb1c 	bl	8005fc0 <GPIO_Init>
 
     /* Enable ADC1 clock */
    RCC_APB2PeriphClockCmd( RCC_APB2Periph_ADC1, ENABLE );
 8000988:	f44f 7000 	mov.w	r0, #512	; 0x200
 800098c:	2101      	movs	r1, #1
 800098e:	f005 fc7d 	bl	800628c <RCC_APB2PeriphClockCmd>
	
  
     /* DMA Channel 1 Configuration */
    DMA_DeInit( DMA1_Channel1 );
 8000992:	483b      	ldr	r0, [pc, #236]	; (8000a80 <ADC_DMA_Configuration+0x120>)
 8000994:	f005 fd60 	bl	8006458 <DMA_DeInit>

    DMA_InitStructure.DMA_PeripheralBaseAddr  = ADC1_DR_Address;
 8000998:	493a      	ldr	r1, [pc, #232]	; (8000a84 <ADC_DMA_Configuration+0x124>)
 800099a:	483b      	ldr	r0, [pc, #236]	; (8000a88 <ADC_DMA_Configuration+0x128>)
 800099c:	6008      	str	r0, [r1, #0]
    DMA_InitStructure.DMA_MemoryBaseAddr      = (uint32_t)ADC_RegularConvertedValueTab;
 800099e:	4a3b      	ldr	r2, [pc, #236]	; (8000a8c <ADC_DMA_Configuration+0x12c>)
 80009a0:	604a      	str	r2, [r1, #4]
    DMA_InitStructure.DMA_DIR                 = DMA_DIR_PeripheralSRC;
 80009a2:	608d      	str	r5, [r1, #8]
    DMA_InitStructure.DMA_BufferSize          = ADC_DMA_SIZE;
 80009a4:	2432      	movs	r4, #50	; 0x32
 80009a6:	60cc      	str	r4, [r1, #12]
    DMA_InitStructure.DMA_PeripheralInc       = DMA_PeripheralInc_Disable;
 80009a8:	610d      	str	r5, [r1, #16]
    DMA_InitStructure.DMA_MemoryInc           = DMA_MemoryInc_Enable;
 80009aa:	2380      	movs	r3, #128	; 0x80
 80009ac:	614b      	str	r3, [r1, #20]
    DMA_InitStructure.DMA_PeripheralDataSize  = DMA_PeripheralDataSize_HalfWord;
 80009ae:	f44f 7080 	mov.w	r0, #256	; 0x100
 80009b2:	6188      	str	r0, [r1, #24]
    DMA_InitStructure.DMA_MemoryDataSize      = DMA_MemoryDataSize_HalfWord;
 80009b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009b8:	61ca      	str	r2, [r1, #28]
    DMA_InitStructure.DMA_Mode                = DMA_Mode_Circular;
 80009ba:	2420      	movs	r4, #32
 80009bc:	620c      	str	r4, [r1, #32]
    DMA_InitStructure.DMA_Priority            = DMA_Priority_Low;
 80009be:	624d      	str	r5, [r1, #36]	; 0x24
    DMA_InitStructure.DMA_M2M                 = DMA_M2M_Disable;
 80009c0:	628d      	str	r5, [r1, #40]	; 0x28
  
	DMA_Init(DMA1_Channel1, &DMA_InitStructure);
 80009c2:	482f      	ldr	r0, [pc, #188]	; (8000a80 <ADC_DMA_Configuration+0x120>)
 80009c4:	f005 fdc0 	bl	8006548 <DMA_Init>
  
    /* Enable DMA Channel 1 */
    DMA_Cmd( DMA1_Channel1, ENABLE );
 80009c8:	482d      	ldr	r0, [pc, #180]	; (8000a80 <ADC_DMA_Configuration+0x120>)
 80009ca:	2101      	movs	r1, #1
 80009cc:	f005 fddc 	bl	8006588 <DMA_Cmd>

    /* ADC1 Configuration ------------------------------------------------------*/
    ADC_InitStructure.ADC_Mode                = ADC_Mode_Independent;
 80009d0:	492f      	ldr	r1, [pc, #188]	; (8000a90 <ADC_DMA_Configuration+0x130>)
 80009d2:	600d      	str	r5, [r1, #0]
    ADC_InitStructure.ADC_ScanConvMode        = ENABLE;
 80009d4:	2401      	movs	r4, #1
 80009d6:	710c      	strb	r4, [r1, #4]
    ADC_InitStructure.ADC_ContinuousConvMode  = ENABLE;
 80009d8:	714c      	strb	r4, [r1, #5]
    ADC_InitStructure.ADC_ExternalTrigConv    = ADC_ExternalTrigConv_None;
 80009da:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80009de:	608b      	str	r3, [r1, #8]
    ADC_InitStructure.ADC_DataAlign           = ADC_DataAlign_Right;
 80009e0:	60cd      	str	r5, [r1, #12]
    ADC_InitStructure.ADC_NbrOfChannel        = ADC_NB_CHANNELS; 
 80009e2:	2505      	movs	r5, #5
 80009e4:	740d      	strb	r5, [r1, #16]

    ADC_Init( ADC1, &ADC_InitStructure );
 80009e6:	482b      	ldr	r0, [pc, #172]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 80009e8:	f005 fc82 	bl	80062f0 <ADC_Init>

	/* Internal TempSence */
    ADC_TempSensorVrefintCmd(ENABLE); /*%%*/
 80009ec:	4620      	mov	r0, r4
 80009ee:	f005 fd27 	bl	8006440 <ADC_TempSensorVrefintCmd>

    /* ADC1 Regular Channel 9 Configuration = Vbatt */
    ADC_RegularChannelConfig( ADC1, ADC_Channel_9,  1, ADC_SampleTime_239Cycles5);
 80009f2:	4828      	ldr	r0, [pc, #160]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 80009f4:	2109      	movs	r1, #9
 80009f6:	4622      	mov	r2, r4
 80009f8:	2307      	movs	r3, #7
 80009fa:	f005 fcca 	bl	8006392 <ADC_RegularChannelConfig>

    /* ADC1 Regular Channel 16 internal temperature */
    ADC_RegularChannelConfig( ADC1, ADC_Channel_16, 2, ADC_SampleTime_55Cycles5 ); 
 80009fe:	4825      	ldr	r0, [pc, #148]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a00:	2110      	movs	r1, #16
 8000a02:	2202      	movs	r2, #2
 8000a04:	462b      	mov	r3, r5
 8000a06:	f005 fcc4 	bl	8006392 <ADC_RegularChannelConfig>

    /* ADC1 Regular Channel 10 to 13 Configuration = touchscreen */
    ADC_RegularChannelConfig( ADC1, ADC_Channel_10, 3, ADC_SampleTime_239Cycles5 ); 
 8000a0a:	4822      	ldr	r0, [pc, #136]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a0c:	210a      	movs	r1, #10
 8000a0e:	4632      	mov	r2, r6
 8000a10:	2307      	movs	r3, #7
 8000a12:	f005 fcbe 	bl	8006392 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig( ADC1, ADC_Channel_12, 4, ADC_SampleTime_239Cycles5 ); 
 8000a16:	481f      	ldr	r0, [pc, #124]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a18:	210c      	movs	r1, #12
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	2307      	movs	r3, #7
 8000a1e:	f005 fcb8 	bl	8006392 <ADC_RegularChannelConfig>
    ADC_RegularChannelConfig( ADC1, ADC_Channel_13, 5, ADC_SampleTime_239Cycles5 );
 8000a22:	481c      	ldr	r0, [pc, #112]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a24:	210d      	movs	r1, #13
 8000a26:	462a      	mov	r2, r5
 8000a28:	2307      	movs	r3, #7
 8000a2a:	f005 fcb2 	bl	8006392 <ADC_RegularChannelConfig>

 
    /* Enable ADC1 external trigger conversion */
    ADC_ExternalTrigConvCmd( ADC1, ENABLE );  /* <==== moved above cal and above enable in circleOS 1.8(a)*/
 8000a2e:	4819      	ldr	r0, [pc, #100]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a30:	4621      	mov	r1, r4
 8000a32:	f005 fcfb 	bl	800642c <ADC_ExternalTrigConvCmd>

    /* Enable ADC1  */
    ADC_Cmd(ADC1, ENABLE);
 8000a36:	4817      	ldr	r0, [pc, #92]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a38:	4621      	mov	r1, r4
 8000a3a:	f005 fc7d 	bl	8006338 <ADC_Cmd>

    /* Enable Vrefint channel 17  Calibrate Internal tempsence */
    ADC_TempSensorVrefintCmd(ENABLE);
 8000a3e:	4620      	mov	r0, r4
 8000a40:	f005 fcfe 	bl	8006440 <ADC_TempSensorVrefintCmd>

    /* Enable ADC1 reset calibaration register */   
    ADC_ResetCalibration(ADC1);
 8000a44:	4813      	ldr	r0, [pc, #76]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a46:	f005 fc89 	bl	800635c <ADC_ResetCalibration>

    /* Check the end of ADC1 reset calibration register */
    while(ADC_GetResetCalibrationStatus(ADC1));
 8000a4a:	4812      	ldr	r0, [pc, #72]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a4c:	f005 fc8b 	bl	8006366 <ADC_GetResetCalibrationStatus>
 8000a50:	2800      	cmp	r0, #0
 8000a52:	d1fa      	bne.n	8000a4a <ADC_DMA_Configuration+0xea>

    /* Start ADC1 calibaration */
    ADC_StartCalibration(ADC1);
 8000a54:	480f      	ldr	r0, [pc, #60]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a56:	f005 fc8a 	bl	800636e <ADC_StartCalibration>
    /* Check the end of ADC1 calibration */
    while(ADC_GetCalibrationStatus(ADC1));
 8000a5a:	480e      	ldr	r0, [pc, #56]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a5c:	f005 fc8c 	bl	8006378 <ADC_GetCalibrationStatus>
 8000a60:	2800      	cmp	r0, #0
 8000a62:	d1fa      	bne.n	8000a5a <ADC_DMA_Configuration+0xfa>
 
  
    /* Enable ADC1's DMA interface */
    ADC_DMACmd( ADC1, ENABLE );
 8000a64:	480b      	ldr	r0, [pc, #44]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a66:	2101      	movs	r1, #1
 8000a68:	f005 fc6f 	bl	800634a <ADC_DMACmd>

    /* Start ADC1 Software Conversion */
    ADC_SoftwareStartConvCmd( ADC1, ENABLE );
 8000a6c:	4809      	ldr	r0, [pc, #36]	; (8000a94 <ADC_DMA_Configuration+0x134>)
 8000a6e:	2101      	movs	r1, #1
  
}
 8000a70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  
    /* Enable ADC1's DMA interface */
    ADC_DMACmd( ADC1, ENABLE );

    /* Start ADC1 Software Conversion */
    ADC_SoftwareStartConvCmd( ADC1, ENABLE );
 8000a74:	f005 bc84 	b.w	8006380 <ADC_SoftwareStartConvCmd>
 8000a78:	2000033c 	.word	0x2000033c
 8000a7c:	40011000 	.word	0x40011000
 8000a80:	40020008 	.word	0x40020008
 8000a84:	200002ac 	.word	0x200002ac
 8000a88:	4001244c 	.word	0x4001244c
 8000a8c:	200002d8 	.word	0x200002d8
 8000a90:	20000298 	.word	0x20000298
 8000a94:	40012400 	.word	0x40012400

08000a98 <Time_ConvUnixToCalendar>:
    Calculate CalendarTime using newlib
	UnixTime -> CalendarTime
*/
/**************************************************************************/
struct tm Time_ConvUnixToCalendar(time_t t)
{
 8000a98:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000a9a:	4606      	mov	r6, r0
 8000a9c:	a802      	add	r0, sp, #8
 8000a9e:	f840 1d04 	str.w	r1, [r0, #-4]!
	struct tm *t_tm;
	t_tm = localtime(&t);
 8000aa2:	f006 ffb1 	bl	8007a08 <localtime>
	t_tm->tm_year += 1900;
 8000aa6:	6943      	ldr	r3, [r0, #20]
 8000aa8:	f203 716c 	addw	r1, r3, #1900	; 0x76c
 8000aac:	6141      	str	r1, [r0, #20]
	return *t_tm;
 8000aae:	4634      	mov	r4, r6
 8000ab0:	4605      	mov	r5, r0
 8000ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ab6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ab8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aba:	6828      	ldr	r0, [r5, #0]
 8000abc:	6020      	str	r0, [r4, #0]
}
 8000abe:	4630      	mov	r0, r6
 8000ac0:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08000ac2 <Time_GetCalendarTime>:
/*! 
    Interface newlib time module between STM32uC RTC.
*/
/**************************************************************************/
struct tm Time_GetCalendarTime(void)
{
 8000ac2:	b510      	push	{r4, lr}
 8000ac4:	4604      	mov	r4, r0
	time_t t_t;
	struct tm t_tm;

	t_t = (time_t)RTC_GetCounter();
 8000ac6:	f005 fe03 	bl	80066d0 <RTC_GetCounter>
 8000aca:	4601      	mov	r1, r0
	t_tm = Time_ConvUnixToCalendar(t_t);
 8000acc:	4620      	mov	r0, r4
 8000ace:	f7ff ffe3 	bl	8000a98 <Time_ConvUnixToCalendar>
	return t_tm;
}
 8000ad2:	4620      	mov	r0, r4
 8000ad4:	bd10      	pop	{r4, pc}

08000ad6 <Time_SetUnixTime>:
/*! 
    Interface newlib time module between STM32uC RTC.
*/
/**************************************************************************/
void Time_SetUnixTime(time_t t)
{
 8000ad6:	b510      	push	{r4, lr}
 8000ad8:	4604      	mov	r4, r0
	PWR_BackupAccessCmd(ENABLE);
 8000ada:	2001      	movs	r0, #1
 8000adc:	f005 ffe0 	bl	8006aa0 <PWR_BackupAccessCmd>
	RTC_WaitForLastTask();
 8000ae0:	f005 fe2a 	bl	8006738 <RTC_WaitForLastTask>
	RTC_SetCounter((uint32_t)t);
 8000ae4:	4620      	mov	r0, r4
 8000ae6:	f005 fe07 	bl	80066f8 <RTC_SetCounter>
	RTC_WaitForLastTask();
 8000aea:	f005 fe25 	bl	8006738 <RTC_WaitForLastTask>
	PWR_BackupAccessCmd(DISABLE);
 8000aee:	2000      	movs	r0, #0
	return;
}
 8000af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	PWR_BackupAccessCmd(ENABLE);
	RTC_WaitForLastTask();
	RTC_SetCounter((uint32_t)t);
	RTC_WaitForLastTask();
	PWR_BackupAccessCmd(DISABLE);
 8000af4:	f005 bfd4 	b.w	8006aa0 <PWR_BackupAccessCmd>

08000af8 <Time_SetCalendarTime>:
/*! 
    Interface newlib time module between STM32uC RTC.
*/
/**************************************************************************/
void Time_SetCalendarTime(struct tm t)
{
 8000af8:	b084      	sub	sp, #16
 8000afa:	b530      	push	{r4, r5, lr}
 8000afc:	b08b      	sub	sp, #44	; 0x2c
 8000afe:	ac0e      	add	r4, sp, #56	; 0x38
 8000b00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b04:	ac01      	add	r4, sp, #4
 8000b06:	ad0e      	add	r5, sp, #56	; 0x38
 8000b08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b10:	682b      	ldr	r3, [r5, #0]
 8000b12:	6023      	str	r3, [r4, #0]
	Calendar -> TimeUnixTime
*/
/**************************************************************************/
time_t Time_ConvCalendarToUnix(struct tm t)
{
	t.tm_year -= 1900;
 8000b14:	9806      	ldr	r0, [sp, #24]
 8000b16:	f2a0 716c 	subw	r1, r0, #1900	; 0x76c
 8000b1a:	9106      	str	r1, [sp, #24]

	return mktime(&t);
 8000b1c:	a801      	add	r0, sp, #4
 8000b1e:	f007 f8af 	bl	8007c80 <mktime>
    Interface newlib time module between STM32uC RTC.
*/
/**************************************************************************/
void Time_SetCalendarTime(struct tm t)
{
	Time_SetUnixTime(Time_ConvCalendarToUnix(t));
 8000b22:	f7ff ffd8 	bl	8000ad6 <Time_SetUnixTime>
	return;
}
 8000b26:	b00b      	add	sp, #44	; 0x2c
 8000b28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <RTC_Configuration>:
/*! 
    RealTimeClockmodule Initialize
*/
/**************************************************************************/
void RTC_Configuration(void)
{
 8000b30:	b570      	push	{r4, r5, r6, lr}
 8000b32:	b086      	sub	sp, #24

	if (BKP_ReadBackupRegister(BKP_DR5) != 0xA5A5) {
 8000b34:	2014      	movs	r0, #20
 8000b36:	f005 ffa3 	bl	8006a80 <BKP_ReadBackupRegister>
 8000b3a:	f24a 54a5 	movw	r4, #42405	; 0xa5a5
 8000b3e:	42a0      	cmp	r0, r4
		/* Backup data register value is not correct or not yet programmed (when
		   the first time the program is executed) */

		/* CK_RTC clock selection */
		RCC_APB1PeriphClockCmd( RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE );
 8000b40:	f04f 50c0 	mov.w	r0, #402653184	; 0x18000000
 8000b44:	f04f 0101 	mov.w	r1, #1
*/
/**************************************************************************/
void RTC_Configuration(void)
{

	if (BKP_ReadBackupRegister(BKP_DR5) != 0xA5A5) {
 8000b48:	d04f      	beq.n	8000bea <RTC_Configuration+0xba>
		/* Backup data register value is not correct or not yet programmed (when
		   the first time the program is executed) */

		/* CK_RTC clock selection */
		RCC_APB1PeriphClockCmd( RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE );
 8000b4a:	f005 fbab 	bl	80062a4 <RCC_APB1PeriphClockCmd>

		/* LSI clock stabilization time */
		/* for(i=0;i<5000;i++) { ; } */

		/* Allow access to BKP Domain */
		PWR_BackupAccessCmd(ENABLE);
 8000b4e:	2001      	movs	r0, #1
 8000b50:	f005 ffa6 	bl	8006aa0 <PWR_BackupAccessCmd>
		
		/* Write Baby Flag */
		BKP_WriteBackupRegister(BKP_DR5, 0xA5A5);
 8000b54:	2014      	movs	r0, #20
 8000b56:	4621      	mov	r1, r4
 8000b58:	f005 ff84 	bl	8006a64 <BKP_WriteBackupRegister>
	
		/* Reset Backup Domain */
		BKP_DeInit();
 8000b5c:	f005 ff79 	bl	8006a52 <BKP_DeInit>

		/* Enable LSE */
		RCC_LSEConfig(RCC_LSE_ON);
 8000b60:	2001      	movs	r0, #1
 8000b62:	f005 fb1b 	bl	800619c <RCC_LSEConfig>

		/* Wait till LSE is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET) { ; }
 8000b66:	2041      	movs	r0, #65	; 0x41
 8000b68:	f005 fbae 	bl	80062c8 <RCC_GetFlagStatus>
 8000b6c:	2800      	cmp	r0, #0
 8000b6e:	d0fa      	beq.n	8000b66 <RTC_Configuration+0x36>

		/* Select LSE as RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8000b70:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000b74:	f005 fb22 	bl	80061bc <RCC_RTCCLKConfig>

		/* Enable RTC Clock */
		RCC_RTCCLKCmd(ENABLE);
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f005 fb27 	bl	80061cc <RCC_RTCCLKCmd>

		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8000b7e:	f005 fddb 	bl	8006738 <RTC_WaitForLastTask>

		/* Enable the RTC Second */
		RTC_ITConfig(RTC_IT_SEC, ENABLE);
 8000b82:	2001      	movs	r0, #1
 8000b84:	4601      	mov	r1, r0
 8000b86:	f005 fd83 	bl	8006690 <RTC_ITConfig>

		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8000b8a:	f005 fdd5 	bl	8006738 <RTC_WaitForLastTask>

		/* Set RTC prescaler: set RTC period to 1sec */
		RTC_SetPrescaler(32767); /* RTC period = RTCCLK/RTC_PR = (32.768 KHz)/(32767+1) */
 8000b8e:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8000b92:	f005 fdc1 	bl	8006718 <RTC_SetPrescaler>

		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8000b96:	f005 fdcf 	bl	8006738 <RTC_WaitForLastTask>

		/* Set initial value */
		rtc.tm_year = 2009;
 8000b9a:	4c1a      	ldr	r4, [pc, #104]	; (8000c04 <RTC_Configuration+0xd4>)
 8000b9c:	f240 73d9 	movw	r3, #2009	; 0x7d9
 8000ba0:	6163      	str	r3, [r4, #20]
		rtc.tm_mon = (7)-1;
 8000ba2:	2006      	movs	r0, #6
 8000ba4:	6120      	str	r0, [r4, #16]
		rtc.tm_mday = 15;
 8000ba6:	210f      	movs	r1, #15
 8000ba8:	60e1      	str	r1, [r4, #12]
		rtc.tm_hour = 23;
 8000baa:	2217      	movs	r2, #23
 8000bac:	60a2      	str	r2, [r4, #8]
		rtc.tm_min = 45;
 8000bae:	262d      	movs	r6, #45	; 0x2d
 8000bb0:	6066      	str	r6, [r4, #4]
		rtc.tm_sec = 45;
 8000bb2:	4625      	mov	r5, r4
 8000bb4:	f845 6b10 	str.w	r6, [r5], #16
		Time_SetCalendarTime(rtc);
 8000bb8:	466e      	mov	r6, sp
 8000bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bbc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000bbe:	682b      	ldr	r3, [r5, #0]
 8000bc0:	6033      	str	r3, [r6, #0]
 8000bc2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000bc6:	f7ff ff97 	bl	8000af8 <Time_SetCalendarTime>

		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8000bca:	f005 fdb5 	bl	8006738 <RTC_WaitForLastTask>

		/* Allow access to BKP Domain */
		PWR_BackupAccessCmd(ENABLE);
 8000bce:	2001      	movs	r0, #1
 8000bd0:	f005 ff66 	bl	8006aa0 <PWR_BackupAccessCmd>
		
		/* Write Baby Flag */
		BKP_WriteBackupRegister(BKP_DR5, 0xA5A5);
 8000bd4:	2014      	movs	r0, #20
 8000bd6:	f24a 51a5 	movw	r1, #42405	; 0xa5a5
 8000bda:	f005 ff43 	bl	8006a64 <BKP_WriteBackupRegister>

		/* Lock access to BKP Domain */
		PWR_BackupAccessCmd(DISABLE);
 8000bde:	2000      	movs	r0, #0
		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();

	}

}
 8000be0:	b006      	add	sp, #24
 8000be2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		
		/* Write Baby Flag */
		BKP_WriteBackupRegister(BKP_DR5, 0xA5A5);

		/* Lock access to BKP Domain */
		PWR_BackupAccessCmd(DISABLE);
 8000be6:	f005 bf5b 	b.w	8006aa0 <PWR_BackupAccessCmd>

	} else {

		/* CK_RTC clock selection */
		RCC_APB1PeriphClockCmd( RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE );
 8000bea:	f005 fb5b 	bl	80062a4 <RCC_APB1PeriphClockCmd>

		/* Wait for RTC registers synchronization */
		RTC_WaitForSynchro();
 8000bee:	f005 fdad 	bl	800674c <RTC_WaitForSynchro>
		
		/* Enable the RTC Second */
		RTC_ITConfig(RTC_IT_SEC, ENABLE);
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	f005 fd4b 	bl	8006690 <RTC_ITConfig>
		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();

	}

}
 8000bfa:	b006      	add	sp, #24
 8000bfc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		
		/* Enable the RTC Second */
		RTC_ITConfig(RTC_IT_SEC, ENABLE);
		
		/* Wait until last write operation on RTC registers has finished */
		RTC_WaitForLastTask();
 8000c00:	f005 bd9a 	b.w	8006738 <RTC_WaitForLastTask>
 8000c04:	20000340 	.word	0x20000340

08000c08 <get_line_GPS>:
/*! 
	0: Power fail occured, >0: Number of bytes received.
*/
/**************************************************************************/
static uint8_t get_line_GPS(void)	
{
 8000c08:	b510      	push	{r4, lr}
	uint16_t c, i = 0;
 8000c0a:	2400      	movs	r4, #0

	for (;;) {
		/* Get a char from the incoming stream */
		c = xfunc_in();
 8000c0c:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <get_line_GPS+0x2c>)
 8000c0e:	6818      	ldr	r0, [r3, #0]
 8000c10:	4780      	blx	r0
		if (!c || (i == 0 && c != '$')) continue;
 8000c12:	2800      	cmp	r0, #0
 8000c14:	d0fa      	beq.n	8000c0c <get_line_GPS+0x4>
 8000c16:	b90c      	cbnz	r4, 8000c1c <get_line_GPS+0x14>
 8000c18:	2824      	cmp	r0, #36	; 0x24
 8000c1a:	d1f6      	bne.n	8000c0a <get_line_GPS+0x2>
		Buff[i++] = c;
 8000c1c:	4906      	ldr	r1, [pc, #24]	; (8000c38 <get_line_GPS+0x30>)
 8000c1e:	5508      	strb	r0, [r1, r4]
 8000c20:	3401      	adds	r4, #1
 8000c22:	b2a4      	uxth	r4, r4
		if (c == '\n') break;
 8000c24:	280a      	cmp	r0, #10
 8000c26:	d003      	beq.n	8000c30 <get_line_GPS+0x28>
		if (i >= sizeof(Buff)) i = 0;
 8000c28:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8000c2c:	d2ed      	bcs.n	8000c0a <get_line_GPS+0x2>
 8000c2e:	e7ed      	b.n	8000c0c <get_line_GPS+0x4>
	}
	return i;
}
 8000c30:	b2e0      	uxtb	r0, r4
 8000c32:	bd10      	pop	{r4, pc}
 8000c34:	2000120c 	.word	0x2000120c
 8000c38:	200005d0 	.word	0x200005d0

08000c3c <gp_val>:
)
{
	uint8_t n, m;


	n = *db++ - '0';
 8000c3c:	7802      	ldrb	r2, [r0, #0]
 8000c3e:	3a30      	subs	r2, #48	; 0x30
 8000c40:	b2d1      	uxtb	r1, r2
	if (n >= 10) return 0;
 8000c42:	2909      	cmp	r1, #9
 8000c44:	d809      	bhi.n	8000c5a <gp_val+0x1e>
	m = *db - '0';
 8000c46:	7843      	ldrb	r3, [r0, #1]
 8000c48:	3b30      	subs	r3, #48	; 0x30
 8000c4a:	b2da      	uxtb	r2, r3
	if (m >= 10) return 0;
 8000c4c:	2a09      	cmp	r2, #9
 8000c4e:	d804      	bhi.n	8000c5a <gp_val+0x1e>

	return n * 10 + m;
 8000c50:	200a      	movs	r0, #10
 8000c52:	fb00 2101 	mla	r1, r0, r1, r2
 8000c56:	b2c8      	uxtb	r0, r1
 8000c58:	4770      	bx	lr
{
	uint8_t n, m;


	n = *db++ - '0';
	if (n >= 10) return 0;
 8000c5a:	2000      	movs	r0, #0
	m = *db - '0';
	if (m >= 10) return 0;

	return n * 10 + m;
}
 8000c5c:	4770      	bx	lr
	...

08000c60 <gp_comp.constprop.0>:
	Compare sentence header string.
	Correspond     :false
	Not Correspond :true
*/
/**************************************************************************/
static uint8_t gp_comp(uint8_t *str1, const char *str2)
 8000c60:	2300      	movs	r3, #0
{
	uint8_t c;

	do {
		c = *str2++;
 8000c62:	5cc2      	ldrb	r2, [r0, r3]
	} while (c && c == *str1++);
 8000c64:	b122      	cbz	r2, 8000c70 <gp_comp.constprop.0+0x10>
 8000c66:	4903      	ldr	r1, [pc, #12]	; (8000c74 <gp_comp.constprop.0+0x14>)
 8000c68:	5c59      	ldrb	r1, [r3, r1]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	428a      	cmp	r2, r1
 8000c6e:	d0f8      	beq.n	8000c62 <gp_comp.constprop.0+0x2>
	return c;
}
 8000c70:	4610      	mov	r0, r2
 8000c72:	4770      	bx	lr
 8000c74:	200005d0 	.word	0x200005d0

08000c78 <gp_col.constprop.1>:
			}

			/* Gms-g6a(MT3333) Support */
			else if (!gp_comp(Buff,"$GNRMC"))
			{
				p = gp_col(Buff,GPRMC_COL_VALID);
 8000c78:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <gp_col.constprop.1+0x20>)
) 
{
	uint8_t c;


	while (col) {
 8000c7a:	b158      	cbz	r0, 8000c94 <gp_col.constprop.1+0x1c>
 8000c7c:	461a      	mov	r2, r3
		do {
			c = *buf++;
 8000c7e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8000c82:	4613      	mov	r3, r2
			if (c <= ' ') return NULL;
 8000c84:	2920      	cmp	r1, #32
 8000c86:	d904      	bls.n	8000c92 <gp_col.constprop.1+0x1a>
		} while (c != ',');
 8000c88:	292c      	cmp	r1, #44	; 0x2c
 8000c8a:	d1f8      	bne.n	8000c7e <gp_col.constprop.1+0x6>
		col--;
 8000c8c:	3801      	subs	r0, #1
 8000c8e:	b2c0      	uxtb	r0, r0
 8000c90:	e7f3      	b.n	8000c7a <gp_col.constprop.1+0x2>


	while (col) {
		do {
			c = *buf++;
			if (c <= ' ') return NULL;
 8000c92:	2300      	movs	r3, #0
		} while (c != ',');
		col--;
	}
	return (uint8_t*)buf;
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	4770      	bx	lr
 8000c98:	200005d0 	.word	0x200005d0

08000c9c <get_fattime>:
/*! 
	RealTimeClock function
*/
/**************************************************************************/
uint32_t get_fattime (void)
{
 8000c9c:	b510      	push	{r4, lr}
	/* Get local time */
	rtc_gettime(&ff_rtc);
 8000c9e:	4c0c      	ldr	r4, [pc, #48]	; (8000cd0 <get_fattime+0x34>)
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	f003 fec5 	bl	8004a30 <rtc_gettime>

	/* Pack date and time into a DWORD variable */
	return	  ((DWORD)(ff_rtc.year - 1980) << 25)
			| ((DWORD)ff_rtc.month << 21)
			| ((DWORD)ff_rtc.mday << 16)
 8000ca6:	78e2      	ldrb	r2, [r4, #3]
	/* Get local time */
	rtc_gettime(&ff_rtc);

	/* Pack date and time into a DWORD variable */
	return	  ((DWORD)(ff_rtc.year - 1980) << 25)
			| ((DWORD)ff_rtc.month << 21)
 8000ca8:	78a3      	ldrb	r3, [r4, #2]
 8000caa:	0558      	lsls	r0, r3, #21
 8000cac:	ea40 4102 	orr.w	r1, r0, r2, lsl #16
			| ((DWORD)ff_rtc.mday << 16)
			| ((DWORD)ff_rtc.hour << 11)
 8000cb0:	7962      	ldrb	r2, [r4, #5]
	rtc_gettime(&ff_rtc);

	/* Pack date and time into a DWORD variable */
	return	  ((DWORD)(ff_rtc.year - 1980) << 25)
			| ((DWORD)ff_rtc.month << 21)
			| ((DWORD)ff_rtc.mday << 16)
 8000cb2:	ea41 23c2 	orr.w	r3, r1, r2, lsl #11
			| ((DWORD)ff_rtc.hour << 11)
			| ((DWORD)ff_rtc.min << 5)
 8000cb6:	79a0      	ldrb	r0, [r4, #6]

	/* Pack date and time into a DWORD variable */
	return	  ((DWORD)(ff_rtc.year - 1980) << 25)
			| ((DWORD)ff_rtc.month << 21)
			| ((DWORD)ff_rtc.mday << 16)
			| ((DWORD)ff_rtc.hour << 11)
 8000cb8:	ea43 1140 	orr.w	r1, r3, r0, lsl #5
			| ((DWORD)ff_rtc.min << 5)
			| ((DWORD)ff_rtc.sec >> 1);
 8000cbc:	79e2      	ldrb	r2, [r4, #7]
	/* Pack date and time into a DWORD variable */
	return	  ((DWORD)(ff_rtc.year - 1980) << 25)
			| ((DWORD)ff_rtc.month << 21)
			| ((DWORD)ff_rtc.mday << 16)
			| ((DWORD)ff_rtc.hour << 11)
			| ((DWORD)ff_rtc.min << 5)
 8000cbe:	ea41 0352 	orr.w	r3, r1, r2, lsr #1
{
	/* Get local time */
	rtc_gettime(&ff_rtc);

	/* Pack date and time into a DWORD variable */
	return	  ((DWORD)(ff_rtc.year - 1980) << 25)
 8000cc2:	8820      	ldrh	r0, [r4, #0]
 8000cc4:	f2a0 71bc 	subw	r1, r0, #1980	; 0x7bc
			| ((DWORD)ff_rtc.month << 21)
			| ((DWORD)ff_rtc.mday << 16)
			| ((DWORD)ff_rtc.hour << 11)
			| ((DWORD)ff_rtc.min << 5)
			| ((DWORD)ff_rtc.sec >> 1);
}
 8000cc8:	ea43 6041 	orr.w	r0, r3, r1, lsl #25
 8000ccc:	bd10      	pop	{r4, pc}
 8000cce:	bf00      	nop
 8000cd0:	200005c4 	.word	0x200005c4

08000cd4 <ChkAckLimit>:
/*! 
	Acklowledge Limit.
*/
/**************************************************************************/
void ChkAckLimit(void)
{
 8000cd4:	b510      	push	{r4, lr}

	if(ack_limit++ > ACK_LIMIT*1000){
 8000cd6:	4c09      	ldr	r4, [pc, #36]	; (8000cfc <ChkAckLimit+0x28>)
 8000cd8:	6823      	ldr	r3, [r4, #0]
 8000cda:	1c5a      	adds	r2, r3, #1
 8000cdc:	6022      	str	r2, [r4, #0]
 8000cde:	f241 3088 	movw	r0, #5000	; 0x1388
 8000ce2:	4283      	cmp	r3, r0
 8000ce4:	d908      	bls.n	8000cf8 <ChkAckLimit+0x24>
		/* Wakeup(For MT333x) */
		cputs("$PMTK000*32\r\n");
 8000ce6:	4806      	ldr	r0, [pc, #24]	; (8000d00 <ChkAckLimit+0x2c>)
 8000ce8:	f000 fc1a 	bl	8001520 <cputs>
		_delay_us(10000);
 8000cec:	f242 7010 	movw	r0, #10000	; 0x2710
 8000cf0:	f7ff fc18 	bl	8000524 <_delay_us>
		ack_limit =0;
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	6021      	str	r1, [r4, #0]
 8000cf8:	bd10      	pop	{r4, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200005cc 	.word	0x200005cc
 8000d00:	0800899a 	.word	0x0800899a

08000d04 <ShutFileClose>:
/*! 
	File Close Function(gloval).
*/
/**************************************************************************/
void ShutFileClose(void)
{
 8000d04:	b508      	push	{r3, lr}
	if(l_stat==STBY_STATE) return;
 8000d06:	4b04      	ldr	r3, [pc, #16]	; (8000d18 <ShutFileClose+0x14>)
 8000d08:	6818      	ldr	r0, [r3, #0]
 8000d0a:	b120      	cbz	r0, 8000d16 <ShutFileClose+0x12>
	
shutstat:
	if(f_close(&File1)) {goto shutstat;}
 8000d0c:	4803      	ldr	r0, [pc, #12]	; (8000d1c <ShutFileClose+0x18>)
 8000d0e:	f001 ff3d 	bl	8002b8c <f_close>
 8000d12:	2800      	cmp	r0, #0
 8000d14:	d1fa      	bne.n	8000d0c <ShutFileClose+0x8>
 8000d16:	bd08      	pop	{r3, pc}
 8000d18:	200007d0 	.word	0x200007d0
 8000d1c:	20000364 	.word	0x20000364

08000d20 <gps_task>:
/*! 
    Main GPS Task Routine.
*/
/**************************************************************************/
void gps_task(void)
{
 8000d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d22:	b08f      	sub	sp, #60	; 0x3c
	uint8_t  *p = NULL;
	uint16_t b;
	UINT s;
	volatile uint16_t c_sync=0;
 8000d24:	2400      	movs	r4, #0
 8000d26:	f8ad 4032 	strh.w	r4, [sp, #50]	; 0x32
	time_t utc;

	/* If MTK chip baud is 38400bps,then... */
	conio_init(GPS_UART_PORT,38400);
 8000d2a:	2002      	movs	r0, #2
 8000d2c:	f44f 4116 	mov.w	r1, #38400	; 0x9600
 8000d30:	f000 fb36 	bl	80013a0 <conio_init>
	/* Set to 9600 bps forcely */
	cputs("$PMTK251,9600*17\r\n");
 8000d34:	488c      	ldr	r0, [pc, #560]	; (8000f68 <gps_task+0x248>)
 8000d36:	f000 fbf3 	bl	8001520 <cputs>
	/* Wait Send String(instead of USART_TXBuffer_FreeSpace()*/
	_delay_ms(200);
 8000d3a:	20c8      	movs	r0, #200	; 0xc8
 8000d3c:	f7ff fbe6 	bl	800050c <_delay_ms>

	/* Enable Anti Interference Control(for MT333x Only!) */
	cputs("$PMTK286,1*23\r\n");
 8000d40:	488a      	ldr	r0, [pc, #552]	; (8000f6c <gps_task+0x24c>)
 8000d42:	f000 fbed 	bl	8001520 <cputs>
	/* Wait Send String(instead of USART_TXBuffer_FreeSpace()*/
	_delay_ms(200);
 8000d46:	20c8      	movs	r0, #200	; 0xc8
 8000d48:	f7ff fbe0 	bl	800050c <_delay_ms>

	/* Set UART and redirect to stdio */
	conio_init(GPS_UART_PORT,GPS_UART_BAUD);
 8000d4c:	2002      	movs	r0, #2
 8000d4e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8000d52:	f000 fb25 	bl	80013a0 <conio_init>
	xfunc_out = putch;
 8000d56:	4a86      	ldr	r2, [pc, #536]	; (8000f70 <gps_task+0x250>)
 8000d58:	4b86      	ldr	r3, [pc, #536]	; (8000f74 <gps_task+0x254>)
 8000d5a:	601a      	str	r2, [r3, #0]
	xfunc_in  = xgetc;
 8000d5c:	4886      	ldr	r0, [pc, #536]	; (8000f78 <gps_task+0x258>)
 8000d5e:	4987      	ldr	r1, [pc, #540]	; (8000f7c <gps_task+0x25c>)
 8000d60:	6008      	str	r0, [r1, #0]

	/* Mount FatFs */
	f_mount(0, &Fatfs[0]);
 8000d62:	4620      	mov	r0, r4
 8000d64:	4986      	ldr	r1, [pc, #536]	; (8000f80 <gps_task+0x260>)
 8000d66:	f001 fd73 	bl	8002850 <f_mount>

	for (;;) {
startstat:
		/* "Wait for GPS Valid Data Acquisition" State */
		l_stat = STBY_STATE;
 8000d6a:	2500      	movs	r5, #0
 8000d6c:	4e85      	ldr	r6, [pc, #532]	; (8000f84 <gps_task+0x264>)
 8000d6e:	6035      	str	r5, [r6, #0]
		LED_RED_ON();
 8000d70:	4885      	ldr	r0, [pc, #532]	; (8000f88 <gps_task+0x268>)
 8000d72:	2102      	movs	r1, #2
 8000d74:	f005 f976 	bl	8006064 <GPIO_SetBits>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8000d78:	bf30      	wfi
		/* Wait for valid RMC sentence. */
		do {
			__WFI();
			do{
				b = get_line_GPS();
 8000d7a:	f7ff ff45 	bl	8000c08 <get_line_GPS>
				/* Got UART String ? */
				if (b) break;
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	d0fb      	beq.n	8000d7a <gps_task+0x5a>
			}while(1);

			/* UART String Received */
			LED_RED_OFF();
 8000d82:	4881      	ldr	r0, [pc, #516]	; (8000f88 <gps_task+0x268>)
 8000d84:	2102      	movs	r1, #2
 8000d86:	f005 f96f 	bl	8006068 <GPIO_ResetBits>
			LED_GRN_ON();
 8000d8a:	487f      	ldr	r0, [pc, #508]	; (8000f88 <gps_task+0x268>)
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	f005 f969 	bl	8006064 <GPIO_SetBits>
	
			/* Get GPRMC & GNRMC Valid Flag Column */ 
			if (!gp_comp(Buff, "$GPRMC") || !gp_comp(Buff, "$GNRMC")){
 8000d92:	487e      	ldr	r0, [pc, #504]	; (8000f8c <gps_task+0x26c>)
 8000d94:	f7ff ff64 	bl	8000c60 <gp_comp.constprop.0>
 8000d98:	b118      	cbz	r0, 8000da2 <gps_task+0x82>
 8000d9a:	487d      	ldr	r0, [pc, #500]	; (8000f90 <gps_task+0x270>)
 8000d9c:	f7ff ff60 	bl	8000c60 <gp_comp.constprop.0>
 8000da0:	b938      	cbnz	r0, 8000db2 <gps_task+0x92>
				/* Skip this execution When not a GPRMC or GNRMC Sentence */
				p = gp_col(Buff,GPRMC_COL_VALID);
 8000da2:	2002      	movs	r0, #2
 8000da4:	f7ff ff68 	bl	8000c78 <gp_col.constprop.1>
 8000da8:	4604      	mov	r4, r0
				LED_GRN_OFF();
 8000daa:	4877      	ldr	r0, [pc, #476]	; (8000f88 <gps_task+0x268>)
 8000dac:	2101      	movs	r1, #1
 8000dae:	f005 f95b 	bl	8006068 <GPIO_ResetBits>
			}
			ack_limit =0;
 8000db2:	2700      	movs	r7, #0
 8000db4:	4a77      	ldr	r2, [pc, #476]	; (8000f94 <gps_task+0x274>)
 8000db6:	6017      	str	r7, [r2, #0]
		} while (!p || *p != 'A'); /* Valid Flag ? */
 8000db8:	2c00      	cmp	r4, #0
 8000dba:	d0dd      	beq.n	8000d78 <gps_task+0x58>
 8000dbc:	7823      	ldrb	r3, [r4, #0]
 8000dbe:	2b41      	cmp	r3, #65	; 0x41
 8000dc0:	d1da      	bne.n	8000d78 <gps_task+0x58>


		/* "GPS Sentence Logging" State */
		l_stat = LOGGING_STATE;
 8000dc2:	2401      	movs	r4, #1
 8000dc4:	486f      	ldr	r0, [pc, #444]	; (8000f84 <gps_task+0x264>)
 8000dc6:	6004      	str	r4, [r0, #0]
		LED_RED_OFF();
 8000dc8:	486f      	ldr	r0, [pc, #444]	; (8000f88 <gps_task+0x268>)
 8000dca:	2102      	movs	r1, #2
 8000dcc:	f005 f94c 	bl	8006068 <GPIO_ResetBits>
		LED_GRN_OFF();
 8000dd0:	486d      	ldr	r0, [pc, #436]	; (8000f88 <gps_task+0x268>)
 8000dd2:	4621      	mov	r1, r4
 8000dd4:	f005 f948 	bl	8006068 <GPIO_ResetBits>

		/* Synchronize STM32 RTC Module */
		p = gp_col(Buff,GPRMC_COL_HMS);
 8000dd8:	4620      	mov	r0, r4
 8000dda:	f7ff ff4d 	bl	8000c78 <gp_col.constprop.1>
 8000dde:	4605      	mov	r5, r0
		/* if (!p) break; */
		rtc.tm_hour = gp_val(p);
 8000de0:	f7ff ff2c 	bl	8000c3c <gp_val>
 8000de4:	4f6c      	ldr	r7, [pc, #432]	; (8000f98 <gps_task+0x278>)
 8000de6:	60b8      	str	r0, [r7, #8]
		rtc.tm_min  = gp_val(p+2);
 8000de8:	1ca8      	adds	r0, r5, #2
 8000dea:	f7ff ff27 	bl	8000c3c <gp_val>
 8000dee:	6078      	str	r0, [r7, #4]
		rtc.tm_sec  = gp_val(p+4);
 8000df0:	1d28      	adds	r0, r5, #4
 8000df2:	f7ff ff23 	bl	8000c3c <gp_val>
 8000df6:	6038      	str	r0, [r7, #0]
		p = gp_col(Buff,GPRMC_COL_YMD);
 8000df8:	2009      	movs	r0, #9
 8000dfa:	f7ff ff3d 	bl	8000c78 <gp_col.constprop.1>
 8000dfe:	4604      	mov	r4, r0
		/* if (!p) break; */
		rtc.tm_mday = gp_val(p);
 8000e00:	f7ff ff1c 	bl	8000c3c <gp_val>
 8000e04:	60f8      	str	r0, [r7, #12]
		rtc.tm_mon  = gp_val(p+2) - 1;
 8000e06:	1ca0      	adds	r0, r4, #2
 8000e08:	f7ff ff18 	bl	8000c3c <gp_val>
 8000e0c:	1e41      	subs	r1, r0, #1
 8000e0e:	6139      	str	r1, [r7, #16]
		rtc.tm_year = gp_val(p+4) + 100;
 8000e10:	1d20      	adds	r0, r4, #4
 8000e12:	f7ff ff13 	bl	8000c3c <gp_val>
 8000e16:	3064      	adds	r0, #100	; 0x64
 8000e18:	6178      	str	r0, [r7, #20]

		utc = mktime(&rtc);				/* Get UNIX epoch Time */
 8000e1a:	4638      	mov	r0, r7
 8000e1c:	f006 ff30 	bl	8007c80 <mktime>
		utc += 3600 * 9;				/* Create Time in JST*/
 8000e20:	f500 40fd 	add.w	r0, r0, #32384	; 0x7e80
		Time_SetUnixTime(utc);			/* Set UNIX epoch Time */
 8000e24:	3010      	adds	r0, #16
 8000e26:	f7ff fe56 	bl	8000ad6 <Time_SetUnixTime>

		/* Get a FileName */
		rtc = Time_GetCalendarTime();
 8000e2a:	a802      	add	r0, sp, #8
 8000e2c:	f7ff fe49 	bl	8000ac2 <Time_GetCalendarTime>
 8000e30:	463d      	mov	r5, r7
 8000e32:	ae02      	add	r6, sp, #8
 8000e34:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000e36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e38:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000e3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e3c:	6832      	ldr	r2, [r6, #0]
 8000e3e:	602a      	str	r2, [r5, #0]
		sprintf((char*)Buff,"%02u%02u%02u.log",
 8000e40:	697a      	ldr	r2, [r7, #20]
 8000e42:	2564      	movs	r5, #100	; 0x64
 8000e44:	fb92 f6f5 	sdiv	r6, r2, r5
 8000e48:	4603      	mov	r3, r0
 8000e4a:	68f8      	ldr	r0, [r7, #12]
 8000e4c:	9000      	str	r0, [sp, #0]
 8000e4e:	4853      	ldr	r0, [pc, #332]	; (8000f9c <gps_task+0x27c>)
 8000e50:	4953      	ldr	r1, [pc, #332]	; (8000fa0 <gps_task+0x280>)
 8000e52:	fb05 2216 	mls	r2, r5, r6, r2
 8000e56:	3301      	adds	r3, #1
 8000e58:	f007 f9f4 	bl	8008244 <siprintf>
						rtc.tm_year % 100,
						rtc.tm_mon+1,
						rtc.tm_mday);

		/* Open or Create logfile */
		if (f_open(&File1, (const char*)Buff, FA_OPEN_ALWAYS | FA_WRITE) ||
 8000e5c:	4f51      	ldr	r7, [pc, #324]	; (8000fa4 <gps_task+0x284>)
 8000e5e:	4638      	mov	r0, r7
 8000e60:	494e      	ldr	r1, [pc, #312]	; (8000f9c <gps_task+0x27c>)
 8000e62:	2212      	movs	r2, #18
 8000e64:	f001 fd04 	bl	8002870 <f_open>
 8000e68:	2800      	cmp	r0, #0
 8000e6a:	d173      	bne.n	8000f54 <gps_task+0x234>
		    f_lseek(&File1, File1.fsize)) {goto errstat;}
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	68f9      	ldr	r1, [r7, #12]
 8000e70:	f001 fe93 	bl	8002b9a <f_lseek>
						rtc.tm_year % 100,
						rtc.tm_mon+1,
						rtc.tm_mday);

		/* Open or Create logfile */
		if (f_open(&File1, (const char*)Buff, FA_OPEN_ALWAYS | FA_WRITE) ||
 8000e74:	2800      	cmp	r0, #0
 8000e76:	d16d      	bne.n	8000f54 <gps_task+0x234>
		    f_lseek(&File1, File1.fsize)) {goto errstat;}

		/* Logging GPS Data */
		while ((b = get_line_GPS()) > 0)
 8000e78:	f7ff fec6 	bl	8000c08 <get_line_GPS>
 8000e7c:	4605      	mov	r5, r0
 8000e7e:	2800      	cmp	r0, #0
 8000e80:	f43f af73 	beq.w	8000d6a <gps_task+0x4a>
		{

			if (!gp_comp(Buff,"$GPGGA"))
 8000e84:	4848      	ldr	r0, [pc, #288]	; (8000fa8 <gps_task+0x288>)
 8000e86:	f7ff feeb 	bl	8000c60 <gp_comp.constprop.0>
 8000e8a:	b938      	cbnz	r0, 8000e9c <gps_task+0x17c>
			{
				p = gp_col(Buff,GPGGA_POS_TYPE);
 8000e8c:	2006      	movs	r0, #6
 8000e8e:	f7ff fef3 	bl	8000c78 <gp_col.constprop.1>
 8000e92:	4604      	mov	r4, r0
				if(*p != '0'){ /* 0 is invalid tracking data */
 8000e94:	7802      	ldrb	r2, [r0, #0]
 8000e96:	2a30      	cmp	r2, #48	; 0x30
 8000e98:	d10b      	bne.n	8000eb2 <gps_task+0x192>
 8000e9a:	e019      	b.n	8000ed0 <gps_task+0x1b0>
					LED_RED_ON();
					if (f_write(&File1, Buff, b, &s) || b != s) {goto errstat;}
				}
			}

			else if (!gp_comp(Buff,"$GPRMC"))
 8000e9c:	483b      	ldr	r0, [pc, #236]	; (8000f8c <gps_task+0x26c>)
 8000e9e:	f7ff fedf 	bl	8000c60 <gp_comp.constprop.0>
 8000ea2:	b9a8      	cbnz	r0, 8000ed0 <gps_task+0x1b0>
			{
				p = gp_col(Buff,GPRMC_COL_VALID);
 8000ea4:	2002      	movs	r0, #2
 8000ea6:	f7ff fee7 	bl	8000c78 <gp_col.constprop.1>
 8000eaa:	4604      	mov	r4, r0
				if(*p == 'A'){
 8000eac:	7801      	ldrb	r1, [r0, #0]
 8000eae:	2941      	cmp	r1, #65	; 0x41
 8000eb0:	d10e      	bne.n	8000ed0 <gps_task+0x1b0>
					LED_RED_ON();
 8000eb2:	4835      	ldr	r0, [pc, #212]	; (8000f88 <gps_task+0x268>)
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	f005 f8d5 	bl	8006064 <GPIO_SetBits>
					if (f_write(&File1, Buff, b, &s) || b != s) {goto errstat;}
 8000eba:	483a      	ldr	r0, [pc, #232]	; (8000fa4 <gps_task+0x284>)
 8000ebc:	4937      	ldr	r1, [pc, #220]	; (8000f9c <gps_task+0x27c>)
 8000ebe:	462a      	mov	r2, r5
 8000ec0:	ab0d      	add	r3, sp, #52	; 0x34
 8000ec2:	f001 fd6d 	bl	80029a0 <f_write>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	d144      	bne.n	8000f54 <gps_task+0x234>
 8000eca:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8000ecc:	42b5      	cmp	r5, r6
 8000ece:	d141      	bne.n	8000f54 <gps_task+0x234>
				}
			}

			/* Gms-g6a(MT3333) Support */
			if (!gp_comp(Buff,"$GNGGA"))
 8000ed0:	4836      	ldr	r0, [pc, #216]	; (8000fac <gps_task+0x28c>)
 8000ed2:	f7ff fec5 	bl	8000c60 <gp_comp.constprop.0>
 8000ed6:	b938      	cbnz	r0, 8000ee8 <gps_task+0x1c8>
			{
				p = gp_col(Buff,GPGGA_POS_TYPE);
 8000ed8:	2006      	movs	r0, #6
 8000eda:	f7ff fecd 	bl	8000c78 <gp_col.constprop.1>
 8000ede:	4604      	mov	r4, r0
				if(*p != '0'){ /* 0 is invalid tracking data */
 8000ee0:	7800      	ldrb	r0, [r0, #0]
 8000ee2:	2830      	cmp	r0, #48	; 0x30
 8000ee4:	d10b      	bne.n	8000efe <gps_task+0x1de>
 8000ee6:	e018      	b.n	8000f1a <gps_task+0x1fa>
					if (f_write(&File1, Buff, b, &s) || b != s) {goto errstat;}
				}
			}

			/* Gms-g6a(MT3333) Support */
			else if (!gp_comp(Buff,"$GNRMC"))
 8000ee8:	4829      	ldr	r0, [pc, #164]	; (8000f90 <gps_task+0x270>)
 8000eea:	f7ff feb9 	bl	8000c60 <gp_comp.constprop.0>
 8000eee:	b9a0      	cbnz	r0, 8000f1a <gps_task+0x1fa>
			{
				p = gp_col(Buff,GPRMC_COL_VALID);
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	f7ff fec1 	bl	8000c78 <gp_col.constprop.1>
 8000ef6:	4604      	mov	r4, r0
				if(*p == 'A'){
 8000ef8:	7803      	ldrb	r3, [r0, #0]
 8000efa:	2b41      	cmp	r3, #65	; 0x41
 8000efc:	d10d      	bne.n	8000f1a <gps_task+0x1fa>
					LED_RED_ON();
 8000efe:	4822      	ldr	r0, [pc, #136]	; (8000f88 <gps_task+0x268>)
 8000f00:	2102      	movs	r1, #2
 8000f02:	f005 f8af 	bl	8006064 <GPIO_SetBits>
					if (f_write(&File1, Buff, b, &s) || b != s) {goto errstat;}
 8000f06:	4827      	ldr	r0, [pc, #156]	; (8000fa4 <gps_task+0x284>)
 8000f08:	4924      	ldr	r1, [pc, #144]	; (8000f9c <gps_task+0x27c>)
 8000f0a:	462a      	mov	r2, r5
 8000f0c:	ab0d      	add	r3, sp, #52	; 0x34
 8000f0e:	f001 fd47 	bl	80029a0 <f_write>
 8000f12:	b9f8      	cbnz	r0, 8000f54 <gps_task+0x234>
 8000f14:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8000f16:	42bd      	cmp	r5, r7
 8000f18:	d11c      	bne.n	8000f54 <gps_task+0x234>
					LED_RED_ON();
					if (f_write(&File1, Buff, b, &s) || b != s) {goto errstat;}
				}
			}
#endif
			if(++c_sync > SYNC_INTERVAL) {
 8000f1a:	f8bd 5032 	ldrh.w	r5, [sp, #50]	; 0x32
 8000f1e:	1c69      	adds	r1, r5, #1
 8000f20:	b28a      	uxth	r2, r1
 8000f22:	f8ad 2032 	strh.w	r2, [sp, #50]	; 0x32
 8000f26:	2a5a      	cmp	r2, #90	; 0x5a
 8000f28:	d808      	bhi.n	8000f3c <gps_task+0x21c>
				LED_RED_ON();
				c_sync =0;
				if (f_sync(&File1)) {goto errstat;}
			}

			LED_RED_OFF();
 8000f2a:	4817      	ldr	r0, [pc, #92]	; (8000f88 <gps_task+0x268>)
 8000f2c:	2102      	movs	r1, #2
 8000f2e:	f005 f89b 	bl	8006068 <GPIO_ResetBits>
			ack_limit =0;
 8000f32:	2000      	movs	r0, #0
 8000f34:	4b17      	ldr	r3, [pc, #92]	; (8000f94 <gps_task+0x274>)
 8000f36:	6018      	str	r0, [r3, #0]
 8000f38:	bf30      	wfi
 8000f3a:	e79d      	b.n	8000e78 <gps_task+0x158>
					if (f_write(&File1, Buff, b, &s) || b != s) {goto errstat;}
				}
			}
#endif
			if(++c_sync > SYNC_INTERVAL) {
				LED_RED_ON();
 8000f3c:	4812      	ldr	r0, [pc, #72]	; (8000f88 <gps_task+0x268>)
 8000f3e:	2102      	movs	r1, #2
 8000f40:	f005 f890 	bl	8006064 <GPIO_SetBits>
				c_sync =0;
 8000f44:	2600      	movs	r6, #0
 8000f46:	f8ad 6032 	strh.w	r6, [sp, #50]	; 0x32
				if (f_sync(&File1)) {goto errstat;}
 8000f4a:	4816      	ldr	r0, [pc, #88]	; (8000fa4 <gps_task+0x284>)
 8000f4c:	f001 fdef 	bl	8002b2e <f_sync>
 8000f50:	2800      	cmp	r0, #0
 8000f52:	d0ea      	beq.n	8000f2a <gps_task+0x20a>

	}

errstat:
		/* If got error state,close file forcibly */
		LED_RED_ON();
 8000f54:	480c      	ldr	r0, [pc, #48]	; (8000f88 <gps_task+0x268>)
 8000f56:	2102      	movs	r1, #2
 8000f58:	f005 f884 	bl	8006064 <GPIO_SetBits>
		if(f_close(&File1)) {goto errstat;}
 8000f5c:	4811      	ldr	r0, [pc, #68]	; (8000fa4 <gps_task+0x284>)
 8000f5e:	f001 fe15 	bl	8002b8c <f_close>
 8000f62:	2800      	cmp	r0, #0
 8000f64:	d1f6      	bne.n	8000f54 <gps_task+0x234>
 8000f66:	e700      	b.n	8000d6a <gps_task+0x4a>
 8000f68:	080089a8 	.word	0x080089a8
 8000f6c:	080089bb 	.word	0x080089bb
 8000f70:	080014dd 	.word	0x080014dd
 8000f74:	20001208 	.word	0x20001208
 8000f78:	08001619 	.word	0x08001619
 8000f7c:	2000120c 	.word	0x2000120c
 8000f80:	2000038c 	.word	0x2000038c
 8000f84:	200007d0 	.word	0x200007d0
 8000f88:	40011800 	.word	0x40011800
 8000f8c:	080089cb 	.word	0x080089cb
 8000f90:	080089d2 	.word	0x080089d2
 8000f94:	200005cc 	.word	0x200005cc
 8000f98:	20000340 	.word	0x20000340
 8000f9c:	200005d0 	.word	0x200005d0
 8000fa0:	080089d9 	.word	0x080089d9
 8000fa4:	20000364 	.word	0x20000364
 8000fa8:	080089ea 	.word	0x080089ea
 8000fac:	080089f1 	.word	0x080089f1

08000fb0 <USART_Config_Default>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void USART_Config_Default(void)
{
 8000fb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		- One Stop Bit
		- Parity None
		- Hardware flow control disabled
		- Receive and transmit enabled
	*/
	USART_InitStructure.USART_BaudRate 				= 9600;
 8000fb2:	4c1f      	ldr	r4, [pc, #124]	; (8001030 <USART_Config_Default+0x80>)
 8000fb4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000fb8:	6023      	str	r3, [r4, #0]
	USART_InitStructure.USART_WordLength 			= USART_WordLength_8b;
 8000fba:	2000      	movs	r0, #0
 8000fbc:	80a0      	strh	r0, [r4, #4]
	USART_InitStructure.USART_StopBits 				= USART_StopBits_1;
 8000fbe:	80e0      	strh	r0, [r4, #6]
	USART_InitStructure.USART_Parity 				= USART_Parity_No;
 8000fc0:	8120      	strh	r0, [r4, #8]
	USART_InitStructure.USART_HardwareFlowControl	= USART_HardwareFlowControl_None;
 8000fc2:	81a0      	strh	r0, [r4, #12]
	USART_InitStructure.USART_Mode 					= USART_Mode_Rx | USART_Mode_Tx;
 8000fc4:	210c      	movs	r1, #12
 8000fc6:	8161      	strh	r1, [r4, #10]
	
	/* Turn on peripheral clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA|RCC_APB2Periph_AFIO, ENABLE);
 8000fc8:	2005      	movs	r0, #5
 8000fca:	2101      	movs	r1, #1
 8000fcc:	f005 f95e 	bl	800628c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000fd0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	f005 f965 	bl	80062a4 <RCC_APB1PeriphClockCmd>

	/* Configure USART2 TX as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_2;
 8000fda:	2204      	movs	r2, #4
 8000fdc:	4617      	mov	r7, r2
 8000fde:	f8ad 2004 	strh.w	r2, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 8000fe2:	2603      	movs	r6, #3
 8000fe4:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF_PP;
 8000fe8:	2518      	movs	r5, #24
 8000fea:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000fee:	4d11      	ldr	r5, [pc, #68]	; (8001034 <USART_Config_Default+0x84>)
 8000ff0:	4628      	mov	r0, r5
 8000ff2:	a901      	add	r1, sp, #4
 8000ff4:	f004 ffe4 	bl	8005fc0 <GPIO_Init>

	/* Configure USART2 RX as input floating */
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_3;
 8000ff8:	2308      	movs	r3, #8
 8000ffa:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 8000ffe:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN_FLOATING;
 8001002:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001006:	4628      	mov	r0, r5
 8001008:	a901      	add	r1, sp, #4
 800100a:	f004 ffd9 	bl	8005fc0 <GPIO_Init>
	
	/* Init USART */
	USART_Init(USART2, &USART_InitStructure);
 800100e:	f5a5 4544 	sub.w	r5, r5, #50176	; 0xc400
 8001012:	4628      	mov	r0, r5
 8001014:	4621      	mov	r1, r4
 8001016:	f005 fc65 	bl	80068e4 <USART_Init>
	
	/* Enable USART */
	USART_Cmd(USART2, ENABLE);
 800101a:	4628      	mov	r0, r5
 800101c:	2101      	movs	r1, #1
 800101e:	f005 fcc4 	bl	80069aa <USART_Cmd>
	
	/* Enable the USART Receive interrupt */
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8001022:	4628      	mov	r0, r5
 8001024:	f240 5125 	movw	r1, #1317	; 0x525
 8001028:	2201      	movs	r2, #1
 800102a:	f005 fcca 	bl	80069c2 <USART_ITConfig>
}
 800102e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001030:	200011f8 	.word	0x200011f8
 8001034:	40010800 	.word	0x40010800

08001038 <USART_Config>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
bool USART_Config(void)
{
 8001038:	b573      	push	{r0, r1, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;
	/* set the Stop bit*/
	switch (linecoding.format)
 800103a:	4a38      	ldr	r2, [pc, #224]	; (800111c <USART_Config+0xe4>)
 800103c:	7913      	ldrb	r3, [r2, #4]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d00a      	beq.n	8001058 <USART_Config+0x20>
 8001042:	f04f 0400 	mov.w	r4, #0
 8001046:	d304      	bcc.n	8001052 <USART_Config+0x1a>
 8001048:	2b02      	cmp	r3, #2
 800104a:	d12e      	bne.n	80010aa <USART_Config+0x72>
			break;
		case 1:
			USART_InitStructure.USART_StopBits = USART_StopBits_1_5;
			break;
		case 2:
			USART_InitStructure.USART_StopBits = USART_StopBits_2;
 800104c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001050:	e004      	b.n	800105c <USART_Config+0x24>
	GPIO_InitTypeDef GPIO_InitStructure;
	/* set the Stop bit*/
	switch (linecoding.format)
	{
		case 0:
			USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001052:	4833      	ldr	r0, [pc, #204]	; (8001120 <USART_Config+0xe8>)
 8001054:	80c4      	strh	r4, [r0, #6]
			break;
 8001056:	e003      	b.n	8001060 <USART_Config+0x28>
		case 1:
			USART_InitStructure.USART_StopBits = USART_StopBits_1_5;
 8001058:	f44f 5140 	mov.w	r1, #12288	; 0x3000
			break;
		case 2:
			USART_InitStructure.USART_StopBits = USART_StopBits_2;
 800105c:	4c30      	ldr	r4, [pc, #192]	; (8001120 <USART_Config+0xe8>)
 800105e:	80e1      	strh	r1, [r4, #6]
				return (FALSE);
			}
	}

	/* set the parity bit*/
	switch (linecoding.paritytype)
 8001060:	7952      	ldrb	r2, [r2, #5]
 8001062:	2a01      	cmp	r2, #1
 8001064:	d00a      	beq.n	800107c <USART_Config+0x44>
 8001066:	f04f 0400 	mov.w	r4, #0
 800106a:	d304      	bcc.n	8001076 <USART_Config+0x3e>
 800106c:	2a02      	cmp	r2, #2
 800106e:	d11c      	bne.n	80010aa <USART_Config+0x72>
			break;
		case 1:
			USART_InitStructure.USART_Parity = USART_Parity_Even;
			break;
		case 2:
			USART_InitStructure.USART_Parity = USART_Parity_Odd;
 8001070:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001074:	e004      	b.n	8001080 <USART_Config+0x48>

	/* set the parity bit*/
	switch (linecoding.paritytype)
	{
		case 0:
			USART_InitStructure.USART_Parity = USART_Parity_No;
 8001076:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <USART_Config+0xe8>)
 8001078:	811c      	strh	r4, [r3, #8]
			break;
 800107a:	e003      	b.n	8001084 <USART_Config+0x4c>
		case 1:
			USART_InitStructure.USART_Parity = USART_Parity_Even;
 800107c:	f44f 6180 	mov.w	r1, #1024	; 0x400
			break;
		case 2:
			USART_InitStructure.USART_Parity = USART_Parity_Odd;
 8001080:	4827      	ldr	r0, [pc, #156]	; (8001120 <USART_Config+0xe8>)
 8001082:	8101      	strh	r1, [r0, #8]
				return (false);
			}
	}

	/*set the data type : only 8bits and 9bits is supported */
	switch (linecoding.datatype)
 8001084:	4c25      	ldr	r4, [pc, #148]	; (800111c <USART_Config+0xe4>)
 8001086:	79a2      	ldrb	r2, [r4, #6]
 8001088:	2a07      	cmp	r2, #7
 800108a:	f04f 0400 	mov.w	r4, #0
 800108e:	d002      	beq.n	8001096 <USART_Config+0x5e>
 8001090:	2a08      	cmp	r2, #8
 8001092:	d10a      	bne.n	80010aa <USART_Config+0x72>
 8001094:	e002      	b.n	800109c <USART_Config+0x64>
	{
		case 0x07:
			/* With this configuration a parity (Even or Odd) should be set */
			USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001096:	4922      	ldr	r1, [pc, #136]	; (8001120 <USART_Config+0xe8>)
 8001098:	808c      	strh	r4, [r1, #4]
			break;
 800109a:	e00a      	b.n	80010b2 <USART_Config+0x7a>
		case 0x08:
			if (USART_InitStructure.USART_Parity == USART_Parity_No)
 800109c:	4d20      	ldr	r5, [pc, #128]	; (8001120 <USART_Config+0xe8>)
 800109e:	892e      	ldrh	r6, [r5, #8]
 80010a0:	b10e      	cbz	r6, 80010a6 <USART_Config+0x6e>
			{
				USART_InitStructure.USART_WordLength = USART_WordLength_8b;
			}
			else 
			{
				USART_InitStructure.USART_WordLength = USART_WordLength_9b;
 80010a2:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 80010a6:	80ae      	strh	r6, [r5, #4]
 80010a8:	e003      	b.n	80010b2 <USART_Config+0x7a>
			}
			break;
			
		default :
			{
				USART_Config_Default();
 80010aa:	f7ff ff81 	bl	8000fb0 <USART_Config_Default>
				return (false);
 80010ae:	4620      	mov	r0, r4
 80010b0:	e032      	b.n	8001118 <USART_Config+0xe0>
			}
	}

	USART_InitStructure.USART_BaudRate = linecoding.bitrate;
 80010b2:	4c1b      	ldr	r4, [pc, #108]	; (8001120 <USART_Config+0xe8>)
 80010b4:	4b19      	ldr	r3, [pc, #100]	; (800111c <USART_Config+0xe4>)
 80010b6:	6818      	ldr	r0, [r3, #0]
 80010b8:	6020      	str	r0, [r4, #0]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80010ba:	2200      	movs	r2, #0
 80010bc:	81a2      	strh	r2, [r4, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80010be:	250c      	movs	r5, #12
 80010c0:	8165      	strh	r5, [r4, #10]

	/* Configure and enable the USART */
	/* Turn on peripheral clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA|RCC_APB2Periph_AFIO, ENABLE);
 80010c2:	2005      	movs	r0, #5
 80010c4:	2101      	movs	r1, #1
 80010c6:	f005 f8e1 	bl	800628c <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80010ca:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80010ce:	2101      	movs	r1, #1
 80010d0:	f005 f8e8 	bl	80062a4 <RCC_APB1PeriphClockCmd>

	/* Configure USART2 TX as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_2;
 80010d4:	2104      	movs	r1, #4
 80010d6:	460e      	mov	r6, r1
 80010d8:	f8ad 1004 	strh.w	r1, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80010dc:	2503      	movs	r5, #3
 80010de:	f88d 5006 	strb.w	r5, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF_PP;
 80010e2:	2318      	movs	r3, #24
 80010e4:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80010e8:	480e      	ldr	r0, [pc, #56]	; (8001124 <USART_Config+0xec>)
 80010ea:	a901      	add	r1, sp, #4
 80010ec:	f004 ff68 	bl	8005fc0 <GPIO_Init>

	/* Configure USART2 RX as input floating */
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_3;
 80010f0:	2008      	movs	r0, #8
 80010f2:	f8ad 0004 	strh.w	r0, [sp, #4]
	GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80010f6:	f88d 5006 	strb.w	r5, [sp, #6]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN_FLOATING;
 80010fa:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80010fe:	4809      	ldr	r0, [pc, #36]	; (8001124 <USART_Config+0xec>)
 8001100:	a901      	add	r1, sp, #4
 8001102:	f004 ff5d 	bl	8005fc0 <GPIO_Init>


	/* Init USART */
	USART_Init(USART2, &USART_InitStructure);
 8001106:	4808      	ldr	r0, [pc, #32]	; (8001128 <USART_Config+0xf0>)
 8001108:	4621      	mov	r1, r4
 800110a:	f005 fbeb 	bl	80068e4 <USART_Init>

	/* Enable USART */
	USART_Cmd(USART2, ENABLE);
 800110e:	4806      	ldr	r0, [pc, #24]	; (8001128 <USART_Config+0xf0>)
 8001110:	2101      	movs	r1, #1
 8001112:	f005 fc4a 	bl	80069aa <USART_Cmd>

	return (true);
 8001116:	2001      	movs	r0, #1
}
 8001118:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 800111a:	bf00      	nop
 800111c:	20000108 	.word	0x20000108
 8001120:	200011f8 	.word	0x200011f8
 8001124:	40010800 	.word	0x40010800
 8001128:	40004400 	.word	0x40004400

0800112c <USB_To_USART_Send_Data>:
            Nb_bytes    : number of bytes to send.
    @retval	None.
*/
/**************************************************************************/
void USB_To_USART_Send_Data(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 800112c:	b570      	push	{r4, r5, r6, lr}
 800112e:	4606      	mov	r6, r0
 8001130:	460d      	mov	r5, r1
	uint32_t i;

	for (i = 0; i < Nb_bytes; i++)
 8001132:	2400      	movs	r4, #0
 8001134:	42ac      	cmp	r4, r5
 8001136:	d20b      	bcs.n	8001150 <USB_To_USART_Send_Data+0x24>
	{
		USART_SendData(USART2, *(data_buffer + i));
 8001138:	4806      	ldr	r0, [pc, #24]	; (8001154 <USB_To_USART_Send_Data+0x28>)
 800113a:	5d31      	ldrb	r1, [r6, r4]
 800113c:	f005 fc5b 	bl	80069f6 <USART_SendData>
		while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET); 
 8001140:	4804      	ldr	r0, [pc, #16]	; (8001154 <USB_To_USART_Send_Data+0x28>)
 8001142:	2180      	movs	r1, #128	; 0x80
 8001144:	f005 fc5f 	bl	8006a06 <USART_GetFlagStatus>
 8001148:	2800      	cmp	r0, #0
 800114a:	d0f9      	beq.n	8001140 <USB_To_USART_Send_Data+0x14>
/**************************************************************************/
void USB_To_USART_Send_Data(uint8_t* data_buffer, uint8_t Nb_bytes)
{
	uint32_t i;

	for (i = 0; i < Nb_bytes; i++)
 800114c:	3401      	adds	r4, #1
 800114e:	e7f1      	b.n	8001134 <USB_To_USART_Send_Data+0x8>
	{
		USART_SendData(USART2, *(data_buffer + i));
		while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET); 
	}

}
 8001150:	bd70      	pop	{r4, r5, r6, pc}
 8001152:	bf00      	nop
 8001154:	40004400 	.word	0x40004400

08001158 <Handle_USBAsynchXfer>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void Handle_USBAsynchXfer (void)
{
 8001158:	b538      	push	{r3, r4, r5, lr}
	uint16_t USB_Tx_ptr;
	uint16_t USB_Tx_length;

	USB_xMutex =0;
 800115a:	2200      	movs	r2, #0
 800115c:	4b1f      	ldr	r3, [pc, #124]	; (80011dc <Handle_USBAsynchXfer+0x84>)
 800115e:	701a      	strb	r2, [r3, #0]
	if(USB_Tx_State != 1)
 8001160:	481f      	ldr	r0, [pc, #124]	; (80011e0 <Handle_USBAsynchXfer+0x88>)
 8001162:	7801      	ldrb	r1, [r0, #0]
 8001164:	2901      	cmp	r1, #1
 8001166:	d038      	beq.n	80011da <Handle_USBAsynchXfer+0x82>
	{
		if (USART_Rx_ptr_out == USART_RX_DATA_SIZE)
 8001168:	4b1e      	ldr	r3, [pc, #120]	; (80011e4 <Handle_USBAsynchXfer+0x8c>)
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
		{
			USART_Rx_ptr_out = 0;
 8001170:	bf08      	it	eq
 8001172:	601a      	streq	r2, [r3, #0]
		}
    
    if(USART_Rx_ptr_out == USART_Rx_ptr_in) 
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a1c      	ldr	r2, [pc, #112]	; (80011e8 <Handle_USBAsynchXfer+0x90>)
 8001178:	6811      	ldr	r1, [r2, #0]
 800117a:	428b      	cmp	r3, r1
 800117c:	d103      	bne.n	8001186 <Handle_USBAsynchXfer+0x2e>
    {
      USB_Tx_State = 0; 
 800117e:	2000      	movs	r0, #0
 8001180:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <Handle_USBAsynchXfer+0x88>)
 8001182:	7018      	strb	r0, [r3, #0]
      return;
 8001184:	bd38      	pop	{r3, r4, r5, pc}
 8001186:	4c19      	ldr	r4, [pc, #100]	; (80011ec <Handle_USBAsynchXfer+0x94>)
    }
    
    if(USART_Rx_ptr_out > USART_Rx_ptr_in) /* rollback */
    { 
		USART_Rx_length = USART_RX_DATA_SIZE - USART_Rx_ptr_out;
 8001188:	bf8c      	ite	hi
 800118a:	f5c3 6100 	rsbhi	r1, r3, #2048	; 0x800
    }
    else 
    {
		USART_Rx_length = USART_Rx_ptr_in - USART_Rx_ptr_out;
 800118e:	ebc3 0101 	rsbls	r1, r3, r1
 8001192:	6021      	str	r1, [r4, #0]
    }
    
    if(USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
 8001194:	4915      	ldr	r1, [pc, #84]	; (80011ec <Handle_USBAsynchXfer+0x94>)
 8001196:	6824      	ldr	r4, [r4, #0]
 8001198:	2c40      	cmp	r4, #64	; 0x40
 800119a:	4a12      	ldr	r2, [pc, #72]	; (80011e4 <Handle_USBAsynchXfer+0x8c>)
 800119c:	b298      	uxth	r0, r3
 800119e:	d905      	bls.n	80011ac <Handle_USBAsynchXfer+0x54>
    {
		USB_Tx_ptr = USART_Rx_ptr_out;
		USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
      
		USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;	
 80011a0:	3340      	adds	r3, #64	; 0x40
 80011a2:	6013      	str	r3, [r2, #0]
		USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;	
 80011a4:	3c40      	subs	r4, #64	; 0x40
 80011a6:	600c      	str	r4, [r1, #0]
    }
    
    if(USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE)
    {
		USB_Tx_ptr = USART_Rx_ptr_out;
		USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
 80011a8:	2540      	movs	r5, #64	; 0x40
 80011aa:	e004      	b.n	80011b6 <Handle_USBAsynchXfer+0x5e>
		USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;	
    }
    else
    {
		USB_Tx_ptr = USART_Rx_ptr_out;
		USB_Tx_length = USART_Rx_length;
 80011ac:	b2a5      	uxth	r5, r4
      
		USART_Rx_ptr_out += USART_Rx_length;
 80011ae:	18e3      	adds	r3, r4, r3
 80011b0:	6013      	str	r3, [r2, #0]
		USART_Rx_length = 0;
 80011b2:	2400      	movs	r4, #0
 80011b4:	600c      	str	r4, [r1, #0]
    }
    USB_Tx_State = 1; 
 80011b6:	2401      	movs	r4, #1
 80011b8:	4909      	ldr	r1, [pc, #36]	; (80011e0 <Handle_USBAsynchXfer+0x88>)
 80011ba:	700c      	strb	r4, [r1, #0]
    
    UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], CDC_ENDP1_TXADDR, USB_Tx_length);
 80011bc:	4a0c      	ldr	r2, [pc, #48]	; (80011f0 <Handle_USBAsynchXfer+0x98>)
 80011be:	1810      	adds	r0, r2, r0
 80011c0:	21c0      	movs	r1, #192	; 0xc0
 80011c2:	462a      	mov	r2, r5
 80011c4:	f006 f9be 	bl	8007544 <UserToPMABufferCopy>
    SetEPTxCount(ENDP1, USB_Tx_length);
 80011c8:	4620      	mov	r0, r4
 80011ca:	4629      	mov	r1, r5
 80011cc:	f006 faea 	bl	80077a4 <SetEPTxCount>
    SetEPTxValid(ENDP1); 
 80011d0:	4620      	mov	r0, r4

  }  
  
}
 80011d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    }
    USB_Tx_State = 1; 
    
    UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], CDC_ENDP1_TXADDR, USB_Tx_length);
    SetEPTxCount(ENDP1, USB_Tx_length);
    SetEPTxValid(ENDP1); 
 80011d6:	f006 ba35 	b.w	8007644 <SetEPTxValid>
 80011da:	bd38      	pop	{r3, r4, r5, pc}
 80011dc:	200007d4 	.word	0x200007d4
 80011e0:	20000fd5 	.word	0x20000fd5
 80011e4:	20000fdc 	.word	0x20000fdc
 80011e8:	20000fd8 	.word	0x20000fd8
 80011ec:	20000fe0 	.word	0x20000fe0
 80011f0:	200007d5 	.word	0x200007d5

080011f4 <USART_To_USB_Send_Data>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void USART_To_USB_Send_Data(void)
{
 80011f4:	b510      	push	{r4, lr}

	if (linecoding.datatype == 7)
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <USART_To_USB_Send_Data+0x3c>)
 80011f8:	799a      	ldrb	r2, [r3, #6]
 80011fa:	2a07      	cmp	r2, #7
 80011fc:	480d      	ldr	r0, [pc, #52]	; (8001234 <USART_To_USB_Send_Data+0x40>)
 80011fe:	d106      	bne.n	800120e <USART_To_USB_Send_Data+0x1a>
	{
		USART_Rx_Buffer[USART_Rx_ptr_in] = USART_ReceiveData(USART2) & 0x7F;
 8001200:	6804      	ldr	r4, [r0, #0]
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <USART_To_USB_Send_Data+0x44>)
 8001204:	f005 fbfb 	bl	80069fe <USART_ReceiveData>
 8001208:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800120c:	e005      	b.n	800121a <USART_To_USB_Send_Data+0x26>
	}
	else if (linecoding.datatype == 8)
 800120e:	2a08      	cmp	r2, #8
 8001210:	d105      	bne.n	800121e <USART_To_USB_Send_Data+0x2a>
	{
		USART_Rx_Buffer[USART_Rx_ptr_in] = USART_ReceiveData(USART2);
 8001212:	6804      	ldr	r4, [r0, #0]
 8001214:	4808      	ldr	r0, [pc, #32]	; (8001238 <USART_To_USB_Send_Data+0x44>)
 8001216:	f005 fbf2 	bl	80069fe <USART_ReceiveData>
 800121a:	4908      	ldr	r1, [pc, #32]	; (800123c <USART_To_USB_Send_Data+0x48>)
 800121c:	5508      	strb	r0, [r1, r4]
	}

	USART_Rx_ptr_in++;
 800121e:	4b05      	ldr	r3, [pc, #20]	; (8001234 <USART_To_USB_Send_Data+0x40>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	1c50      	adds	r0, r2, #1

	/* To avoid buffer overflow */
	if(USART_Rx_ptr_in == USART_RX_DATA_SIZE)
 8001224:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
	{
		USART_Rx_ptr_in = 0;
 8001228:	bf08      	it	eq
 800122a:	2000      	moveq	r0, #0
 800122c:	6018      	str	r0, [r3, #0]
 800122e:	bd10      	pop	{r4, pc}
 8001230:	20000108 	.word	0x20000108
 8001234:	20000fd8 	.word	0x20000fd8
 8001238:	40004400 	.word	0x40004400
 800123c:	200007d5 	.word	0x200007d5

08001240 <CDC_IRQ>:
/*! 
   UART Interrupt Handlers.
*/
/**************************************************************************/
void CDC_IRQ(void)
{
 8001240:	b508      	push	{r3, lr}
	if (USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001242:	4809      	ldr	r0, [pc, #36]	; (8001268 <CDC_IRQ+0x28>)
 8001244:	f240 5125 	movw	r1, #1317	; 0x525
 8001248:	f005 fbe3 	bl	8006a12 <USART_GetITStatus>
 800124c:	b108      	cbz	r0, 8001252 <CDC_IRQ+0x12>
	{
		/* Send the received data to the PC Host*/
		USART_To_USB_Send_Data();
 800124e:	f7ff ffd1 	bl	80011f4 <USART_To_USB_Send_Data>
	}

	/* If overrun condition occurs, clear the ORE flag and recover communication */
	if (USART_GetFlagStatus(USART2, USART_FLAG_ORE) != RESET)
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <CDC_IRQ+0x28>)
 8001254:	2108      	movs	r1, #8
 8001256:	f005 fbd6 	bl	8006a06 <USART_GetFlagStatus>
 800125a:	b120      	cbz	r0, 8001266 <CDC_IRQ+0x26>
	{
		(void)USART_ReceiveData(USART2);
 800125c:	4802      	ldr	r0, [pc, #8]	; (8001268 <CDC_IRQ+0x28>)
	}
 }
 800125e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	}

	/* If overrun condition occurs, clear the ORE flag and recover communication */
	if (USART_GetFlagStatus(USART2, USART_FLAG_ORE) != RESET)
	{
		(void)USART_ReceiveData(USART2);
 8001262:	f005 bbcc 	b.w	80069fe <USART_ReceiveData>
 8001266:	bd08      	pop	{r3, pc}
 8001268:	40004400 	.word	0x40004400

0800126c <cdc_task>:
/*! 
    Main CommunicationDeviceClass Task Routine.
*/
/**************************************************************************/
void cdc_task(void)
{
 800126c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	/* Available USB Clock Frequency */
	Set72();
 800126e:	f7ff fa57 	bl	8000720 <Set72>
	/* Retrive SystemClock Frequency */
	SystemCoreClockUpdate();
 8001272:	f7ff f8cf 	bl	8000414 <SystemCoreClockUpdate>

	/* Init Display Driver and FONTX Driver */
	Display_init_if();
 8001276:	f000 fc75 	bl	8001b64 <ST7732_init>
	InitFont_Ank(&ANKFONT,font_table_ank);
 800127a:	481d      	ldr	r0, [pc, #116]	; (80012f0 <cdc_task+0x84>)
 800127c:	491d      	ldr	r1, [pc, #116]	; (80012f4 <cdc_task+0x88>)
 800127e:	f000 fd49 	bl	8001d14 <InitFont_Ank>
	ChangeCurrentAnk(&ANKFONT);
 8001282:	481b      	ldr	r0, [pc, #108]	; (80012f0 <cdc_task+0x84>)
 8001284:	f000 fd58 	bl	8001d38 <ChangeCurrentAnk>

	/* Diaplay CDC mode message */
	Display_clear_if();
 8001288:	f000 fc52 	bl	8001b30 <ST7732_clear>
	Display_Puts_If(0,0,(uint8_t*)"Start Virtual COM",OPAQUE);
 800128c:	2000      	movs	r0, #0
 800128e:	4601      	mov	r1, r0
 8001290:	4a19      	ldr	r2, [pc, #100]	; (80012f8 <cdc_task+0x8c>)
 8001292:	2301      	movs	r3, #1
 8001294:	f000 fbbe 	bl	8001a14 <Display_Puts_If>

	/* USB-CDC Configurations */
  	USB_Disconnect_Config();
 8001298:	f7ff fa72 	bl	8000780 <USB_Disconnect_Config>
	USB_Cable_Config(DISABLE); /* fool ploof */
 800129c:	2000      	movs	r0, #0
 800129e:	f7ff fa91 	bl	80007c4 <USB_Cable_Config>

	Set_USBClock();
 80012a2:	f7ff fa83 	bl	80007ac <Set_USBClock>
/**************************************************************************/
static void USB_Interrupts_Config(void)
{
	NVIC_InitTypeDef NVIC_InitStructure;

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80012a6:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80012aa:	f004 fe35 	bl	8005f18 <NVIC_PriorityGroupConfig>

	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 80012ae:	2314      	movs	r3, #20
 80012b0:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80012b4:	2401      	movs	r4, #1
 80012b6:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80012ba:	2500      	movs	r5, #0
 80012bc:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80012c0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80012c4:	a801      	add	r0, sp, #4
 80012c6:	f004 fe31 	bl	8005f2c <NVIC_Init>

	/* Enable USART Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 80012ca:	2026      	movs	r0, #38	; 0x26
 80012cc:	f88d 0004 	strb.w	r0, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80012d0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_Init(&NVIC_InitStructure);
 80012d4:	a801      	add	r0, sp, #4
 80012d6:	f004 fe29 	bl	8005f2c <NVIC_Init>
  	USB_Disconnect_Config();
	USB_Cable_Config(DISABLE); /* fool ploof */

	Set_USBClock();
	USB_Interrupts_Config();
	USB_Init();
 80012da:	f006 f815 	bl	8007308 <USB_Init>
	USB_Cable_Config(ENABLE);
 80012de:	4620      	mov	r0, r4
 80012e0:	f7ff fa70 	bl	80007c4 <USB_Cable_Config>
	while (bDeviceState != CONFIGURED);
 80012e4:	4905      	ldr	r1, [pc, #20]	; (80012fc <cdc_task+0x90>)
 80012e6:	680a      	ldr	r2, [r1, #0]
 80012e8:	2a05      	cmp	r2, #5
 80012ea:	d1fb      	bne.n	80012e4 <cdc_task+0x78>
 80012ec:	e7fe      	b.n	80012ec <cdc_task+0x80>
 80012ee:	bf00      	nop
 80012f0:	20001210 	.word	0x20001210
 80012f4:	08008a1d 	.word	0x08008a1d
 80012f8:	080089f8 	.word	0x080089f8
 80012fc:	20001324 	.word	0x20001324

08001300 <msc_task>:
/*! 
    Main Mass Storage Class Task Routine.
*/
/**************************************************************************/
void msc_task(void)
{
 8001300:	b513      	push	{r0, r1, r4, lr}
	/* Available USB Clock Frequency */
	Set72();
 8001302:	f7ff fa0d 	bl	8000720 <Set72>
	/* Retrive SystemClock Frequency */
	SystemCoreClockUpdate();
 8001306:	f7ff f885 	bl	8000414 <SystemCoreClockUpdate>

	/* Init Display Driver and FONTX Driver */
	Display_init_if();
 800130a:	f000 fc2b 	bl	8001b64 <ST7732_init>
	InitFont_Ank(&ANKFONT,font_table_ank);
 800130e:	4820      	ldr	r0, [pc, #128]	; (8001390 <msc_task+0x90>)
 8001310:	4920      	ldr	r1, [pc, #128]	; (8001394 <msc_task+0x94>)
 8001312:	f000 fcff 	bl	8001d14 <InitFont_Ank>
	ChangeCurrentAnk(&ANKFONT);
 8001316:	481e      	ldr	r0, [pc, #120]	; (8001390 <msc_task+0x90>)
 8001318:	f000 fd0e 	bl	8001d38 <ChangeCurrentAnk>

	/* Diaplay MSC mode message */
	Display_clear_if();
 800131c:	f000 fc08 	bl	8001b30 <ST7732_clear>
	Display_Puts_If(0,0,(uint8_t*)"Start Mass Storage",OPAQUE);
 8001320:	2000      	movs	r0, #0
 8001322:	4601      	mov	r1, r0
 8001324:	4a1c      	ldr	r2, [pc, #112]	; (8001398 <msc_task+0x98>)
 8001326:	2301      	movs	r3, #1
 8001328:	f000 fb74 	bl	8001a14 <Display_Puts_If>

	/* USB-MSC Configurations */
  	USB_Disconnect_Config();
 800132c:	f7ff fa28 	bl	8000780 <USB_Disconnect_Config>
	USB_Cable_Config(DISABLE); /* fool ploof */
 8001330:	2000      	movs	r0, #0
 8001332:	f7ff fa47 	bl	80007c4 <USB_Cable_Config>
	MAL_Init(0);
 8001336:	2000      	movs	r0, #0
 8001338:	f003 ff2e 	bl	8005198 <MAL_Init>
	Set_USBClock();
 800133c:	f7ff fa36 	bl	80007ac <Set_USBClock>
/**************************************************************************/
static void USB_Interrupts_Config(void)
{
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8001340:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8001344:	f004 fde8 	bl	8005f18 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8001348:	2314      	movs	r3, #20
 800134a:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800134e:	2401      	movs	r4, #1
 8001350:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8001354:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001358:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 800135c:	a801      	add	r0, sp, #4
 800135e:	f004 fde5 	bl	8005f2c <NVIC_Init>

  NVIC_InitStructure.NVIC_IRQChannel = USB_HP_CAN1_TX_IRQn;
 8001362:	2013      	movs	r0, #19
 8001364:	f88d 0004 	strb.w	r0, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001368:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800136c:	2100      	movs	r1, #0
 800136e:	f88d 1006 	strb.w	r1, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001372:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8001376:	a801      	add	r0, sp, #4
 8001378:	f004 fdd8 	bl	8005f2c <NVIC_Init>
  	USB_Disconnect_Config();
	USB_Cable_Config(DISABLE); /* fool ploof */
	MAL_Init(0);
	Set_USBClock();
	USB_Interrupts_Config();
	USB_Init();
 800137c:	f005 ffc4 	bl	8007308 <USB_Init>
	USB_Cable_Config(ENABLE);
 8001380:	4620      	mov	r0, r4
 8001382:	f7ff fa1f 	bl	80007c4 <USB_Cable_Config>
	while (bDeviceState != CONFIGURED);
 8001386:	4a05      	ldr	r2, [pc, #20]	; (800139c <msc_task+0x9c>)
 8001388:	6813      	ldr	r3, [r2, #0]
 800138a:	2b05      	cmp	r3, #5
 800138c:	d1fb      	bne.n	8001386 <msc_task+0x86>
 800138e:	e7fe      	b.n	800138e <msc_task+0x8e>
 8001390:	20001210 	.word	0x20001210
 8001394:	08008a1d 	.word	0x08008a1d
 8001398:	08008a0a 	.word	0x08008a0a
 800139c:	20001324 	.word	0x20001324

080013a0 <conio_init>:
    Initialize UART.
*/
/**************************************************************************/
/* Initialize serial console */
void conio_init(uint32_t port, uint32_t baudrate)
{
 80013a0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80013a4:	4604      	mov	r4, r0
 80013a6:	4688      	mov	r8, r1
	GPIO_InitTypeDef GPIO_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
  
	/* Turn on USART*/
	switch (port)
 80013a8:	2802      	cmp	r0, #2
 80013aa:	d155      	bne.n	8001458 <conio_init+0xb8>
	{
		case 1 :
		break;
 
		case 2 :
			UART = (USART_TypeDef *) USART2_BASE;
 80013ac:	4d2b      	ldr	r5, [pc, #172]	; (800145c <conio_init+0xbc>)
 80013ae:	4b2c      	ldr	r3, [pc, #176]	; (8001460 <conio_init+0xc0>)
 80013b0:	602b      	str	r3, [r5, #0]
			GPIO_Init(GPIOD, &GPIO_InitStructure);

#else	/* defined (USE_STM32PRIMER2) */

			/* Turn on peripheral clocks */
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA|RCC_APB2Periph_AFIO, ENABLE);
 80013b2:	2005      	movs	r0, #5
 80013b4:	2101      	movs	r1, #1
 80013b6:	f004 ff69 	bl	800628c <RCC_APB2PeriphClockCmd>
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 80013ba:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80013be:	2101      	movs	r1, #1
 80013c0:	f004 ff70 	bl	80062a4 <RCC_APB1PeriphClockCmd>

			/* Configure USART2 TX as alternate function push-pull */
			GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_2;
 80013c4:	2004      	movs	r0, #4
 80013c6:	4607      	mov	r7, r0
 80013c8:	f8ad 0000 	strh.w	r0, [sp]
			GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80013cc:	2603      	movs	r6, #3
 80013ce:	f88d 6002 	strb.w	r6, [sp, #2]
			GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AF_PP;
 80013d2:	2118      	movs	r1, #24
 80013d4:	f88d 1003 	strb.w	r1, [sp, #3]
			GPIO_Init(GPIOA, &GPIO_InitStructure);
 80013d8:	4822      	ldr	r0, [pc, #136]	; (8001464 <conio_init+0xc4>)
 80013da:	4669      	mov	r1, sp
 80013dc:	f004 fdf0 	bl	8005fc0 <GPIO_Init>

			/* Configure USART2 RX as input floating */
			GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_3;
 80013e0:	2208      	movs	r2, #8
 80013e2:	f8ad 2000 	strh.w	r2, [sp]
			GPIO_InitStructure.GPIO_Speed 	= GPIO_Speed_50MHz;
 80013e6:	f88d 6002 	strb.w	r6, [sp, #2]
			GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_IN_FLOATING;
 80013ea:	f88d 7003 	strb.w	r7, [sp, #3]
			GPIO_Init(GPIOA, &GPIO_InitStructure);
 80013ee:	481d      	ldr	r0, [pc, #116]	; (8001464 <conio_init+0xc4>)
 80013f0:	4669      	mov	r1, sp
 80013f2:	f004 fde5 	bl	8005fc0 <GPIO_Init>
#endif

#if (UART_HANDLING == UART_INTERRUPT_MODE)
			/* Configure one bit for preemption priority */
			NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80013f6:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80013fa:	f004 fd8d 	bl	8005f18 <NVIC_PriorityGroupConfig>

			/* Enable the USART2 Interrupt */
			NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 80013fe:	2326      	movs	r3, #38	; 0x26
 8001400:	f88d 3004 	strb.w	r3, [sp, #4]
			NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8001404:	f88d 4005 	strb.w	r4, [sp, #5]
			NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001408:	2400      	movs	r4, #0
 800140a:	f88d 4006 	strb.w	r4, [sp, #6]
			NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800140e:	2601      	movs	r6, #1
 8001410:	f88d 6007 	strb.w	r6, [sp, #7]
			NVIC_Init(&NVIC_InitStructure);
 8001414:	a801      	add	r0, sp, #4
 8001416:	f004 fd89 	bl	8005f2c <NVIC_Init>

			USART_StructInit(&USART_InitStructure);
 800141a:	4f13      	ldr	r7, [pc, #76]	; (8001468 <conio_init+0xc8>)
 800141c:	4638      	mov	r0, r7
 800141e:	f005 fab9 	bl	8006994 <USART_StructInit>
			USART_InitStructure.USART_BaudRate = baudrate;
 8001422:	f8c7 8000 	str.w	r8, [r7]
			USART_Init(UART, &USART_InitStructure);
 8001426:	6828      	ldr	r0, [r5, #0]
 8001428:	4639      	mov	r1, r7
 800142a:	f005 fa5b 	bl	80068e4 <USART_Init>

			/* Init Ring Buffer */
			pUSART_Buf = &USART2_Buf;
 800142e:	480f      	ldr	r0, [pc, #60]	; (800146c <conio_init+0xcc>)
 8001430:	490f      	ldr	r1, [pc, #60]	; (8001470 <conio_init+0xd0>)
 8001432:	6008      	str	r0, [r1, #0]
			USART2_Buf.RX_Tail = 0;
 8001434:	f8a0 4202 	strh.w	r4, [r0, #514]	; 0x202
			USART2_Buf.RX_Head = 0;
 8001438:	f8a0 4200 	strh.w	r4, [r0, #512]	; 0x200
			USART2_Buf.TX_Tail = 0;
 800143c:	f8a0 4206 	strh.w	r4, [r0, #518]	; 0x206
			USART2_Buf.TX_Head = 0;
 8001440:	f8a0 4204 	strh.w	r4, [r0, #516]	; 0x204

			/* Enable USART2 Receive interrupts */
			USART_ITConfig(UART, USART_IT_RXNE, ENABLE);
 8001444:	6828      	ldr	r0, [r5, #0]
 8001446:	f240 5125 	movw	r1, #1317	; 0x525
 800144a:	4632      	mov	r2, r6
 800144c:	f005 fab9 	bl	80069c2 <USART_ITConfig>
#endif
			/* Enable UART */
			USART_Cmd(UART, ENABLE);
 8001450:	6828      	ldr	r0, [r5, #0]
 8001452:	4631      	mov	r1, r6
 8001454:	f005 faa9 	bl	80069aa <USART_Cmd>
		case 3 : /* NOT Supported yet */
		break;

	}

}
 8001458:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
 800145c:	20000fe8 	.word	0x20000fe8
 8001460:	40004400 	.word	0x40004400
 8001464:	40010800 	.word	0x40010800
 8001468:	200011f8 	.word	0x200011f8
 800146c:	20000ff0 	.word	0x20000ff0
 8001470:	20000fe4 	.word	0x20000fe4

08001474 <USART_TXBuffer_PutByte>:
/*! 
    Put Bytedata with Buffering.
*/
/**************************************************************************/
bool USART_TXBuffer_PutByte(USART_Buffer_t* USART_buf, uint8_t data)
{
 8001474:	b510      	push	{r4, lr}
 8001476:	4603      	mov	r3, r0
*/
/**************************************************************************/
bool USART_TXBuffer_FreeSpace(USART_Buffer_t* USART_buf)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (USART_buf->TX_Head + 1) & (UART_BUFSIZE-1);
 8001478:	f8b0 4204 	ldrh.w	r4, [r0, #516]	; 0x204
	uint8_t tempTail = USART_buf->TX_Tail;
 800147c:	f8b0 2206 	ldrh.w	r2, [r0, #518]	; 0x206
*/
/**************************************************************************/
bool USART_TXBuffer_FreeSpace(USART_Buffer_t* USART_buf)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (USART_buf->TX_Head + 1) & (UART_BUFSIZE-1);
 8001480:	1c60      	adds	r0, r4, #1
	uint8_t tempTail = USART_buf->TX_Tail;

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
 8001482:	f000 04ff 	and.w	r4, r0, #255	; 0xff
 8001486:	b2d2      	uxtb	r2, r2
 8001488:	1aa4      	subs	r4, r4, r2
 800148a:	bf18      	it	ne
 800148c:	2401      	movne	r4, #1
	bool TXBuffer_FreeSpace;

	TXBuffer_FreeSpace = USART_TXBuffer_FreeSpace(USART_buf);


	if(TXBuffer_FreeSpace)
 800148e:	b19c      	cbz	r4, 80014b8 <USART_TXBuffer_PutByte+0x44>
	{
	  	tempTX_Head = USART_buf->TX_Head;
 8001490:	f8b3 0204 	ldrh.w	r0, [r3, #516]	; 0x204
 8001494:	b282      	uxth	r2, r0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 8001496:	b672      	cpsid	i
		
		__disable_irq();
	  	USART_buf->TX[tempTX_Head]= data;
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	1898      	adds	r0, r3, r2
 800149c:	f880 1100 	strb.w	r1, [r0, #256]	; 0x100
		/* Advance buffer head. */
		USART_buf->TX_Head = (tempTX_Head + 1) & (UART_BUFSIZE-1);
 80014a0:	1c51      	adds	r1, r2, #1
 80014a2:	b2ca      	uxtb	r2, r1
 80014a4:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 80014a8:	b662      	cpsie	i
		__enable_irq();

		/* Enable TXE interrupt. */
		USART_ITConfig(UART, USART_IT_TXE, ENABLE);
 80014aa:	4b04      	ldr	r3, [pc, #16]	; (80014bc <USART_TXBuffer_PutByte+0x48>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	f240 7127 	movw	r1, #1831	; 0x727
 80014b2:	2201      	movs	r2, #1
 80014b4:	f005 fa85 	bl	80069c2 <USART_ITConfig>
	}
	return TXBuffer_FreeSpace;
}
 80014b8:	4620      	mov	r0, r4
 80014ba:	bd10      	pop	{r4, pc}
 80014bc:	20000fe8 	.word	0x20000fe8

080014c0 <USART_RXBuffer_GetByte>:
/*! 
    Get Bytedata with Buffering.
*/
/**************************************************************************/
uint8_t USART_RXBuffer_GetByte(USART_Buffer_t* USART_buf)
{
 80014c0:	4603      	mov	r3, r0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 80014c2:	b672      	cpsid	i
	uint8_t ans;

	__disable_irq();
	ans = (USART_buf->RX[USART_buf->RX_Tail]);
 80014c4:	f8b0 2202 	ldrh.w	r2, [r0, #514]	; 0x202
 80014c8:	b290      	uxth	r0, r2
 80014ca:	5c18      	ldrb	r0, [r3, r0]

	/* Advance buffer tail. */
	USART_buf->RX_Tail = (USART_buf->RX_Tail + 1) & (UART_BUFSIZE-1);
 80014cc:	f8b3 1202 	ldrh.w	r1, [r3, #514]	; 0x202
 80014d0:	1c4a      	adds	r2, r1, #1
 80014d2:	b2d1      	uxtb	r1, r2
 80014d4:	f8a3 1202 	strh.w	r1, [r3, #514]	; 0x202
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 80014d8:	b662      	cpsie	i
	
	__enable_irq();

	return ans;
}
 80014da:	4770      	bx	lr

080014dc <putch>:
    High Level function.
*/
/**************************************************************************/
/* Send 1 character */
inline void putch(uint8_t data)
{
 80014dc:	4601      	mov	r1, r0
#if (UART_HANDLING == UART_INTERRUPT_MODE)
	/* Interrupt Version */
	while(!USART_TXBuffer_FreeSpace(pUSART_Buf));
 80014de:	4b07      	ldr	r3, [pc, #28]	; (80014fc <putch+0x20>)
 80014e0:	681b      	ldr	r3, [r3, #0]
*/
/**************************************************************************/
bool USART_TXBuffer_FreeSpace(USART_Buffer_t* USART_buf)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (USART_buf->TX_Head + 1) & (UART_BUFSIZE-1);
 80014e2:	f8b3 0204 	ldrh.w	r0, [r3, #516]	; 0x204
	uint8_t tempTail = USART_buf->TX_Tail;
 80014e6:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
*/
/**************************************************************************/
bool USART_TXBuffer_FreeSpace(USART_Buffer_t* USART_buf)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (USART_buf->TX_Head + 1) & (UART_BUFSIZE-1);
 80014ea:	3001      	adds	r0, #1
/* Send 1 character */
inline void putch(uint8_t data)
{
#if (UART_HANDLING == UART_INTERRUPT_MODE)
	/* Interrupt Version */
	while(!USART_TXBuffer_FreeSpace(pUSART_Buf));
 80014ec:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	4290      	cmp	r0, r2
 80014f4:	d0f5      	beq.n	80014e2 <putch+0x6>
	USART_TXBuffer_PutByte(pUSART_Buf,data);
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff bfbc 	b.w	8001474 <USART_TXBuffer_PutByte>
 80014fc:	20000fe4 	.word	0x20000fe4

08001500 <getch>:
/**************************************************************************/
/* Receive 1 character */
uint8_t getch(void)
{
#if (UART_HANDLING == UART_INTERRUPT_MODE)
	if (USART_RXBufferData_Available(pUSART_Buf))  return USART_RXBuffer_GetByte(pUSART_Buf);
 8001500:	4b06      	ldr	r3, [pc, #24]	; (800151c <getch+0x1c>)
 8001502:	6818      	ldr	r0, [r3, #0]
*/
/**************************************************************************/
bool USART_RXBufferData_Available(USART_Buffer_t* USART_buf)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = USART_buf->RX_Head;
 8001504:	f8b0 2200 	ldrh.w	r2, [r0, #512]	; 0x200
	uint8_t tempTail = USART_buf->RX_Tail;
 8001508:	f8b0 1202 	ldrh.w	r1, [r0, #514]	; 0x202
/**************************************************************************/
/* Receive 1 character */
uint8_t getch(void)
{
#if (UART_HANDLING == UART_INTERRUPT_MODE)
	if (USART_RXBufferData_Available(pUSART_Buf))  return USART_RXBuffer_GetByte(pUSART_Buf);
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	b2cb      	uxtb	r3, r1
 8001510:	429a      	cmp	r2, r3
 8001512:	d001      	beq.n	8001518 <getch+0x18>
 8001514:	f7ff bfd4 	b.w	80014c0 <USART_RXBuffer_GetByte>
#else
	/* Polling version */
	while (!(UART->SR & USART_FLAG_RXNE));
	return (uint8_t)(USART->DR);
#endif
}
 8001518:	2000      	movs	r0, #0
 800151a:	4770      	bx	lr
 800151c:	20000fe4 	.word	0x20000fe4

08001520 <cputs>:
    High Level function.
*/
/**************************************************************************/
/* Send a string */
void cputs(char *s)
{
 8001520:	b510      	push	{r4, lr}
/*! 
    High Level function.
*/
/**************************************************************************/
/* Send a string */
void cputs(char *s)
 8001522:	1e44      	subs	r4, r0, #1
{
  while (*s)
 8001524:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8001528:	b110      	cbz	r0, 8001530 <cputs+0x10>
    putch(*s++);
 800152a:	f7ff ffd7 	bl	80014dc <putch>
 800152e:	e7f9      	b.n	8001524 <cputs+0x4>
}
 8001530:	bd10      	pop	{r4, pc}
	...

08001534 <conio_IRQ>:
/*! 
    Interrupt handlers.
*/
/**************************************************************************/
void conio_IRQ(void)
{
 8001534:	b570      	push	{r4, r5, r6, lr}
	if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001536:	4823      	ldr	r0, [pc, #140]	; (80015c4 <conio_IRQ+0x90>)
 8001538:	f240 5125 	movw	r1, #1317	; 0x525
 800153c:	f005 fa69 	bl	8006a12 <USART_GetITStatus>
 8001540:	b1d0      	cbz	r0, 8001578 <conio_IRQ+0x44>
	{
		/* Advance buffer head. */
		uint16_t tempRX_Head = ((&USART2_Buf)->RX_Head + 1) & (UART_BUFSIZE-1);
 8001542:	4c21      	ldr	r4, [pc, #132]	; (80015c8 <conio_IRQ+0x94>)
 8001544:	f8b4 5200 	ldrh.w	r5, [r4, #512]	; 0x200
 8001548:	1c68      	adds	r0, r5, #1
 800154a:	b2c5      	uxtb	r5, r0

		/* Check for overflow. */
		uint16_t tempRX_Tail = (&USART2_Buf)->RX_Tail;
 800154c:	f8b4 6202 	ldrh.w	r6, [r4, #514]	; 0x202
 8001550:	b2b6      	uxth	r6, r6
		uint8_t data =  USART_ReceiveData(USART2);
 8001552:	481c      	ldr	r0, [pc, #112]	; (80015c4 <conio_IRQ+0x90>)
 8001554:	f005 fa53 	bl	80069fe <USART_ReceiveData>
 8001558:	b2c1      	uxtb	r1, r0

		if (tempRX_Head == tempRX_Tail) {
 800155a:	42b5      	cmp	r5, r6
 800155c:	d106      	bne.n	800156c <conio_IRQ+0x38>
			/* Disable the USART2 Receive interrupt */
			USART_ITConfig(USART2, USART_IT_RXNE, DISABLE);
 800155e:	4819      	ldr	r0, [pc, #100]	; (80015c4 <conio_IRQ+0x90>)
 8001560:	f240 5125 	movw	r1, #1317	; 0x525
 8001564:	2200      	movs	r2, #0
 8001566:	f005 fa2c 	bl	80069c2 <USART_ITConfig>
 800156a:	e005      	b.n	8001578 <conio_IRQ+0x44>
		}else{
			(&USART2_Buf)->RX[(&USART2_Buf)->RX_Head] = data;
 800156c:	f8b4 3200 	ldrh.w	r3, [r4, #512]	; 0x200
 8001570:	b29a      	uxth	r2, r3
 8001572:	54a1      	strb	r1, [r4, r2]
			(&USART2_Buf)->RX_Head = tempRX_Head;
 8001574:	f8a4 5200 	strh.w	r5, [r4, #512]	; 0x200
		}
	}

	if(USART_GetITStatus(USART2, USART_IT_TXE) != RESET)
 8001578:	4c12      	ldr	r4, [pc, #72]	; (80015c4 <conio_IRQ+0x90>)
 800157a:	4620      	mov	r0, r4
 800157c:	f240 7127 	movw	r1, #1831	; 0x727
 8001580:	f005 fa47 	bl	8006a12 <USART_GetITStatus>
 8001584:	b1e8      	cbz	r0, 80015c2 <conio_IRQ+0x8e>
	{   

		/* Check if all data is transmitted. */
		uint16_t tempTX_Tail = (&USART2_Buf)->TX_Tail;
 8001586:	4810      	ldr	r0, [pc, #64]	; (80015c8 <conio_IRQ+0x94>)
 8001588:	f8b0 1206 	ldrh.w	r1, [r0, #518]	; 0x206
 800158c:	b28b      	uxth	r3, r1
		if ((&USART2_Buf)->TX_Head == tempTX_Tail){
 800158e:	f8b0 2204 	ldrh.w	r2, [r0, #516]	; 0x204
 8001592:	b291      	uxth	r1, r2
 8001594:	4299      	cmp	r1, r3
 8001596:	d107      	bne.n	80015a8 <conio_IRQ+0x74>
			/* Overflow MAX size Situation */
			/* Disable the USART2 Transmit interrupt */
			USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
 8001598:	4620      	mov	r0, r4
 800159a:	f240 7127 	movw	r1, #1831	; 0x727
 800159e:	2200      	movs	r2, #0
			/* Advance buffer tail. */
			(&USART2_Buf)->TX_Tail = ((&USART2_Buf)->TX_Tail + 1) & (UART_BUFSIZE-1);
		}

	}
}
 80015a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		/* Check if all data is transmitted. */
		uint16_t tempTX_Tail = (&USART2_Buf)->TX_Tail;
		if ((&USART2_Buf)->TX_Head == tempTX_Tail){
			/* Overflow MAX size Situation */
			/* Disable the USART2 Transmit interrupt */
			USART_ITConfig(USART2, USART_IT_TXE, DISABLE);
 80015a4:	f005 ba0d 	b.w	80069c2 <USART_ITConfig>
		}else{
			/* Start transmitting. */
			uint8_t data = (&USART2_Buf)->TX[(&USART2_Buf)->TX_Tail];
 80015a8:	f8b0 3206 	ldrh.w	r3, [r0, #518]	; 0x206
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	1881      	adds	r1, r0, r2
 80015b0:	f891 3100 	ldrb.w	r3, [r1, #256]	; 0x100
			USART2->DR = data;
 80015b4:	80a3      	strh	r3, [r4, #4]

			/* Advance buffer tail. */
			(&USART2_Buf)->TX_Tail = ((&USART2_Buf)->TX_Tail + 1) & (UART_BUFSIZE-1);
 80015b6:	f8b0 2206 	ldrh.w	r2, [r0, #518]	; 0x206
 80015ba:	1c51      	adds	r1, r2, #1
 80015bc:	b2cb      	uxtb	r3, r1
 80015be:	f8a0 3206 	strh.w	r3, [r0, #518]	; 0x206
 80015c2:	bd70      	pop	{r4, r5, r6, pc}
 80015c4:	40004400 	.word	0x40004400
 80015c8:	20000ff0 	.word	0x20000ff0

080015cc <USART2_IRQHandler>:
	@param	None.
    @retval	None.
*/
/**************************************************************************/
void USART2_IRQHandler(void)
{
 80015cc:	b508      	push	{r3, lr}
	xUART_IRQ();
 80015ce:	4b02      	ldr	r3, [pc, #8]	; (80015d8 <USART2_IRQHandler+0xc>)
 80015d0:	6818      	ldr	r0, [r3, #0]
 80015d2:	4780      	blx	r0
 80015d4:	bd08      	pop	{r3, pc}
 80015d6:	bf00      	nop
 80015d8:	20000fec 	.word	0x20000fec

080015dc <xgetc_n>:
	@param	None
    @retval	CommandData.
*/
/**************************************************************************/
char xgetc_n (void)
{
 80015dc:	b508      	push	{r3, lr}
#if  defined (USE_ETHERPOD) 
	static int flip=0;
#endif
	c = 0;

	c = getch();
 80015de:	f7ff ff8f 	bl	8001500 <getch>

	if (c!=false){}
 80015e2:	b9a8      	cbnz	r0, 8001610 <xgetc_n+0x34>
		
	else
	{
#if defined (USE_STM32PRIMER2)
		c = CmdKey;
 80015e4:	4a0b      	ldr	r2, [pc, #44]	; (8001614 <xgetc_n+0x38>)
 80015e6:	8813      	ldrh	r3, [r2, #0]
 80015e8:	b299      	uxth	r1, r3
		CmdKey = 0;
 80015ea:	8010      	strh	r0, [r2, #0]
		
		switch (c) {
 80015ec:	2910      	cmp	r1, #16
 80015ee:	d00e      	beq.n	800160e <xgetc_n+0x32>
 80015f0:	d804      	bhi.n	80015fc <xgetc_n+0x20>
			break;
		case KEY_L:
			c = BTN_ESC;
			break;
		case KEY_U:
			c = BTN_UP;
 80015f2:	2908      	cmp	r1, #8
 80015f4:	bf0c      	ite	eq
 80015f6:	2005      	moveq	r0, #5
 80015f8:	2000      	movne	r0, #0
 80015fa:	e009      	b.n	8001610 <xgetc_n+0x34>
	{
#if defined (USE_STM32PRIMER2)
		c = CmdKey;
		CmdKey = 0;
		
		switch (c) {
 80015fc:	2920      	cmp	r1, #32
 80015fe:	d004      	beq.n	800160a <xgetc_n+0x2e>

		case KEY_R:
			c = BTN_OK;
			break;
		case KEY_L:
			c = BTN_ESC;
 8001600:	2940      	cmp	r1, #64	; 0x40
 8001602:	bf0c      	ite	eq
 8001604:	201a      	moveq	r0, #26
 8001606:	2000      	movne	r0, #0
 8001608:	e002      	b.n	8001610 <xgetc_n+0x34>
		CmdKey = 0;
		
		switch (c) {

		case KEY_R:
			c = BTN_OK;
 800160a:	200d      	movs	r0, #13
 800160c:	e000      	b.n	8001610 <xgetc_n+0x34>
			break;
		case KEY_U:
			c = BTN_UP;
			break;
		case KEY_D:
			c = BTN_DOWN;
 800160e:	2018      	movs	r0, #24
		}
#endif
	}

	return c;
}
 8001610:	b240      	sxtb	r0, r0
 8001612:	bd08      	pop	{r3, pc}
 8001614:	20000280 	.word	0x20000280

08001618 <xgetc>:
	@param	None
    @retval	CommandData.
*/
/**************************************************************************/
unsigned char xgetc (void)
{
 8001618:	b508      	push	{r3, lr}

	do {
#if defined(USE_STM32PRIMER2) || defined(USE_TIME_DISPLAY)
/*		ts_rtc();*/
#endif
		c = xgetc_n();
 800161a:	f7ff ffdf 	bl	80015dc <xgetc_n>
 800161e:	b2c0      	uxtb	r0, r0
	} while (!c);
 8001620:	2800      	cmp	r0, #0
 8001622:	d0fa      	beq.n	800161a <xgetc+0x2>
	return c;
	
}
 8001624:	bd08      	pop	{r3, pc}
	...

08001628 <Display_IoInit_If>:
/*! 
    Display Driver Lowest Layer Settings.
*/
/**************************************************************************/
void Display_IoInit_If()
{
 8001628:	b570      	push	{r4, r5, r6, lr}
 800162a:	b096      	sub	sp, #88	; 0x58
static void GPIO_Conf(void)
{
	GPIO_InitTypeDef GPIO_InitStructure; 
	
	/* Enable FSMC, GPIOD, GPIOE, GPIOF, GPIOG and AFIO clocks */
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE);
 800162c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001630:	2101      	movs	r1, #1
 8001632:	f004 fe1f 	bl	8006274 <RCC_AHBPeriphClockCmd>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOE |
 8001636:	f240 10e1 	movw	r0, #481	; 0x1e1
 800163a:	2101      	movs	r1, #1
 800163c:	f004 fe26 	bl	800628c <RCC_APB2PeriphClockCmd>
	/* Enable GPIOC clock (BackLight Control)*/
    /* RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOC, ENABLE ); */

	/*-- GPIO Configuration ------------------------------------------------------*/
	/* SRAM Data lines configuration */
	GPIO_InitStructure.GPIO_Pin = DATA_PINS;
 8001640:	f44f 43ff 	mov.w	r3, #32640	; 0x7f80
 8001644:	f8ad 301c 	strh.w	r3, [sp, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001648:	2018      	movs	r0, #24
 800164a:	f88d 001f 	strb.w	r0, [sp, #31]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800164e:	2103      	movs	r1, #3
 8001650:	f88d 101e 	strb.w	r1, [sp, #30]
	GPIO_Init(DISPLAY_PORT_DATA, &GPIO_InitStructure); 
 8001654:	482f      	ldr	r0, [pc, #188]	; (8001714 <Display_IoInit_If+0xec>)
 8001656:	a907      	add	r1, sp, #28
 8001658:	f004 fcb2 	bl	8005fc0 <GPIO_Init>

	/* NOE, NWE and NE1 configuration */  
	GPIO_InitStructure.GPIO_Pin 	= CTRL_RD;
 800165c:	2510      	movs	r5, #16
 800165e:	f8ad 501c 	strh.w	r5, [sp, #28]
	GPIO_Init(DISPLAY_PORT_RD, &GPIO_InitStructure);
 8001662:	4c2d      	ldr	r4, [pc, #180]	; (8001718 <Display_IoInit_If+0xf0>)
 8001664:	4620      	mov	r0, r4
 8001666:	a907      	add	r1, sp, #28
 8001668:	f004 fcaa 	bl	8005fc0 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin 	= CTRL_WR;
 800166c:	2220      	movs	r2, #32
 800166e:	f8ad 201c 	strh.w	r2, [sp, #28]
	GPIO_Init(DISPLAY_PORT_WR, &GPIO_InitStructure);
 8001672:	4620      	mov	r0, r4
 8001674:	a907      	add	r1, sp, #28
 8001676:	f004 fca3 	bl	8005fc0 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin 	= CTRL_DC;
 800167a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800167e:	f8ad 301c 	strh.w	r3, [sp, #28]
	GPIO_Init(DISPLAY_PORT_DC, &GPIO_InitStructure);
 8001682:	4620      	mov	r0, r4
 8001684:	a907      	add	r1, sp, #28
 8001686:	f004 fc9b 	bl	8005fc0 <GPIO_Init>

	/* Reset : configured as regular GPIO, is not FSMC-controlled */
	GPIO_InitStructure.GPIO_Pin 	= CTRL_RES;
 800168a:	2040      	movs	r0, #64	; 0x40
 800168c:	f8ad 001c 	strh.w	r0, [sp, #28]
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_Out_PP;
 8001690:	f88d 501f 	strb.w	r5, [sp, #31]
	GPIO_Init(DISPLAY_PORT_RES, &GPIO_InitStructure);
 8001694:	4620      	mov	r0, r4
 8001696:	a907      	add	r1, sp, #28
 8001698:	f004 fc92 	bl	8005fc0 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin 	= CTRL_CS;
 800169c:	2180      	movs	r1, #128	; 0x80
 800169e:	f8ad 101c 	strh.w	r1, [sp, #28]
	GPIO_Init(DISPLAY_PORT_CS, &GPIO_InitStructure);
 80016a2:	4620      	mov	r0, r4
 80016a4:	a907      	add	r1, sp, #28
 80016a6:	f004 fc8b 	bl	8005fc0 <GPIO_Init>
	
	/* BackLight LED Control */
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_8;
 80016aa:	f44f 7480 	mov.w	r4, #256	; 0x100
 80016ae:	f8ad 401c 	strh.w	r4, [sp, #28]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80016b2:	4e1a      	ldr	r6, [pc, #104]	; (800171c <Display_IoInit_If+0xf4>)
 80016b4:	4630      	mov	r0, r6
 80016b6:	a907      	add	r1, sp, #28
 80016b8:	f004 fc82 	bl	8005fc0 <GPIO_Init>
	GPIO_SetBits(GPIOB,GPIO_Pin_8);	/* LED Backlight is Always ON in MSC/CDC mode */
 80016bc:	4630      	mov	r0, r6
 80016be:	4621      	mov	r1, r4
 80016c0:	f004 fcd0 	bl	8006064 <GPIO_SetBits>
{
	FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
	FSMC_NORSRAMTimingInitTypeDef  p;

	/*-- FSMC Configuration ------------------------------------------------------*/
	p.FSMC_AddressSetupTime 		= 2;
 80016c4:	2202      	movs	r2, #2
 80016c6:	9200      	str	r2, [sp, #0]
	p.FSMC_AddressHoldTime 			= 2;
 80016c8:	9201      	str	r2, [sp, #4]
	p.FSMC_DataSetupTime 			= 2;
 80016ca:	9202      	str	r2, [sp, #8]
	p.FSMC_BusTurnAroundDuration 	= 5;
 80016cc:	2305      	movs	r3, #5
 80016ce:	9303      	str	r3, [sp, #12]
	p.FSMC_CLKDivision 				= 5;
 80016d0:	9304      	str	r3, [sp, #16]
	p.FSMC_DataLatency 				= 5;
 80016d2:	9305      	str	r3, [sp, #20]
	p.FSMC_AccessMode 				= FSMC_AccessMode_A;
 80016d4:	2000      	movs	r0, #0
 80016d6:	9006      	str	r0, [sp, #24]

	FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM3;
 80016d8:	2404      	movs	r4, #4
 80016da:	9407      	str	r4, [sp, #28]
	FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
 80016dc:	9008      	str	r0, [sp, #32]
	FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
 80016de:	9009      	str	r0, [sp, #36]	; 0x24
	FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;        /* MUST be 16b*/
 80016e0:	950a      	str	r5, [sp, #40]	; 0x28
	FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 80016e2:	900b      	str	r0, [sp, #44]	; 0x2c
	FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait= FSMC_AsynchronousWait_Disable;
 80016e4:	900c      	str	r0, [sp, #48]	; 0x30
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;  /* cf RM p363 + p384*/
 80016e6:	900d      	str	r0, [sp, #52]	; 0x34
	FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
 80016e8:	900e      	str	r0, [sp, #56]	; 0x38
	FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 80016ea:	900f      	str	r0, [sp, #60]	; 0x3c
	FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 80016ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016f0:	9110      	str	r1, [sp, #64]	; 0x40
	FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
 80016f2:	9011      	str	r0, [sp, #68]	; 0x44
	FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 80016f4:	9012      	str	r0, [sp, #72]	; 0x48
	FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 80016f6:	9013      	str	r0, [sp, #76]	; 0x4c
	FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &p;
 80016f8:	eb0d 0200 	add.w	r2, sp, r0
 80016fc:	9214      	str	r2, [sp, #80]	; 0x50
	FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &p;
 80016fe:	9215      	str	r2, [sp, #84]	; 0x54

	FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); 
 8001700:	a807      	add	r0, sp, #28
 8001702:	f004 fcb3 	bl	800606c <FSMC_NORSRAMInit>

	/* Enable FSMC Bank1_SRAM Bank */
	FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);
 8001706:	4620      	mov	r0, r4
 8001708:	2101      	movs	r1, #1
 800170a:	f004 fd0d 	bl	8006128 <FSMC_NORSRAMCmd>
/**************************************************************************/
void Display_IoInit_If()
{
	GPIO_Conf();
	FSMC_Conf();
}
 800170e:	b016      	add	sp, #88	; 0x58
 8001710:	bd70      	pop	{r4, r5, r6, pc}
 8001712:	bf00      	nop
 8001714:	40011800 	.word	0x40011800
 8001718:	40011400 	.word	0x40011400
 800171c:	40010c00 	.word	0x40010c00

08001720 <SetPixel>:
/*! 
	Put Pixel Position(Basis Function).
*/
/**************************************************************************/
static inline void SetPixel(uint16_t col, uint16_t row)
{
 8001720:	460a      	mov	r2, r1
	Display_rect_if(col,col,row,row);
 8001722:	4601      	mov	r1, r0
 8001724:	4613      	mov	r3, r2
 8001726:	f000 b9e1 	b.w	8001aec <ST7732_rect>
	...

0800172c <putkanji_t>:
/*! 
	Put SJIS Kanji Font With Transparency.
*/
/**************************************************************************/
static void putkanji_t(uint16_t col, uint16_t row, uint8_t* pkanji, uint16_t colour)
{
 800172c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001730:	b085      	sub	sp, #20
 8001732:	4680      	mov	r8, r0
 8001734:	4689      	mov	r9, r1
 8001736:	469a      	mov	sl, r3

	uint8_t*	ptemp;
	int 		i,j,l;
	int 		k,m;

	l = CurrentKanjiDat->X_Size / 8;
 8001738:	4b2d      	ldr	r3, [pc, #180]	; (80017f0 <putkanji_t+0xc4>)
 800173a:	6818      	ldr	r0, [r3, #0]
 800173c:	7a47      	ldrb	r7, [r0, #9]
 800173e:	08fe      	lsrs	r6, r7, #3
	m = CurrentKanjiDat->X_Size % 8;
 8001740:	f007 0707 	and.w	r7, r7, #7

	ptemp = GetPtr_Kanji(((*pkanji) << 8) | *(pkanji+1));
 8001744:	7811      	ldrb	r1, [r2, #0]
 8001746:	7852      	ldrb	r2, [r2, #1]
 8001748:	ea42 2001 	orr.w	r0, r2, r1, lsl #8
 800174c:	f000 fb06 	bl	8001d5c <GetPtr_Kanji>
 8001750:	4604      	mov	r4, r0
		}

		for(j=0; j< m ;j++){

			if((*(ptemp)<<j)&0x80){
					SetPixel(col +j +(k*8),row +i);
 8001752:	eb08 0bc6 	add.w	fp, r8, r6, lsl #3
 8001756:	fa1f fb8b 	uxth.w	fp, fp
	l = CurrentKanjiDat->X_Size / 8;
	m = CurrentKanjiDat->X_Size % 8;

	ptemp = GetPtr_Kanji(((*pkanji) << 8) | *(pkanji+1));

	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
 800175a:	2500      	movs	r5, #0
 800175c:	4b24      	ldr	r3, [pc, #144]	; (80017f0 <putkanji_t+0xc4>)
 800175e:	6818      	ldr	r0, [r3, #0]
 8001760:	7a81      	ldrb	r1, [r0, #10]
 8001762:	428d      	cmp	r5, r1
 8001764:	da40      	bge.n	80017e8 <putkanji_t+0xbc>
 8001766:	2200      	movs	r2, #0
	{
		for(k=0; k < l ;k++){
 8001768:	42b2      	cmp	r2, r6
 800176a:	da21      	bge.n	80017b0 <putkanji_t+0x84>
/**************************************************************************/
/*! 
	Put SJIS Kanji Font With Transparency.
*/
/**************************************************************************/
static void putkanji_t(uint16_t col, uint16_t row, uint8_t* pkanji, uint16_t colour)
 800176c:	eb08 0cc2 	add.w	ip, r8, r2, lsl #3
 8001770:	fa1f fc8c 	uxth.w	ip, ip
 8001774:	2300      	movs	r3, #0
	{
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){

				if((*(ptemp)<<j)&0x80){
 8001776:	5ca0      	ldrb	r0, [r4, r2]
 8001778:	fa00 f003 	lsl.w	r0, r0, r3
 800177c:	0601      	lsls	r1, r0, #24
 800177e:	d512      	bpl.n	80017a6 <putkanji_t+0x7a>
/**************************************************************************/
/*! 
	Put SJIS Kanji Font With Transparency.
*/
/**************************************************************************/
static void putkanji_t(uint16_t col, uint16_t row, uint8_t* pkanji, uint16_t colour)
 8001780:	eb0c 0003 	add.w	r0, ip, r3
 8001784:	eb09 0105 	add.w	r1, r9, r5
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){

				if((*(ptemp)<<j)&0x80){
						SetPixel(col +j +(k*8),row +i);
 8001788:	b280      	uxth	r0, r0
 800178a:	b289      	uxth	r1, r1
 800178c:	9203      	str	r2, [sp, #12]
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	f8cd c008 	str.w	ip, [sp, #8]
 8001794:	f7ff ffc4 	bl	8001720 <SetPixel>
						Display_wr_dat_if(colour);
 8001798:	4650      	mov	r0, sl
 800179a:	f000 f99d 	bl	8001ad8 <ST7732_wr_gram>
 800179e:	f8dd c008 	ldr.w	ip, [sp, #8]
 80017a2:	9b01      	ldr	r3, [sp, #4]
 80017a4:	9a03      	ldr	r2, [sp, #12]

	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){
 80017a6:	3301      	adds	r3, #1
 80017a8:	2b08      	cmp	r3, #8
 80017aa:	d1e4      	bne.n	8001776 <putkanji_t+0x4a>

	ptemp = GetPtr_Kanji(((*pkanji) << 8) | *(pkanji+1));

	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
 80017ac:	3201      	adds	r2, #1
 80017ae:	e7db      	b.n	8001768 <putkanji_t+0x3c>
 80017b0:	19a4      	adds	r4, r4, r6
/**************************************************************************/
/*! 
	Put SJIS Kanji Font With Transparency.
*/
/**************************************************************************/
static void putkanji_t(uint16_t col, uint16_t row, uint8_t* pkanji, uint16_t colour)
 80017b2:	2300      	movs	r3, #0
					}
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 80017b4:	42bb      	cmp	r3, r7
 80017b6:	da13      	bge.n	80017e0 <putkanji_t+0xb4>

			if((*(ptemp)<<j)&0x80){
 80017b8:	7820      	ldrb	r0, [r4, #0]
 80017ba:	fa00 f003 	lsl.w	r0, r0, r3
 80017be:	0602      	lsls	r2, r0, #24
 80017c0:	d50c      	bpl.n	80017dc <putkanji_t+0xb0>
/**************************************************************************/
/*! 
	Put SJIS Kanji Font With Transparency.
*/
/**************************************************************************/
static void putkanji_t(uint16_t col, uint16_t row, uint8_t* pkanji, uint16_t colour)
 80017c2:	eb0b 0203 	add.w	r2, fp, r3
 80017c6:	eb09 0105 	add.w	r1, r9, r5
		}

		for(j=0; j< m ;j++){

			if((*(ptemp)<<j)&0x80){
					SetPixel(col +j +(k*8),row +i);
 80017ca:	b290      	uxth	r0, r2
 80017cc:	b289      	uxth	r1, r1
 80017ce:	9301      	str	r3, [sp, #4]
 80017d0:	f7ff ffa6 	bl	8001720 <SetPixel>
					Display_wr_dat_if(colour);
 80017d4:	4650      	mov	r0, sl
 80017d6:	f000 f97f 	bl	8001ad8 <ST7732_wr_gram>
 80017da:	9b01      	ldr	r3, [sp, #4]
					}
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 80017dc:	3301      	adds	r3, #1
 80017de:	e7e9      	b.n	80017b4 <putkanji_t+0x88>
					Display_wr_dat_if(colour);
				}
				
		}
		
		if (m != 0) ptemp++;	
 80017e0:	b107      	cbz	r7, 80017e4 <putkanji_t+0xb8>
 80017e2:	3401      	adds	r4, #1
	l = CurrentKanjiDat->X_Size / 8;
	m = CurrentKanjiDat->X_Size % 8;

	ptemp = GetPtr_Kanji(((*pkanji) << 8) | *(pkanji+1));

	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
 80017e4:	3501      	adds	r5, #1
 80017e6:	e7b9      	b.n	800175c <putkanji_t+0x30>
		
		if (m != 0) ptemp++;	
	
	}

}
 80017e8:	b005      	add	sp, #20
 80017ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017ee:	bf00      	nop
 80017f0:	2000121c 	.word	0x2000121c

080017f4 <putank_t.isra.0>:
/**************************************************************************/
/*! 
	Put SJIS ANK Font With Transparency.
*/
/**************************************************************************/
static void putank_t(uint16_t col, uint16_t row, uint8_t* pank, uint16_t colour)
 80017f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017f8:	b085      	sub	sp, #20
 80017fa:	4680      	mov	r8, r0
 80017fc:	4689      	mov	r9, r1
 80017fe:	469a      	mov	sl, r3

	uint8_t*	ptemp;
	int 		i,j,l;
	int 		k,m;

	l = CurrentAnkDat->X_Size / 8;
 8001800:	4b2b      	ldr	r3, [pc, #172]	; (80018b0 <putank_t.isra.0+0xbc>)
 8001802:	6818      	ldr	r0, [r3, #0]
 8001804:	7947      	ldrb	r7, [r0, #5]
 8001806:	08fe      	lsrs	r6, r7, #3
	m = CurrentAnkDat->X_Size % 8;
 8001808:	f007 0707 	and.w	r7, r7, #7

	ptemp = GetPtr_Ank(*pank);
 800180c:	4610      	mov	r0, r2
 800180e:	f000 fa99 	bl	8001d44 <GetPtr_Ank>
 8001812:	4604      	mov	r4, r0
		}

		for(j=0; j< m ;j++){

			if((*(ptemp)<<j)&0x80){
					SetPixel(col +j +(k*8),row +i);
 8001814:	eb08 0bc6 	add.w	fp, r8, r6, lsl #3
 8001818:	fa1f fb8b 	uxth.w	fp, fp
	l = CurrentAnkDat->X_Size / 8;
	m = CurrentAnkDat->X_Size % 8;

	ptemp = GetPtr_Ank(*pank);

	for(i=0; i<CurrentAnkDat->Y_Size;i++)
 800181c:	2500      	movs	r5, #0
 800181e:	4924      	ldr	r1, [pc, #144]	; (80018b0 <putank_t.isra.0+0xbc>)
 8001820:	680a      	ldr	r2, [r1, #0]
 8001822:	7993      	ldrb	r3, [r2, #6]
 8001824:	429d      	cmp	r5, r3
 8001826:	da40      	bge.n	80018aa <putank_t.isra.0+0xb6>
 8001828:	2200      	movs	r2, #0
	{
		for(k=0; k < l ;k++){
 800182a:	42b2      	cmp	r2, r6
 800182c:	da21      	bge.n	8001872 <putank_t.isra.0+0x7e>
/**************************************************************************/
/*! 
	Put SJIS ANK Font With Transparency.
*/
/**************************************************************************/
static void putank_t(uint16_t col, uint16_t row, uint8_t* pank, uint16_t colour)
 800182e:	eb08 0cc2 	add.w	ip, r8, r2, lsl #3
 8001832:	fa1f fc8c 	uxth.w	ip, ip
 8001836:	2300      	movs	r3, #0
	{
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){

				if((*(ptemp)<<j)&0x80){
 8001838:	5ca0      	ldrb	r0, [r4, r2]
 800183a:	fa00 f003 	lsl.w	r0, r0, r3
 800183e:	0601      	lsls	r1, r0, #24
 8001840:	d512      	bpl.n	8001868 <putank_t.isra.0+0x74>
/**************************************************************************/
/*! 
	Put SJIS ANK Font With Transparency.
*/
/**************************************************************************/
static void putank_t(uint16_t col, uint16_t row, uint8_t* pank, uint16_t colour)
 8001842:	eb0c 0003 	add.w	r0, ip, r3
 8001846:	eb09 0105 	add.w	r1, r9, r5
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){

				if((*(ptemp)<<j)&0x80){
						SetPixel(col +j +(k*8),row +i);
 800184a:	b280      	uxth	r0, r0
 800184c:	b289      	uxth	r1, r1
 800184e:	9203      	str	r2, [sp, #12]
 8001850:	9301      	str	r3, [sp, #4]
 8001852:	f8cd c008 	str.w	ip, [sp, #8]
 8001856:	f7ff ff63 	bl	8001720 <SetPixel>
						Display_wr_dat_if(colour);
 800185a:	4650      	mov	r0, sl
 800185c:	f000 f93c 	bl	8001ad8 <ST7732_wr_gram>
 8001860:	f8dd c008 	ldr.w	ip, [sp, #8]
 8001864:	9b01      	ldr	r3, [sp, #4]
 8001866:	9a03      	ldr	r2, [sp, #12]

	for(i=0; i<CurrentAnkDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){
 8001868:	3301      	adds	r3, #1
 800186a:	2b08      	cmp	r3, #8
 800186c:	d1e4      	bne.n	8001838 <putank_t.isra.0+0x44>

	ptemp = GetPtr_Ank(*pank);

	for(i=0; i<CurrentAnkDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
 800186e:	3201      	adds	r2, #1
 8001870:	e7db      	b.n	800182a <putank_t.isra.0+0x36>
 8001872:	19a4      	adds	r4, r4, r6
/**************************************************************************/
/*! 
	Put SJIS ANK Font With Transparency.
*/
/**************************************************************************/
static void putank_t(uint16_t col, uint16_t row, uint8_t* pank, uint16_t colour)
 8001874:	2300      	movs	r3, #0
					}
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 8001876:	42bb      	cmp	r3, r7
 8001878:	da13      	bge.n	80018a2 <putank_t.isra.0+0xae>

			if((*(ptemp)<<j)&0x80){
 800187a:	7820      	ldrb	r0, [r4, #0]
 800187c:	fa00 f003 	lsl.w	r0, r0, r3
 8001880:	0600      	lsls	r0, r0, #24
 8001882:	d50c      	bpl.n	800189e <putank_t.isra.0+0xaa>
/**************************************************************************/
/*! 
	Put SJIS ANK Font With Transparency.
*/
/**************************************************************************/
static void putank_t(uint16_t col, uint16_t row, uint8_t* pank, uint16_t colour)
 8001884:	eb0b 0203 	add.w	r2, fp, r3
 8001888:	eb09 0105 	add.w	r1, r9, r5
		}

		for(j=0; j< m ;j++){

			if((*(ptemp)<<j)&0x80){
					SetPixel(col +j +(k*8),row +i);
 800188c:	b290      	uxth	r0, r2
 800188e:	b289      	uxth	r1, r1
 8001890:	9301      	str	r3, [sp, #4]
 8001892:	f7ff ff45 	bl	8001720 <SetPixel>
					Display_wr_dat_if(colour);
 8001896:	4650      	mov	r0, sl
 8001898:	f000 f91e 	bl	8001ad8 <ST7732_wr_gram>
 800189c:	9b01      	ldr	r3, [sp, #4]
					}
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 800189e:	3301      	adds	r3, #1
 80018a0:	e7e9      	b.n	8001876 <putank_t.isra.0+0x82>
			if((*(ptemp)<<j)&0x80){
					SetPixel(col +j +(k*8),row +i);
					Display_wr_dat_if(colour);
				}
		}
		if (m != 0) ptemp++;	
 80018a2:	b107      	cbz	r7, 80018a6 <putank_t.isra.0+0xb2>
 80018a4:	3401      	adds	r4, #1
	l = CurrentAnkDat->X_Size / 8;
	m = CurrentAnkDat->X_Size % 8;

	ptemp = GetPtr_Ank(*pank);

	for(i=0; i<CurrentAnkDat->Y_Size;i++)
 80018a6:	3501      	adds	r5, #1
 80018a8:	e7b9      	b.n	800181e <putank_t.isra.0+0x2a>
				}
		}
		if (m != 0) ptemp++;	

	}
}
 80018aa:	b005      	add	sp, #20
 80018ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018b0:	20001218 	.word	0x20001218

080018b4 <putkanji>:
/*! 
	Put SJIS Kanji Font With Occupy.
*/
/**************************************************************************/
void putkanji(uint16_t col, uint16_t row, uint8_t* pkanji, uint16_t fg,uint16_t bg)
{
 80018b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018b8:	4606      	mov	r6, r0
 80018ba:	460d      	mov	r5, r1
 80018bc:	4699      	mov	r9, r3
 80018be:	f8bd a028 	ldrh.w	sl, [sp, #40]	; 0x28
	uint8_t*	ptemp;
	int 		i,j,l;
	int 		k,m;
	uint16_t 	wd;

	l = CurrentKanjiDat->X_Size / 8;
 80018c2:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 8001964 <putkanji+0xb0>
 80018c6:	f8db 3000 	ldr.w	r3, [fp]
 80018ca:	f893 8009 	ldrb.w	r8, [r3, #9]
 80018ce:	ea4f 07d8 	mov.w	r7, r8, lsr #3
	m = CurrentKanjiDat->X_Size % 8;
 80018d2:	f008 0807 	and.w	r8, r8, #7

	ptemp = GetPtr_Kanji(((*pkanji) << 8) | *(pkanji+1));
 80018d6:	7810      	ldrb	r0, [r2, #0]
 80018d8:	7851      	ldrb	r1, [r2, #1]
 80018da:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 80018de:	f000 fa3d 	bl	8001d5c <GetPtr_Kanji>
 80018e2:	4604      	mov	r4, r0
	
	Display_rect_if(col, col + CurrentKanjiDat->X_Size - 1,
 80018e4:	f8db 2000 	ldr.w	r2, [fp]
 80018e8:	7a53      	ldrb	r3, [r2, #9]
 80018ea:	18f1      	adds	r1, r6, r3
					row, row + CurrentKanjiDat->Y_Size - 1);
 80018ec:	7a90      	ldrb	r0, [r2, #10]
 80018ee:	182b      	adds	r3, r5, r0
	l = CurrentKanjiDat->X_Size / 8;
	m = CurrentKanjiDat->X_Size % 8;

	ptemp = GetPtr_Kanji(((*pkanji) << 8) | *(pkanji+1));
	
	Display_rect_if(col, col + CurrentKanjiDat->X_Size - 1,
 80018f0:	4630      	mov	r0, r6
 80018f2:	3901      	subs	r1, #1
 80018f4:	462a      	mov	r2, r5
 80018f6:	3b01      	subs	r3, #1
 80018f8:	f000 f8f8 	bl	8001aec <ST7732_rect>
					row, row + CurrentKanjiDat->Y_Size - 1);


	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
 80018fc:	f04f 0b00 	mov.w	fp, #0
 8001900:	4a18      	ldr	r2, [pc, #96]	; (8001964 <putkanji+0xb0>)
 8001902:	6811      	ldr	r1, [r2, #0]
 8001904:	7a88      	ldrb	r0, [r1, #10]
 8001906:	4583      	cmp	fp, r0
 8001908:	da29      	bge.n	800195e <putkanji+0xaa>
 800190a:	2500      	movs	r5, #0
	{
		for(k=0; k < l ;k++){
 800190c:	42bd      	cmp	r5, r7
 800190e:	da0f      	bge.n	8001930 <putkanji+0x7c>
 8001910:	2600      	movs	r6, #0
			
			for(j=0; j< 8;j++){
				wd = (((*(ptemp))<<j)&0x80) ?  fg : bg;
 8001912:	5d62      	ldrb	r2, [r4, r5]
 8001914:	fa02 f206 	lsl.w	r2, r2, r6
 8001918:	f012 0f80 	tst.w	r2, #128	; 0x80
			#if defined(DISABLE_FASTWRITE)
				SetPixel(col +j +(k*8),row +i);
			#endif
				Display_wr_dat_if(wd);
 800191c:	bf0c      	ite	eq
 800191e:	4650      	moveq	r0, sl
 8001920:	4648      	movne	r0, r9
 8001922:	f000 f8d9 	bl	8001ad8 <ST7732_wr_gram>

	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){
 8001926:	3601      	adds	r6, #1
 8001928:	2e08      	cmp	r6, #8
 800192a:	d1f2      	bne.n	8001912 <putkanji+0x5e>
					row, row + CurrentKanjiDat->Y_Size - 1);


	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
 800192c:	3501      	adds	r5, #1
 800192e:	e7ed      	b.n	800190c <putkanji+0x58>
 8001930:	19e4      	adds	r4, r4, r7
/**************************************************************************/
/*! 
	Put SJIS Kanji Font With Occupy.
*/
/**************************************************************************/
void putkanji(uint16_t col, uint16_t row, uint8_t* pkanji, uint16_t fg,uint16_t bg)
 8001932:	2500      	movs	r5, #0
				Display_wr_dat_if(wd);
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 8001934:	4545      	cmp	r5, r8
 8001936:	da0b      	bge.n	8001950 <putkanji+0x9c>
				wd = (((*(ptemp))<<j)&0x80) ?  fg : bg;
 8001938:	7823      	ldrb	r3, [r4, #0]
 800193a:	fa03 f305 	lsl.w	r3, r3, r5
 800193e:	f013 0f80 	tst.w	r3, #128	; 0x80
			#if defined(DISABLE_FASTWRITE)
				SetPixel(col +j +(k*8),row +i);
			#endif
				Display_wr_dat_if(wd);
 8001942:	bf0c      	ite	eq
 8001944:	4650      	moveq	r0, sl
 8001946:	4648      	movne	r0, r9
 8001948:	f000 f8c6 	bl	8001ad8 <ST7732_wr_gram>
				Display_wr_dat_if(wd);
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 800194c:	3501      	adds	r5, #1
 800194e:	e7f1      	b.n	8001934 <putkanji+0x80>
				SetPixel(col +j +(k*8),row +i);
			#endif
				Display_wr_dat_if(wd);
		}

		if (m != 0) ptemp++;	
 8001950:	f1b8 0f00 	cmp.w	r8, #0
 8001954:	d000      	beq.n	8001958 <putkanji+0xa4>
 8001956:	3401      	adds	r4, #1
	
	Display_rect_if(col, col + CurrentKanjiDat->X_Size - 1,
					row, row + CurrentKanjiDat->Y_Size - 1);


	for(i=0; i<CurrentKanjiDat->Y_Size;i++)
 8001958:	f10b 0b01 	add.w	fp, fp, #1
 800195c:	e7d0      	b.n	8001900 <putkanji+0x4c>
		}

		if (m != 0) ptemp++;	
	}

}
 800195e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001962:	bf00      	nop
 8001964:	2000121c 	.word	0x2000121c

08001968 <putank>:
/*! 
	Put SJIS ANK Font With Occupy.
*/
/**************************************************************************/
void putank(uint16_t col, uint16_t row, uint8_t* pank, uint16_t fg,uint16_t bg)
{
 8001968:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800196c:	4606      	mov	r6, r0
 800196e:	460d      	mov	r5, r1
 8001970:	4699      	mov	r9, r3
 8001972:	f8bd a028 	ldrh.w	sl, [sp, #40]	; 0x28
	uint8_t*	ptemp;
	int 		i,j,l;
	int 		k,m;
	uint16_t 	wd;

	l = CurrentAnkDat->X_Size / 8;
 8001976:	f8df b098 	ldr.w	fp, [pc, #152]	; 8001a10 <putank+0xa8>
 800197a:	f8db 3000 	ldr.w	r3, [fp]
 800197e:	f893 8005 	ldrb.w	r8, [r3, #5]
 8001982:	ea4f 07d8 	mov.w	r7, r8, lsr #3
	m = CurrentAnkDat->X_Size % 8;
 8001986:	f008 0807 	and.w	r8, r8, #7

	ptemp = GetPtr_Ank(*pank);
 800198a:	7810      	ldrb	r0, [r2, #0]
 800198c:	f000 f9da 	bl	8001d44 <GetPtr_Ank>
 8001990:	4604      	mov	r4, r0

	Display_rect_if(col, col + CurrentAnkDat->X_Size - 1,
 8001992:	f8db 0000 	ldr.w	r0, [fp]
 8001996:	7941      	ldrb	r1, [r0, #5]
 8001998:	1872      	adds	r2, r6, r1
					row, row + CurrentAnkDat->Y_Size - 1);
 800199a:	7983      	ldrb	r3, [r0, #6]
 800199c:	18eb      	adds	r3, r5, r3
	l = CurrentAnkDat->X_Size / 8;
	m = CurrentAnkDat->X_Size % 8;

	ptemp = GetPtr_Ank(*pank);

	Display_rect_if(col, col + CurrentAnkDat->X_Size - 1,
 800199e:	4630      	mov	r0, r6
 80019a0:	1e51      	subs	r1, r2, #1
 80019a2:	462a      	mov	r2, r5
 80019a4:	3b01      	subs	r3, #1
 80019a6:	f000 f8a1 	bl	8001aec <ST7732_rect>
					row, row + CurrentAnkDat->Y_Size - 1);


	for(i=0; i<CurrentAnkDat->Y_Size;i++)
 80019aa:	f04f 0b00 	mov.w	fp, #0
 80019ae:	4818      	ldr	r0, [pc, #96]	; (8001a10 <putank+0xa8>)
 80019b0:	6801      	ldr	r1, [r0, #0]
 80019b2:	798a      	ldrb	r2, [r1, #6]
 80019b4:	4593      	cmp	fp, r2
 80019b6:	da29      	bge.n	8001a0c <putank+0xa4>
 80019b8:	2500      	movs	r5, #0
	{
		for(k=0; k < l ;k++){
 80019ba:	42bd      	cmp	r5, r7
 80019bc:	da0f      	bge.n	80019de <putank+0x76>
 80019be:	2600      	movs	r6, #0
			
			for(j=0; j< 8;j++){
				wd = (((*(ptemp))<<j)&0x80) ?  fg : bg;
 80019c0:	5d60      	ldrb	r0, [r4, r5]
 80019c2:	fa00 f006 	lsl.w	r0, r0, r6
 80019c6:	f010 0f80 	tst.w	r0, #128	; 0x80
			#if defined(DISABLE_FASTWRITE)
				SetPixel(col +j +(k*8),row +i);
			#endif
				Display_wr_dat_if(wd);
 80019ca:	bf0c      	ite	eq
 80019cc:	4650      	moveq	r0, sl
 80019ce:	4648      	movne	r0, r9
 80019d0:	f000 f882 	bl	8001ad8 <ST7732_wr_gram>

	for(i=0; i<CurrentAnkDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
			
			for(j=0; j< 8;j++){
 80019d4:	3601      	adds	r6, #1
 80019d6:	2e08      	cmp	r6, #8
 80019d8:	d1f2      	bne.n	80019c0 <putank+0x58>
					row, row + CurrentAnkDat->Y_Size - 1);


	for(i=0; i<CurrentAnkDat->Y_Size;i++)
	{
		for(k=0; k < l ;k++){
 80019da:	3501      	adds	r5, #1
 80019dc:	e7ed      	b.n	80019ba <putank+0x52>
 80019de:	19e4      	adds	r4, r4, r7
/**************************************************************************/
/*! 
	Put SJIS ANK Font With Occupy.
*/
/**************************************************************************/
void putank(uint16_t col, uint16_t row, uint8_t* pank, uint16_t fg,uint16_t bg)
 80019e0:	2500      	movs	r5, #0
				Display_wr_dat_if(wd);
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 80019e2:	4545      	cmp	r5, r8
 80019e4:	da0b      	bge.n	80019fe <putank+0x96>
				wd = (((*(ptemp))<<j)&0x80) ?  fg : bg;
 80019e6:	7823      	ldrb	r3, [r4, #0]
 80019e8:	fa03 f305 	lsl.w	r3, r3, r5
 80019ec:	f013 0f80 	tst.w	r3, #128	; 0x80
			#if defined(DISABLE_FASTWRITE)
				SetPixel(col +j +(k*8),row +i);
			#endif
				Display_wr_dat_if(wd);
 80019f0:	bf0c      	ite	eq
 80019f2:	4650      	moveq	r0, sl
 80019f4:	4648      	movne	r0, r9
 80019f6:	f000 f86f 	bl	8001ad8 <ST7732_wr_gram>
				Display_wr_dat_if(wd);
			}
			ptemp++;
		}

		for(j=0; j< m ;j++){
 80019fa:	3501      	adds	r5, #1
 80019fc:	e7f1      	b.n	80019e2 <putank+0x7a>
				SetPixel(col +j +(k*8),row +i);
			#endif
				Display_wr_dat_if(wd);
		}

		if (m != 0) ptemp++;	
 80019fe:	f1b8 0f00 	cmp.w	r8, #0
 8001a02:	d000      	beq.n	8001a06 <putank+0x9e>
 8001a04:	3401      	adds	r4, #1

	Display_rect_if(col, col + CurrentAnkDat->X_Size - 1,
					row, row + CurrentAnkDat->Y_Size - 1);


	for(i=0; i<CurrentAnkDat->Y_Size;i++)
 8001a06:	f10b 0b01 	add.w	fp, fp, #1
 8001a0a:	e7d0      	b.n	80019ae <putank+0x46>
		}

		if (m != 0) ptemp++;	
	}

}
 8001a0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a10:	20001218 	.word	0x20001218

08001a14 <Display_Puts_If>:
/*! 
	Put SJIS Fonts Basic.
*/
/**************************************************************************/
int Display_Puts_If(uint16_t col, uint16_t row, uint8_t* pch, uint8_t trans)
{
 8001a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001a16:	4604      	mov	r4, r0
 8001a18:	460e      	mov	r6, r1
 8001a1a:	4615      	mov	r5, r2
 8001a1c:	461f      	mov	r7, r3

	while(*pch){
 8001a1e:	782a      	ldrb	r2, [r5, #0]
 8001a20:	2a00      	cmp	r2, #0
 8001a22:	d039      	beq.n	8001a98 <Display_Puts_If+0x84>

		if (col >= MAX_X || row >= MAX_Y) return 0;
 8001a24:	2c7f      	cmp	r4, #127	; 0x7f
 8001a26:	d839      	bhi.n	8001a9c <Display_Puts_If+0x88>
 8001a28:	2e9f      	cmp	r6, #159	; 0x9f
 8001a2a:	d837      	bhi.n	8001a9c <Display_Puts_If+0x88>

		if(((*pch >= 0x80)&&(*pch < 0xA0))||((*pch >= 0xE0)&&(*pch <= 0xFF)))
 8001a2c:	f082 0380 	eor.w	r3, r2, #128	; 0x80
 8001a30:	2b1f      	cmp	r3, #31
 8001a32:	491b      	ldr	r1, [pc, #108]	; (8001aa0 <Display_Puts_If+0x8c>)
 8001a34:	d901      	bls.n	8001a3a <Display_Puts_If+0x26>
 8001a36:	2adf      	cmp	r2, #223	; 0xdf
 8001a38:	d916      	bls.n	8001a68 <Display_Puts_If+0x54>
	  		{
				if(trans == TRANSPARENT) putkanji_t(col,row,pch,pScrCol->Fg);
 8001a3a:	b93f      	cbnz	r7, 8001a4c <Display_Puts_If+0x38>
 8001a3c:	680b      	ldr	r3, [r1, #0]
 8001a3e:	4620      	mov	r0, r4
 8001a40:	4631      	mov	r1, r6
 8001a42:	462a      	mov	r2, r5
 8001a44:	881b      	ldrh	r3, [r3, #0]
 8001a46:	f7ff fe71 	bl	800172c <putkanji_t>
 8001a4a:	e008      	b.n	8001a5e <Display_Puts_If+0x4a>
				else					 putkanji  (col,row,pch,pScrCol->Fg,pScrCol->Bg);
 8001a4c:	6809      	ldr	r1, [r1, #0]
 8001a4e:	880b      	ldrh	r3, [r1, #0]
 8001a50:	884a      	ldrh	r2, [r1, #2]
 8001a52:	9200      	str	r2, [sp, #0]
 8001a54:	4620      	mov	r0, r4
 8001a56:	4631      	mov	r1, r6
 8001a58:	462a      	mov	r2, r5
 8001a5a:	f7ff ff2b 	bl	80018b4 <putkanji>
				
				pch +=2;
 8001a5e:	3502      	adds	r5, #2
				col += CurrentKanjiDat->X_Size;
 8001a60:	4810      	ldr	r0, [pc, #64]	; (8001aa4 <Display_Puts_If+0x90>)
 8001a62:	6801      	ldr	r1, [r0, #0]
 8001a64:	7a48      	ldrb	r0, [r1, #9]
 8001a66:	e014      	b.n	8001a92 <Display_Puts_If+0x7e>
	  		}
		else
			{
				if(trans == TRANSPARENT) putank_t(col,row,pch,pScrCol->Fg);
 8001a68:	b937      	cbnz	r7, 8001a78 <Display_Puts_If+0x64>
 8001a6a:	680b      	ldr	r3, [r1, #0]
 8001a6c:	4620      	mov	r0, r4
 8001a6e:	4631      	mov	r1, r6
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	f7ff febf 	bl	80017f4 <putank_t.isra.0>
 8001a76:	e008      	b.n	8001a8a <Display_Puts_If+0x76>
				else					 putank  (col,row,pch,pScrCol->Fg,pScrCol->Bg);
 8001a78:	680a      	ldr	r2, [r1, #0]
 8001a7a:	8813      	ldrh	r3, [r2, #0]
 8001a7c:	8850      	ldrh	r0, [r2, #2]
 8001a7e:	9000      	str	r0, [sp, #0]
 8001a80:	4620      	mov	r0, r4
 8001a82:	4631      	mov	r1, r6
 8001a84:	462a      	mov	r2, r5
 8001a86:	f7ff ff6f 	bl	8001968 <putank>

				pch +=1;
 8001a8a:	3501      	adds	r5, #1
				col += CurrentAnkDat->X_Size;
 8001a8c:	4906      	ldr	r1, [pc, #24]	; (8001aa8 <Display_Puts_If+0x94>)
 8001a8e:	680a      	ldr	r2, [r1, #0]
 8001a90:	7950      	ldrb	r0, [r2, #5]
 8001a92:	1824      	adds	r4, r4, r0
 8001a94:	b2a4      	uxth	r4, r4
 8001a96:	e7c2      	b.n	8001a1e <Display_Puts_If+0xa>
			}
	}

	return 1;
 8001a98:	2001      	movs	r0, #1
 8001a9a:	e000      	b.n	8001a9e <Display_Puts_If+0x8a>
int Display_Puts_If(uint16_t col, uint16_t row, uint8_t* pch, uint8_t trans)
{

	while(*pch){

		if (col >= MAX_X || row >= MAX_Y) return 0;
 8001a9c:	2000      	movs	r0, #0
				col += CurrentAnkDat->X_Size;
			}
	}

	return 1;
}
 8001a9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001aa0:	2000001c 	.word	0x2000001c
 8001aa4:	2000121c 	.word	0x2000121c
 8001aa8:	20001218 	.word	0x20001218

08001aac <ST7732_reset>:
/*! 
    Display Module Reset Routine.
*/
/**************************************************************************/
void ST7732_reset(void)
{
 8001aac:	b538      	push	{r3, r4, r5, lr}
	ST7732_RES_SET();							/* RES=H			   		*/
 8001aae:	4c09      	ldr	r4, [pc, #36]	; (8001ad4 <ST7732_reset+0x28>)
 8001ab0:	2540      	movs	r5, #64	; 0x40
 8001ab2:	6125      	str	r5, [r4, #16]
	_delay_ms(100);								/* wait 1ms     			*/
 8001ab4:	2064      	movs	r0, #100	; 0x64
 8001ab6:	f7fe fd29 	bl	800050c <_delay_ms>

	ST7732_RES_CLR();							/* RES=L, CS=L   			*/
 8001aba:	6165      	str	r5, [r4, #20]
	ST7732_CS_CLR();
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	6163      	str	r3, [r4, #20]
	_delay_ms(100);								/* wait 100ms     			*/
 8001ac0:	2064      	movs	r0, #100	; 0x64
 8001ac2:	f7fe fd23 	bl	800050c <_delay_ms>

	ST7732_RES_SET();						  	/* RES=H		 			*/
 8001ac6:	6125      	str	r5, [r4, #16]
	_delay_ms(100);				    			/* wait 100 ms    			 */
 8001ac8:	2064      	movs	r0, #100	; 0x64
}
 8001aca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ST7732_RES_CLR();							/* RES=L, CS=L   			*/
	ST7732_CS_CLR();
	_delay_ms(100);								/* wait 100ms     			*/

	ST7732_RES_SET();						  	/* RES=H		 			*/
	_delay_ms(100);				    			/* wait 100 ms    			 */
 8001ace:	f7fe bd1d 	b.w	800050c <_delay_ms>
 8001ad2:	bf00      	nop
 8001ad4:	40011400 	.word	0x40011400

08001ad8 <ST7732_wr_gram>:
*/
/**************************************************************************/
inline void ST7732_wr_gram(uint16_t gram)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (gram>>4);
 8001ad8:	0902      	lsrs	r2, r0, #4
 8001ada:	4b03      	ldr	r3, [pc, #12]	; (8001ae8 <ST7732_wr_gram+0x10>)
 8001adc:	801a      	strh	r2, [r3, #0]
	ST7732_DATA = (gram<<4);
 8001ade:	0100      	lsls	r0, r0, #4
 8001ae0:	b281      	uxth	r1, r0
 8001ae2:	8019      	strh	r1, [r3, #0]
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	68020000 	.word	0x68020000

08001aec <ST7732_rect>:
/*! 
    Set Rectangle.
*/
/**************************************************************************/
inline void ST7732_rect(uint32_t x, uint32_t width, uint32_t y, uint32_t height)
{
 8001aec:	b570      	push	{r4, r5, r6, lr}
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001aee:	f04f 46d0 	mov.w	r6, #1744830464	; 0x68000000
 8001af2:	f44f 7428 	mov.w	r4, #672	; 0x2a0
 8001af6:	8034      	strh	r4, [r6, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001af8:	4c0c      	ldr	r4, [pc, #48]	; (8001b2c <ST7732_rect+0x40>)
 8001afa:	2500      	movs	r5, #0
 8001afc:	8025      	strh	r5, [r4, #0]
 8001afe:	b2c0      	uxtb	r0, r0
 8001b00:	0100      	lsls	r0, r0, #4
 8001b02:	8020      	strh	r0, [r4, #0]
 8001b04:	8025      	strh	r5, [r4, #0]
 8001b06:	b2c9      	uxtb	r1, r1
 8001b08:	0108      	lsls	r0, r1, #4
 8001b0a:	8020      	strh	r0, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001b0c:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8001b10:	8031      	strh	r1, [r6, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001b12:	8025      	strh	r5, [r4, #0]
 8001b14:	b2d2      	uxtb	r2, r2
 8001b16:	0110      	lsls	r0, r2, #4
 8001b18:	8020      	strh	r0, [r4, #0]
 8001b1a:	8025      	strh	r5, [r4, #0]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	0119      	lsls	r1, r3, #4
 8001b20:	8021      	strh	r1, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001b22:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8001b26:	8032      	strh	r2, [r6, #0]
 8001b28:	bd70      	pop	{r4, r5, r6, pc}
 8001b2a:	bf00      	nop
 8001b2c:	68020000 	.word	0x68020000

08001b30 <ST7732_clear>:
/*! 
    Clear Display.
*/
/**************************************************************************/
inline void ST7732_clear(void)
{
 8001b30:	b507      	push	{r0, r1, r2, lr}
	volatile uint32_t n;

	ST7732_rect(0,MAX_X-1,0,MAX_Y-1);
 8001b32:	2000      	movs	r0, #0
 8001b34:	217f      	movs	r1, #127	; 0x7f
 8001b36:	4602      	mov	r2, r0
 8001b38:	239f      	movs	r3, #159	; 0x9f
 8001b3a:	f7ff ffd7 	bl	8001aec <ST7732_rect>
	n = (MAX_X) * (MAX_Y);
 8001b3e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001b42:	9301      	str	r3, [sp, #4]
*/
/**************************************************************************/
inline void ST7732_wr_gram(uint16_t gram)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (gram>>4);
 8001b44:	4806      	ldr	r0, [pc, #24]	; (8001b60 <ST7732_clear+0x30>)
 8001b46:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001b4a:	8002      	strh	r2, [r0, #0]
	ST7732_DATA = (gram<<4);
 8001b4c:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 8001b50:	8001      	strh	r1, [r0, #0]
	ST7732_rect(0,MAX_X-1,0,MAX_Y-1);
	n = (MAX_X) * (MAX_Y);
	
	do {
		ST7732_wr_gram(COL_WHITE);
	} while (--n);
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	1e58      	subs	r0, r3, #1
 8001b56:	9001      	str	r0, [sp, #4]
 8001b58:	2800      	cmp	r0, #0
 8001b5a:	d1f3      	bne.n	8001b44 <ST7732_clear+0x14>

}
 8001b5c:	bd0e      	pop	{r1, r2, r3, pc}
 8001b5e:	bf00      	nop
 8001b60:	68020000 	.word	0x68020000

08001b64 <ST7732_init>:
/*! 
    TFT-LCD Module Initialize.
*/
/**************************************************************************/
void ST7732_init(void)
{
 8001b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Display_IoInit_If();
 8001b68:	f7ff fd5e 	bl	8001628 <Display_IoInit_If>

	ST7732_reset();
 8001b6c:	f7ff ff9e 	bl	8001aac <ST7732_reset>
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001b70:	f04f 44d0 	mov.w	r4, #1744830464	; 0x68000000
 8001b74:	2510      	movs	r5, #16
 8001b76:	8025      	strh	r5, [r4, #0]

	ST7732_reset();
	
	/* ST7732 */
	ST7732_wr_cmd(SWRESET);		/* Software Reset */
	_delay_ms(180);				/* above 150mSec */
 8001b78:	20b4      	movs	r0, #180	; 0xb4
 8001b7a:	f7fe fcc7 	bl	800050c <_delay_ms>
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001b7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b82:	8023      	strh	r3, [r4, #0]
	/* ST7732 */
	ST7732_wr_cmd(SWRESET);		/* Software Reset */
	_delay_ms(180);				/* above 150mSec */
	
	ST7732_wr_cmd(SLPIN);		/* Sleep In */
	_delay_ms(100);
 8001b84:	2064      	movs	r0, #100	; 0x64
 8001b86:	f7fe fcc1 	bl	800050c <_delay_ms>
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001b8a:	f44f 7088 	mov.w	r0, #272	; 0x110
 8001b8e:	8020      	strh	r0, [r4, #0]
	_delay_ms(180);				/* above 150mSec */
	
	ST7732_wr_cmd(SLPIN);		/* Sleep In */
	_delay_ms(100);
	ST7732_wr_cmd(SLPOUT);		/* Sleep Out */
	_delay_ms(150);
 8001b90:	2096      	movs	r0, #150	; 0x96
 8001b92:	f7fe fcbb 	bl	800050c <_delay_ms>
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001b96:	f44f 6131 	mov.w	r1, #2832	; 0xb10
 8001b9a:	8021      	strh	r1, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001b9c:	4b4f      	ldr	r3, [pc, #316]	; (8001cdc <ST7732_init+0x178>)
 8001b9e:	2660      	movs	r6, #96	; 0x60
 8001ba0:	801e      	strh	r6, [r3, #0]
 8001ba2:	2030      	movs	r0, #48	; 0x30
 8001ba4:	8018      	strh	r0, [r3, #0]
 8001ba6:	2220      	movs	r2, #32
 8001ba8:	801a      	strh	r2, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001baa:	f44f 6734 	mov.w	r7, #2880	; 0xb40
 8001bae:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001bb0:	8018      	strh	r0, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001bb2:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 8001bb6:	8021      	strh	r1, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001bb8:	801a      	strh	r2, [r3, #0]
 8001bba:	f04f 0ce0 	mov.w	ip, #224	; 0xe0
 8001bbe:	f8a3 c000 	strh.w	ip, [r3]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001bc2:	f44f 6775 	mov.w	r7, #3920	; 0xf50
 8001bc6:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001bc8:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8001bcc:	8019      	strh	r1, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001bce:	f44f 6e40 	mov.w	lr, #3072	; 0xc00
 8001bd2:	f8a4 e000 	strh.w	lr, [r4]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001bd6:	801a      	strh	r2, [r3, #0]
 8001bd8:	2100      	movs	r1, #0
 8001bda:	8019      	strh	r1, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001bdc:	f44f 6741 	mov.w	r7, #3088	; 0xc10
 8001be0:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001be2:	2750      	movs	r7, #80	; 0x50
 8001be4:	801f      	strh	r7, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001be6:	f44f 6742 	mov.w	r7, #3104	; 0xc20
 8001bea:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001bec:	801a      	strh	r2, [r3, #0]
 8001bee:	801a      	strh	r2, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001bf0:	f44f 6743 	mov.w	r7, #3120	; 0xc30
 8001bf4:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001bf6:	801d      	strh	r5, [r3, #0]
 8001bf8:	801a      	strh	r2, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001bfa:	f44f 6744 	mov.w	r7, #3136	; 0xc40
 8001bfe:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001c00:	801d      	strh	r5, [r3, #0]
 8001c02:	801a      	strh	r2, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001c04:	f44f 6745 	mov.w	r7, #3152	; 0xc50
 8001c08:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001c0a:	f44f 678e 	mov.w	r7, #1136	; 0x470
 8001c0e:	801f      	strh	r7, [r3, #0]
 8001c10:	f44f 7768 	mov.w	r7, #928	; 0x3a0
 8001c14:	801f      	strh	r7, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001c16:	f44f 6872 	mov.w	r8, #3872	; 0xf20
 8001c1a:	f8a4 8000 	strh.w	r8, [r4]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001c1e:	801a      	strh	r2, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001c20:	f44f 6976 	mov.w	r9, #3936	; 0xf60
 8001c24:	f8a4 9000 	strh.w	r9, [r4]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001c28:	f44f 6898 	mov.w	r8, #1216	; 0x4c0
 8001c2c:	f8a3 8000 	strh.w	r8, [r3]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001c30:	f44f 6978 	mov.w	r9, #3968	; 0xf80
 8001c34:	f8a4 9000 	strh.w	r9, [r4]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001c38:	801e      	strh	r6, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001c3a:	f44f 6860 	mov.w	r8, #3584	; 0xe00
 8001c3e:	f8a4 8000 	strh.w	r8, [r4]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001c42:	801e      	strh	r6, [r3, #0]
 8001c44:	f44f 79e0 	mov.w	r9, #448	; 0x1c0
 8001c48:	f8a3 9000 	strh.w	r9, [r3]
 8001c4c:	f44f 78f8 	mov.w	r8, #496	; 0x1f0
 8001c50:	f8a3 8000 	strh.w	r8, [r3]
 8001c54:	f8a3 8000 	strh.w	r8, [r3]
 8001c58:	f44f 78c0 	mov.w	r8, #384	; 0x180
 8001c5c:	f8a3 8000 	strh.w	r8, [r3]
 8001c60:	f44f 7998 	mov.w	r9, #304	; 0x130
 8001c64:	f8a3 9000 	strh.w	r9, [r3]
 8001c68:	801e      	strh	r6, [r3, #0]
 8001c6a:	8018      	strh	r0, [r3, #0]
 8001c6c:	8018      	strh	r0, [r3, #0]
 8001c6e:	2640      	movs	r6, #64	; 0x40
 8001c70:	801e      	strh	r6, [r3, #0]
 8001c72:	2070      	movs	r0, #112	; 0x70
 8001c74:	8018      	strh	r0, [r3, #0]
 8001c76:	8018      	strh	r0, [r3, #0]
 8001c78:	8019      	strh	r1, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001c7a:	f44f 6661 	mov.w	r6, #3600	; 0xe10
 8001c7e:	8026      	strh	r6, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001c80:	26a0      	movs	r6, #160	; 0xa0
 8001c82:	801e      	strh	r6, [r3, #0]
 8001c84:	f44f 76a0 	mov.w	r6, #320	; 0x140
 8001c88:	801e      	strh	r6, [r3, #0]
 8001c8a:	f44f 76d8 	mov.w	r6, #432	; 0x1b0
 8001c8e:	801e      	strh	r6, [r3, #0]
 8001c90:	f8a3 8000 	strh.w	r8, [r3]
 8001c94:	f44f 7690 	mov.w	r6, #288	; 0x120
 8001c98:	801e      	strh	r6, [r3, #0]
 8001c9a:	f8a3 c000 	strh.w	ip, [r3]
 8001c9e:	801a      	strh	r2, [r3, #0]
 8001ca0:	801d      	strh	r5, [r3, #0]
 8001ca2:	8019      	strh	r1, [r3, #0]
 8001ca4:	801d      	strh	r5, [r3, #0]
 8001ca6:	2280      	movs	r2, #128	; 0x80
 8001ca8:	801a      	strh	r2, [r3, #0]
 8001caa:	8018      	strh	r0, [r3, #0]
 8001cac:	8019      	strh	r1, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001cae:	f44f 7058 	mov.w	r0, #864	; 0x360
 8001cb2:	8020      	strh	r0, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001cb4:	f8a3 e000 	strh.w	lr, [r3]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001cb8:	8027      	strh	r7, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001cba:	f44f 62aa 	mov.w	r2, #1360	; 0x550
 8001cbe:	801a      	strh	r2, [r3, #0]
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001cc0:	f44f 7054 	mov.w	r0, #848	; 0x350
 8001cc4:	8020      	strh	r0, [r4, #0]
*/
/**************************************************************************/
inline void ST7732_wr_dat(uint8_t dat)
{
	/* Transfer data to the FSMC */
	ST7732_DATA = (dat<<4);
 8001cc6:	8019      	strh	r1, [r3, #0]
	ST7732_wr_dat(0x55);		/* 16-bit/pixel R5G6B5 */

	ST7732_wr_cmd(TEON);		/* Tearing Effect Line ON */
	ST7732_wr_dat(0x00);		/* OFF */
	
	ST7732_clear();
 8001cc8:	f7ff ff32 	bl	8001b30 <ST7732_clear>
*/
/**************************************************************************/
inline void ST7732_wr_cmd(uint8_t cmd)
{
	/* Transfer command to the FSMC */
	ST7732_CMD = (cmd<<4);
 8001ccc:	f44f 7324 	mov.w	r3, #656	; 0x290
 8001cd0:	8023      	strh	r3, [r4, #0]
	ST7732_wr_dat(0x00);		/* OFF */
	
	ST7732_clear();
	
	ST7732_wr_cmd(DISPON);		/* Display On */
	_delay_ms(20);
 8001cd2:	2014      	movs	r0, #20
	_delay_ms(500);
	for(;;);

#endif

}
 8001cd4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ST7732_wr_dat(0x00);		/* OFF */
	
	ST7732_clear();
	
	ST7732_wr_cmd(DISPON);		/* Display On */
	_delay_ms(20);
 8001cd8:	f7fe bc18 	b.w	800050c <_delay_ms>
 8001cdc:	68020000 	.word	0x68020000

08001ce0 <SearchKanjiBlock>:
/**************************************************************************/
/*! 
  Search Kanji Block Table 
*/
/**************************************************************************/
static int SearchKanjiBlock(uint16_t SjisCode){
 8001ce0:	b570      	push	{r4, r5, r6, lr}
	int i;

	for (i=0;i<CurrentKanjiDat->KanjiTableNum;i++){
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <SearchKanjiBlock+0x30>)
 8001ce4:	6819      	ldr	r1, [r3, #0]
 8001ce6:	7acd      	ldrb	r5, [r1, #11]
 8001ce8:	2214      	movs	r2, #20
 8001cea:	2300      	movs	r3, #0
 8001cec:	42ab      	cmp	r3, r5
 8001cee:	da0b      	bge.n	8001d08 <SearchKanjiBlock+0x28>

		if((KANJI_START_C(i) <= SjisCode) && (KANJI_ENDE_C(i) >= SjisCode)){
 8001cf0:	680c      	ldr	r4, [r1, #0]
 8001cf2:	18a6      	adds	r6, r4, r2
 8001cf4:	f836 6c02 	ldrh.w	r6, [r6, #-2]
 8001cf8:	4286      	cmp	r6, r0
 8001cfa:	d802      	bhi.n	8001d02 <SearchKanjiBlock+0x22>
 8001cfc:	5aa4      	ldrh	r4, [r4, r2]
 8001cfe:	4284      	cmp	r4, r0
 8001d00:	d204      	bcs.n	8001d0c <SearchKanjiBlock+0x2c>
*/
/**************************************************************************/
static int SearchKanjiBlock(uint16_t SjisCode){
	int i;

	for (i=0;i<CurrentKanjiDat->KanjiTableNum;i++){
 8001d02:	3301      	adds	r3, #1
 8001d04:	3204      	adds	r2, #4
 8001d06:	e7f1      	b.n	8001cec <SearchKanjiBlock+0xc>

		if((KANJI_START_C(i) <= SjisCode) && (KANJI_ENDE_C(i) >= SjisCode)){
			return(i);
		}
	}
	return (-1);
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	bd70      	pop	{r4, r5, r6, pc}
 8001d10:	2000121c 	.word	0x2000121c

08001d14 <InitFont_Ank>:
/*! 
    FontX2 Ank Initialize
*/
/**************************************************************************/
void InitFont_Ank(FontX_Ank* AnkDat,const char* addr_ofs)
{
 8001d14:	b510      	push	{r4, lr}
	/* Store ANK Addres Offset */
	AnkDat->AnkFileOffset = addr_ofs;
 8001d16:	6001      	str	r1, [r0, #0]
	
	/* Store ANK Pixel Size */
	AnkDat->X_Size		  = READ_ADDR_UNIT8(ANK_XSIZE);
 8001d18:	f8d1 400e 	ldr.w	r4, [r1, #14]
 8001d1c:	b2e2      	uxtb	r2, r4
 8001d1e:	7142      	strb	r2, [r0, #5]
	AnkDat->Y_Size		  = READ_ADDR_UNIT8(ANK_YSIZE);
 8001d20:	7bcb      	ldrb	r3, [r1, #15]
 8001d22:	7183      	strb	r3, [r0, #6]

	/* Store ANK Byte Size */
	if(( (AnkDat->X_Size) % 8)){
 8001d24:	f014 0f07 	tst.w	r4, #7
 8001d28:	ea4f 01d2 	mov.w	r1, r2, lsr #3
		AnkDat->AnkSize =  ( (((AnkDat->X_Size) >> 3)+1) * (AnkDat->Y_Size));
 8001d2c:	bf18      	it	ne
 8001d2e:	3101      	addne	r1, #1
	}
	else{
		AnkDat->AnkSize =  ( (((AnkDat->X_Size) >> 3))   * (AnkDat->Y_Size));
 8001d30:	434b      	muls	r3, r1
 8001d32:	7103      	strb	r3, [r0, #4]
 8001d34:	bd10      	pop	{r4, pc}
	...

08001d38 <ChangeCurrentAnk>:
    Change Ank Fonts Pointe
*/
/**************************************************************************/
void ChangeCurrentAnk(FontX_Ank* AnkDat){

	CurrentAnkDat = AnkDat;
 8001d38:	4b01      	ldr	r3, [pc, #4]	; (8001d40 <ChangeCurrentAnk+0x8>)
 8001d3a:	6018      	str	r0, [r3, #0]
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20001218 	.word	0x20001218

08001d44 <GetPtr_Ank>:
   Get Ank Address Pointer
*/
/**************************************************************************/
uint8_t* GetPtr_Ank(uint8_t AnkCode){

	return ( (uint8_t*)((CurrentAnkDat->AnkFileOffset + ANK_DATSTART) + (AnkCode * CurrentAnkDat->AnkSize)) );
 8001d44:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <GetPtr_Ank+0x14>)
 8001d46:	6819      	ldr	r1, [r3, #0]
 8001d48:	790a      	ldrb	r2, [r1, #4]
 8001d4a:	4350      	muls	r0, r2
 8001d4c:	f100 0311 	add.w	r3, r0, #17
 8001d50:	6808      	ldr	r0, [r1, #0]
}
 8001d52:	18c0      	adds	r0, r0, r3
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	20001218 	.word	0x20001218

08001d5c <GetPtr_Kanji>:
/**************************************************************************/
/*! 
  Get Kanji Address Pointer 
*/
/**************************************************************************/
uint8_t* GetPtr_Kanji(uint16_t SjisCode){
 8001d5c:	b510      	push	{r4, lr}
 8001d5e:	4604      	mov	r4, r0

	int FontBlock;
	uint32_t KanjiDatOfs;

	/* Store Kanji Font Block */
	FontBlock = SearchKanjiBlock(SjisCode);
 8001d60:	f7ff ffbe 	bl	8001ce0 <SearchKanjiBlock>

	/* Invalide SJIS code change into TOOFU */
	if (FontBlock == -1){
 8001d64:	1c43      	adds	r3, r0, #1
 8001d66:	d105      	bne.n	8001d74 <GetPtr_Kanji+0x18>
		SjisCode = SJIS_TOOFU;
		/* Restore SjisCode as TOOFU */
		FontBlock = SearchKanjiBlock(SjisCode);
 8001d68:	f248 10a0 	movw	r0, #33184	; 0x81a0
 8001d6c:	f7ff ffb8 	bl	8001ce0 <SearchKanjiBlock>
	/* Store Kanji Font Block */
	FontBlock = SearchKanjiBlock(SjisCode);

	/* Invalide SJIS code change into TOOFU */
	if (FontBlock == -1){
		SjisCode = SJIS_TOOFU;
 8001d70:	f248 14a0 	movw	r4, #33184	; 0x81a0
		/* Restore SjisCode as TOOFU */
		FontBlock = SearchKanjiBlock(SjisCode);
	}

	/* Store Relative Font Address Offset */
	KanjiDatOfs = (CurrentKanjiDat->KanjiSearchTable[FontBlock] + (SjisCode - KANJI_START_C(FontBlock))) * CurrentKanjiDat->KanjiSize;
 8001d74:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <GetPtr_Kanji+0x38>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	eb03 0240 	add.w	r2, r3, r0, lsl #1
 8001d7c:	8991      	ldrh	r1, [r2, #12]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	eb02 0080 	add.w	r0, r2, r0, lsl #2

	/* Return Absolute Font Address Offset */
	return((uint8_t*)(CurrentKanjiDat->KanjiStartOffset + KanjiDatOfs));

}
 8001d84:	8a42      	ldrh	r2, [r0, #18]
		/* Restore SjisCode as TOOFU */
		FontBlock = SearchKanjiBlock(SjisCode);
	}

	/* Store Relative Font Address Offset */
	KanjiDatOfs = (CurrentKanjiDat->KanjiSearchTable[FontBlock] + (SjisCode - KANJI_START_C(FontBlock))) * CurrentKanjiDat->KanjiSize;
 8001d86:	1aa4      	subs	r4, r4, r2
 8001d88:	190c      	adds	r4, r1, r4
 8001d8a:	7a19      	ldrb	r1, [r3, #8]

	/* Return Absolute Font Address Offset */
	return((uint8_t*)(CurrentKanjiDat->KanjiStartOffset + KanjiDatOfs));
 8001d8c:	685b      	ldr	r3, [r3, #4]

}
 8001d8e:	fb01 3004 	mla	r0, r1, r4, r3
 8001d92:	bd10      	pop	{r4, pc}
 8001d94:	2000121c 	.word	0x2000121c

08001d98 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8001d98:	b510      	push	{r4, lr}
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

#if _WORD_ACCESS == 1
	while (cnt >= sizeof (int)) {
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	1ad4      	subs	r4, r2, r3
 8001d9e:	2c03      	cmp	r4, #3
 8001da0:	d903      	bls.n	8001daa <mem_cpy+0x12>
		*(int*)d = *(int*)s;
 8001da2:	58cc      	ldr	r4, [r1, r3]
 8001da4:	50c4      	str	r4, [r0, r3]
 8001da6:	3304      	adds	r3, #4
 8001da8:	e7f8      	b.n	8001d9c <mem_cpy+0x4>
 8001daa:	f002 0403 	and.w	r4, r2, #3
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8001dae:	f022 0203 	bic.w	r2, r2, #3
 8001db2:	1880      	adds	r0, r0, r2
 8001db4:	188a      	adds	r2, r1, r2
 8001db6:	2300      	movs	r3, #0
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8001db8:	42a3      	cmp	r3, r4
 8001dba:	d003      	beq.n	8001dc4 <mem_cpy+0x2c>
		*d++ = *s++;
 8001dbc:	5cd1      	ldrb	r1, [r2, r3]
 8001dbe:	54c1      	strb	r1, [r0, r3]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	e7f9      	b.n	8001db8 <mem_cpy+0x20>
}
 8001dc4:	bd10      	pop	{r4, pc}

08001dc6 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 8001dc6:	1882      	adds	r2, r0, r2
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8001dc8:	4290      	cmp	r0, r2
 8001dca:	d002      	beq.n	8001dd2 <mem_set+0xc>
		*d++ = (BYTE)val;
 8001dcc:	f800 1b01 	strb.w	r1, [r0], #1
 8001dd0:	e7fa      	b.n	8001dc8 <mem_set+0x2>
}
 8001dd2:	4770      	bx	lr

08001dd4 <clmt_clust>:
)
{
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8001dd4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001dd6:	3304      	adds	r3, #4
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 8001dd8:	0a49      	lsrs	r1, r1, #9
 8001dda:	6802      	ldr	r2, [r0, #0]
 8001ddc:	7890      	ldrb	r0, [r2, #2]
 8001dde:	fbb1 f1f0 	udiv	r1, r1, r0
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001de2:	6818      	ldr	r0, [r3, #0]
		if (!ncl) return 0;		/* End of table? (error) */
 8001de4:	b130      	cbz	r0, 8001df4 <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 8001de6:	4281      	cmp	r1, r0
 8001de8:	d302      	bcc.n	8001df0 <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 8001dea:	1a09      	subs	r1, r1, r0
/* FAT handling - Convert offset into cluster with link map table        */
/*-----------------------------------------------------------------------*/

#if _USE_FASTSEEK
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
 8001dec:	3308      	adds	r3, #8
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
		if (!ncl) return 0;		/* End of table? (error) */
		if (cl < ncl) break;	/* In this fragment? */
		cl -= ncl; tbl++;		/* Next fragment */
	}
 8001dee:	e7f8      	b.n	8001de2 <clmt_clust+0xe>
	return cl + *tbl;	/* Return the cluster number */
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	18c8      	adds	r0, r1, r3
}
 8001df4:	4770      	bx	lr

08001df6 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8001df6:	b508      	push	{r3, lr}
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8001df8:	b180      	cbz	r0, 8001e1c <validate+0x26>
 8001dfa:	6803      	ldr	r3, [r0, #0]
 8001dfc:	b173      	cbz	r3, 8001e1c <validate+0x26>
 8001dfe:	781a      	ldrb	r2, [r3, #0]
 8001e00:	b162      	cbz	r2, 8001e1c <validate+0x26>
 8001e02:	88d9      	ldrh	r1, [r3, #6]
 8001e04:	8880      	ldrh	r0, [r0, #4]
 8001e06:	4281      	cmp	r1, r0
 8001e08:	d108      	bne.n	8001e1c <validate+0x26>
		return FR_INVALID_OBJECT;

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 8001e0a:	7858      	ldrb	r0, [r3, #1]
 8001e0c:	f002 fd92 	bl	8004934 <disk_status>
 8001e10:	f010 0f01 	tst.w	r0, #1
		return FR_NOT_READY;
 8001e14:	bf0c      	ite	eq
 8001e16:	2000      	moveq	r0, #0
 8001e18:	2003      	movne	r0, #3
 8001e1a:	bd08      	pop	{r3, pc}
{
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
		return FR_INVALID_OBJECT;
 8001e1c:	2009      	movs	r0, #9

	if (disk_status(fil->fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
 8001e1e:	bd08      	pop	{r3, pc}

08001e20 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS *fs		/* File system object */
)
{
 8001e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e22:	4604      	mov	r4, r0
	DWORD wsect;
	UINT nf;

	
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001e24:	7900      	ldrb	r0, [r0, #4]
 8001e26:	b308      	cbz	r0, 8001e6c <sync_window+0x4c>
		wsect = fs->winsect;	/* Current sector number */
 8001e28:	6b65      	ldr	r5, [r4, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 8001e2a:	f104 0738 	add.w	r7, r4, #56	; 0x38
 8001e2e:	7860      	ldrb	r0, [r4, #1]
 8001e30:	4639      	mov	r1, r7
 8001e32:	462a      	mov	r2, r5
 8001e34:	2301      	movs	r3, #1
 8001e36:	f002 fda4 	bl	8004982 <disk_write>
 8001e3a:	b9b0      	cbnz	r0, 8001e6a <sync_window+0x4a>
			return FR_DISK_ERR;
		fs->wflag = 0;
 8001e3c:	7120      	strb	r0, [r4, #4]
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 8001e3e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e40:	429d      	cmp	r5, r3
 8001e42:	d201      	bcs.n	8001e48 <sync_window+0x28>
				wsect += fs->fsize;
				disk_write(fs->drv, fs->win, wsect, 1);
			}
		}
	}
	return FR_OK;
 8001e44:	2000      	movs	r0, #0
 8001e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
		wsect = fs->winsect;	/* Current sector number */
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
			return FR_DISK_ERR;
		fs->wflag = 0;
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 8001e48:	6a22      	ldr	r2, [r4, #32]
 8001e4a:	1898      	adds	r0, r3, r2
 8001e4c:	4285      	cmp	r5, r0
 8001e4e:	d2f9      	bcs.n	8001e44 <sync_window+0x24>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001e50:	78e6      	ldrb	r6, [r4, #3]
 8001e52:	2e01      	cmp	r6, #1
 8001e54:	d9f6      	bls.n	8001e44 <sync_window+0x24>
				wsect += fs->fsize;
 8001e56:	6a21      	ldr	r1, [r4, #32]
 8001e58:	186d      	adds	r5, r5, r1
				disk_write(fs->drv, fs->win, wsect, 1);
 8001e5a:	7860      	ldrb	r0, [r4, #1]
 8001e5c:	4639      	mov	r1, r7
 8001e5e:	462a      	mov	r2, r5
 8001e60:	2301      	movs	r3, #1
 8001e62:	f002 fd8e 	bl	8004982 <disk_write>
		wsect = fs->winsect;	/* Current sector number */
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
			return FR_DISK_ERR;
		fs->wflag = 0;
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001e66:	3e01      	subs	r6, #1
 8001e68:	e7f3      	b.n	8001e52 <sync_window+0x32>

	
	if (fs->wflag) {	/* Write back the sector if it is dirty */
		wsect = fs->winsect;	/* Current sector number */
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
			return FR_DISK_ERR;
 8001e6a:	2001      	movs	r0, #1
				disk_write(fs->drv, fs->win, wsect, 1);
			}
		}
	}
	return FR_OK;
}
 8001e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001e70 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS *fs		/* File system object */
)
{
 8001e70:	b570      	push	{r4, r5, r6, lr}
 8001e72:	4604      	mov	r4, r0
	FRESULT res;


	res = sync_window(fs);
 8001e74:	f7ff ffd4 	bl	8001e20 <sync_window>
 8001e78:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8001e7a:	bb5d      	cbnz	r5, 8001ed4 <sync_fs+0x64>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 8001e7c:	7823      	ldrb	r3, [r4, #0]
 8001e7e:	2b03      	cmp	r3, #3
 8001e80:	d120      	bne.n	8001ec4 <sync_fs+0x54>
 8001e82:	7960      	ldrb	r0, [r4, #5]
 8001e84:	b1f0      	cbz	r0, 8001ec4 <sync_fs+0x54>
			fs->winsect = 0;
 8001e86:	6365      	str	r5, [r4, #52]	; 0x34
			/* Create FSInfo structure */
			mem_set(fs->win, 0, 512);
 8001e88:	f104 0638 	add.w	r6, r4, #56	; 0x38
 8001e8c:	4630      	mov	r0, r6
 8001e8e:	4629      	mov	r1, r5
 8001e90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e94:	f7ff ff97 	bl	8001dc6 <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 8001e98:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8001e9c:	f8a4 1236 	strh.w	r1, [r4, #566]	; 0x236
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <sync_fs+0x68>)
 8001ea2:	63a2      	str	r2, [r4, #56]	; 0x38
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <sync_fs+0x6c>)
 8001ea6:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 8001eaa:	6920      	ldr	r0, [r4, #16]
 8001eac:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 8001eb0:	68e1      	ldr	r1, [r4, #12]
 8001eb2:	f8c4 1224 	str.w	r1, [r4, #548]	; 0x224
			/* Write it into the FSInfo sector */
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
 8001eb6:	7860      	ldrb	r0, [r4, #1]
 8001eb8:	4631      	mov	r1, r6
 8001eba:	6962      	ldr	r2, [r4, #20]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	f002 fd60 	bl	8004982 <disk_write>
			fs->fsi_flag = 0;
 8001ec2:	7165      	strb	r5, [r4, #5]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8001ec4:	7860      	ldrb	r0, [r4, #1]
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	460a      	mov	r2, r1
 8001eca:	f002 fd6f 	bl	80049ac <disk_ioctl>
 8001ece:	3000      	adds	r0, #0
 8001ed0:	bf18      	it	ne
 8001ed2:	2001      	movne	r0, #1
			res = FR_DISK_ERR;
	}

	return res;
}
 8001ed4:	bd70      	pop	{r4, r5, r6, pc}
 8001ed6:	bf00      	nop
 8001ed8:	41615252 	.word	0x41615252
 8001edc:	61417272 	.word	0x61417272

08001ee0 <move_window>:
static
FRESULT move_window (
	FATFS *fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[] */
)
{
 8001ee0:	b538      	push	{r3, r4, r5, lr}
 8001ee2:	4604      	mov	r4, r0
 8001ee4:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Changed current window */
 8001ee6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001ee8:	4299      	cmp	r1, r3
 8001eea:	d00c      	beq.n	8001f06 <move_window+0x26>
#if !_FS_READONLY
		if (sync_window(fs) != FR_OK)
 8001eec:	f7ff ff98 	bl	8001e20 <sync_window>
 8001ef0:	b958      	cbnz	r0, 8001f0a <move_window+0x2a>
			return FR_DISK_ERR;
#endif
		if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
 8001ef2:	7860      	ldrb	r0, [r4, #1]
 8001ef4:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8001ef8:	462a      	mov	r2, r5
 8001efa:	2301      	movs	r3, #1
 8001efc:	f002 fd2c 	bl	8004958 <disk_read>
 8001f00:	b918      	cbnz	r0, 8001f0a <move_window+0x2a>
			return FR_DISK_ERR;
		fs->winsect = sector;
 8001f02:	6365      	str	r5, [r4, #52]	; 0x34
 8001f04:	bd38      	pop	{r3, r4, r5, pc}
	}

	return FR_OK;
 8001f06:	2000      	movs	r0, #0
 8001f08:	bd38      	pop	{r3, r4, r5, pc}
)
{
	if (sector != fs->winsect) {	/* Changed current window */
#if !_FS_READONLY
		if (sync_window(fs) != FR_OK)
			return FR_DISK_ERR;
 8001f0a:	2001      	movs	r0, #1
			return FR_DISK_ERR;
		fs->winsect = sector;
	}

	return FR_OK;
}
 8001f0c:	bd38      	pop	{r3, r4, r5, pc}
	...

08001f10 <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8001f10:	b510      	push	{r4, lr}
 8001f12:	4604      	mov	r4, r0
 8001f14:	460a      	mov	r2, r1
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 8001f16:	7840      	ldrb	r0, [r0, #1]
 8001f18:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	f002 fd1b 	bl	8004958 <disk_read>
 8001f22:	b9a0      	cbnz	r0, 8001f4e <check_fs+0x3e>
		return 3;
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
 8001f24:	f8b4 2236 	ldrh.w	r2, [r4, #566]	; 0x236
 8001f28:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d110      	bne.n	8001f52 <check_fs+0x42>
		return 2;

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8001f30:	f8d4 106e 	ldr.w	r1, [r4, #110]	; 0x6e
 8001f34:	f021 427f 	bic.w	r2, r1, #4278190080	; 0xff000000
 8001f38:	4b07      	ldr	r3, [pc, #28]	; (8001f58 <check_fs+0x48>)
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d00a      	beq.n	8001f54 <check_fs+0x44>
		return 0;
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
 8001f3e:	f8d4 008a 	ldr.w	r0, [r4, #138]	; 0x8a
 8001f42:	f020 417f 	bic.w	r1, r0, #4278190080	; 0xff000000
		return 0;
 8001f46:	1ac8      	subs	r0, r1, r3
 8001f48:	bf18      	it	ne
 8001f4a:	2001      	movne	r0, #1
 8001f4c:	bd10      	pop	{r4, pc}
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
		return 3;
 8001f4e:	2003      	movs	r0, #3
 8001f50:	bd10      	pop	{r4, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
		return 2;
 8001f52:	2002      	movs	r0, #2
		return 0;
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
		return 0;

	return 1;
}
 8001f54:	bd10      	pop	{r4, pc}
 8001f56:	bf00      	nop
 8001f58:	00544146 	.word	0x00544146

08001f5c <chk_mounted>:
FRESULT chk_mounted (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR **path,	/* Pointer to pointer to the path name (drive number) */
	FATFS **rfs,		/* Pointer to pointer to the found file system object */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8001f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f60:	4615      	mov	r5, r2
	BYTE fmt, b, pi, *tbl;
	UINT vol;
	DSTATUS stat;
	DWORD bsect, fasize, tsect, sysect, nclst, szbfat;
	WORD nrsv;
	const TCHAR *p = *path;
 8001f62:	6802      	ldr	r2, [r0, #0]
	FATFS *fs;


	/* Get logical drive number from the path name */
	vol = p[0] - '0';					/* Is there a drive number? */
 8001f64:	f992 3000 	ldrsb.w	r3, [r2]
 8001f68:	3b30      	subs	r3, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
 8001f6a:	2b09      	cmp	r3, #9
 8001f6c:	d806      	bhi.n	8001f7c <chk_mounted+0x20>
 8001f6e:	f992 4001 	ldrsb.w	r4, [r2, #1]
 8001f72:	2c3a      	cmp	r4, #58	; 0x3a
 8001f74:	d102      	bne.n	8001f7c <chk_mounted+0x20>
		p += 2; *path = p;				/* Return pointer to the path name */
 8001f76:	3202      	adds	r2, #2
 8001f78:	6002      	str	r2, [r0, #0]
 8001f7a:	e001      	b.n	8001f80 <chk_mounted+0x24>
	} else {							/* No drive number, use default drive */
#if _FS_RPATH
		vol = CurrVol;					/* Use current drive */
 8001f7c:	4b78      	ldr	r3, [pc, #480]	; (8002160 <chk_mounted+0x204>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
		vol = 0;						/* Use drive 0 */
#endif
	}

	/* Check if the file system object is valid or not */
	*rfs = 0;
 8001f80:	2000      	movs	r0, #0
 8001f82:	6008      	str	r0, [r1, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f040 80d8 	bne.w	800213a <chk_mounted+0x1de>
		return FR_INVALID_DRIVE;
	fs = FatFs[vol];					/* Get corresponding file system object */
 8001f8a:	4c76      	ldr	r4, [pc, #472]	; (8002164 <chk_mounted+0x208>)
 8001f8c:	6824      	ldr	r4, [r4, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8001f8e:	2c00      	cmp	r4, #0
 8001f90:	f000 80d6 	beq.w	8002140 <chk_mounted+0x1e4>

	ENTER_FF(fs);						/* Lock volume */

	*rfs = fs;							/* Return pointer to the corresponding file system object */
 8001f94:	600c      	str	r4, [r1, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8001f96:	7821      	ldrb	r1, [r4, #0]
 8001f98:	b181      	cbz	r1, 8001fbc <chk_mounted+0x60>
		stat = disk_status(fs->drv);
 8001f9a:	7860      	ldrb	r0, [r4, #1]
 8001f9c:	f002 fcca 	bl	8004934 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
 8001fa0:	07c3      	lsls	r3, r0, #31
 8001fa2:	d40b      	bmi.n	8001fbc <chk_mounted+0x60>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8001fa4:	2d00      	cmp	r5, #0
 8001fa6:	f000 80ce 	beq.w	8002146 <chk_mounted+0x1ea>
 8001faa:	f000 0204 	and.w	r2, r0, #4
 8001fae:	b2d3      	uxtb	r3, r2
				return FR_WRITE_PROTECTED;
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	bf14      	ite	ne
 8001fb4:	200a      	movne	r0, #10
 8001fb6:	2000      	moveq	r0, #0
 8001fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8001fbc:	2000      	movs	r0, #0
 8001fbe:	7020      	strb	r0, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8001fc0:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8001fc2:	f002 fca7 	bl	8004914 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8001fc6:	07c1      	lsls	r1, r0, #31
 8001fc8:	f100 80c0 	bmi.w	800214c <chk_mounted+0x1f0>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8001fcc:	b12d      	cbz	r5, 8001fda <chk_mounted+0x7e>
 8001fce:	f000 0304 	and.w	r3, r0, #4
 8001fd2:	b2da      	uxtb	r2, r3
 8001fd4:	2a00      	cmp	r2, #0
 8001fd6:	f040 80bc 	bne.w	8002152 <chk_mounted+0x1f6>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitions, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8001fda:	4620      	mov	r0, r4
 8001fdc:	2100      	movs	r1, #0
 8001fde:	f7ff ff97 	bl	8001f10 <check_fs>
	if (LD2PT(vol) && !fmt) fmt = 1;	/* Force non-SFD if the volume is forced partition */
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
 8001fe2:	2801      	cmp	r0, #1
 8001fe4:	d10c      	bne.n	8002000 <chk_mounted+0xa4>
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
		if (pi) pi--;
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
		if (tbl[4]) {						/* Is the partition existing? */
 8001fe6:	f894 01fa 	ldrb.w	r0, [r4, #506]	; 0x1fa
 8001fea:	b910      	cbnz	r0, 8001ff2 <chk_mounted+0x96>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8001fec:	200d      	movs	r0, #13
 8001fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		/* Check the partition listed in the partition table */
		pi = LD2PT(vol);
		if (pi) pi--;
		tbl = &fs->win[MBR_Table + pi * SZ_PTE];/* Partition table */
		if (tbl[4]) {						/* Is the partition existing? */
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
 8001ff2:	f8d4 51fe 	ldr.w	r5, [r4, #510]	; 0x1fe
			fmt = check_fs(fs, bsect);		/* Check the partition */
 8001ff6:	4620      	mov	r0, r4
 8001ff8:	4629      	mov	r1, r5
 8001ffa:	f7ff ff89 	bl	8001f10 <check_fs>
 8001ffe:	e000      	b.n	8002002 <chk_mounted+0xa6>
#if _MAX_SS != 512						/* Get disk sector size (variable sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &fs->ssize) != RES_OK)
		return FR_DISK_ERR;
#endif
	/* Search FAT partition on the drive. Supports only generic partitions, FDISK and SFD. */
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8002000:	2500      	movs	r5, #0
		if (tbl[4]) {						/* Is the partition existing? */
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
 8002002:	2803      	cmp	r0, #3
 8002004:	f000 80a8 	beq.w	8002158 <chk_mounted+0x1fc>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8002008:	2800      	cmp	r0, #0
 800200a:	d1ef      	bne.n	8001fec <chk_mounted+0x90>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800200c:	f8b4 1043 	ldrh.w	r1, [r4, #67]	; 0x43
 8002010:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8002014:	d1ea      	bne.n	8001fec <chk_mounted+0x90>
		return FR_NO_FILESYSTEM;

	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 8002016:	f8b4 304e 	ldrh.w	r3, [r4, #78]	; 0x4e
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 800201a:	b903      	cbnz	r3, 800201e <chk_mounted+0xc2>
 800201c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
	fs->fsize = fasize;
 800201e:	6223      	str	r3, [r4, #32]

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 8002020:	f894 6048 	ldrb.w	r6, [r4, #72]	; 0x48
 8002024:	70e6      	strb	r6, [r4, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 8002026:	1e72      	subs	r2, r6, #1
 8002028:	2a01      	cmp	r2, #1
 800202a:	d8df      	bhi.n	8001fec <chk_mounted+0x90>
	fasize *= b;										/* Number of sectors for FAT area */

	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
 800202c:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 8002030:	70a0      	strb	r0, [r4, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8002032:	2800      	cmp	r0, #0
 8002034:	d0da      	beq.n	8001fec <chk_mounted+0x90>
 8002036:	1e41      	subs	r1, r0, #1
 8002038:	4201      	tst	r1, r0
 800203a:	d1d7      	bne.n	8001fec <chk_mounted+0x90>

	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 800203c:	f8b4 1049 	ldrh.w	r1, [r4, #73]	; 0x49
 8002040:	8121      	strh	r1, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 8002042:	070a      	lsls	r2, r1, #28
 8002044:	d1d2      	bne.n	8001fec <chk_mounted+0x90>

	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 8002046:	f8b4 204b 	ldrh.w	r2, [r4, #75]	; 0x4b
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 800204a:	b902      	cbnz	r2, 800204e <chk_mounted+0xf2>
 800204c:	6da2      	ldr	r2, [r4, #88]	; 0x58

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 800204e:	f8b4 c046 	ldrh.w	ip, [r4, #70]	; 0x46
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 8002052:	f1bc 0f00 	cmp.w	ip, #0
 8002056:	d0c9      	beq.n	8001fec <chk_mounted+0x90>
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
	fs->fsize = fasize;

	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
	fasize *= b;										/* Number of sectors for FAT area */
 8002058:	fb06 f803 	mul.w	r8, r6, r3

	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 800205c:	eb0c 1711 	add.w	r7, ip, r1, lsr #4
 8002060:	4447      	add	r7, r8
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002062:	42ba      	cmp	r2, r7
 8002064:	d3c2      	bcc.n	8001fec <chk_mounted+0x90>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8002066:	1bd2      	subs	r2, r2, r7
 8002068:	fbb2 f2f0 	udiv	r2, r2, r0
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 800206c:	2a00      	cmp	r2, #0
 800206e:	d0bd      	beq.n	8001fec <chk_mounted+0x90>
	fmt = FS_FAT12;
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8002070:	f640 76f5 	movw	r6, #4085	; 0xff5
 8002074:	42b2      	cmp	r2, r6
 8002076:	d906      	bls.n	8002086 <chk_mounted+0x12a>
 8002078:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 800207c:	4282      	cmp	r2, r0
 800207e:	bf8c      	ite	hi
 8002080:	2603      	movhi	r6, #3
 8002082:	2602      	movls	r6, #2
 8002084:	e000      	b.n	8002088 <chk_mounted+0x12c>
	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
	fmt = FS_FAT12;
 8002086:	2601      	movs	r6, #1
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8002088:	3202      	adds	r2, #2
 800208a:	61e2      	str	r2, [r4, #28]
	fs->volbase = bsect;								/* Volume start sector */
 800208c:	6265      	str	r5, [r4, #36]	; 0x24
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800208e:	eb05 000c 	add.w	r0, r5, ip
 8002092:	62a0      	str	r0, [r4, #40]	; 0x28
	fs->database = bsect + sysect;						/* Data start sector */
 8002094:	197f      	adds	r7, r7, r5
 8002096:	6327      	str	r7, [r4, #48]	; 0x30
	if (fmt == FS_FAT32) {
 8002098:	2e03      	cmp	r6, #3
 800209a:	d105      	bne.n	80020a8 <chk_mounted+0x14c>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 800209c:	2900      	cmp	r1, #0
 800209e:	d1a5      	bne.n	8001fec <chk_mounted+0x90>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 80020a0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80020a2:	62e0      	str	r0, [r4, #44]	; 0x2c
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
 80020a4:	0091      	lsls	r1, r2, #2
 80020a6:	e00e      	b.n	80020c6 <chk_mounted+0x16a>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80020a8:	2900      	cmp	r1, #0
 80020aa:	d09f      	beq.n	8001fec <chk_mounted+0x90>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80020ac:	eb08 0100 	add.w	r1, r8, r0
 80020b0:	62e1      	str	r1, [r4, #44]	; 0x2c
		szbfat = (fmt == FS_FAT16) ?					/* (Required FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80020b2:	2e02      	cmp	r6, #2
 80020b4:	d101      	bne.n	80020ba <chk_mounted+0x15e>
 80020b6:	0051      	lsls	r1, r2, #1
 80020b8:	e005      	b.n	80020c6 <chk_mounted+0x16a>
 80020ba:	2003      	movs	r0, #3
 80020bc:	4350      	muls	r0, r2
 80020be:	f002 0201 	and.w	r2, r2, #1
 80020c2:	eb02 0150 	add.w	r1, r2, r0, lsr #1
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
 80020c6:	f201 12ff 	addw	r2, r1, #511	; 0x1ff
 80020ca:	ebb3 2f52 	cmp.w	r3, r2, lsr #9
 80020ce:	d38d      	bcc.n	8001fec <chk_mounted+0x90>
		return FR_NO_FILESYSTEM;

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->free_clust = 0xFFFFFFFF;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
 80020d4:	6123      	str	r3, [r4, #16]
	fs->last_clust = 0;
 80020d6:	2100      	movs	r1, #0
 80020d8:	60e1      	str	r1, [r4, #12]

	/* Get fsinfo if available */
	if (fmt == FS_FAT32) {
 80020da:	2e03      	cmp	r6, #3
 80020dc:	d120      	bne.n	8002120 <chk_mounted+0x1c4>
	 	fs->fsi_flag = 0;
 80020de:	7161      	strb	r1, [r4, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 80020e0:	f8b4 0068 	ldrh.w	r0, [r4, #104]	; 0x68
 80020e4:	182a      	adds	r2, r5, r0
 80020e6:	6162      	str	r2, [r4, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 80020e8:	7860      	ldrb	r0, [r4, #1]
 80020ea:	f104 0138 	add.w	r1, r4, #56	; 0x38
 80020ee:	2301      	movs	r3, #1
 80020f0:	f002 fc32 	bl	8004958 <disk_read>
 80020f4:	b9a0      	cbnz	r0, 8002120 <chk_mounted+0x1c4>
 80020f6:	f8b4 2236 	ldrh.w	r2, [r4, #566]	; 0x236
 80020fa:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80020fe:	429a      	cmp	r2, r3
 8002100:	d10e      	bne.n	8002120 <chk_mounted+0x1c4>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8002102:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002104:	4818      	ldr	r0, [pc, #96]	; (8002168 <chk_mounted+0x20c>)
 8002106:	4281      	cmp	r1, r0
 8002108:	d10a      	bne.n	8002120 <chk_mounted+0x1c4>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 800210a:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800210e:	4a17      	ldr	r2, [pc, #92]	; (800216c <chk_mounted+0x210>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d105      	bne.n	8002120 <chk_mounted+0x1c4>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 8002114:	f8d4 1224 	ldr.w	r1, [r4, #548]	; 0x224
 8002118:	60e1      	str	r1, [r4, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 800211a:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 800211e:	6120      	str	r0, [r4, #16]
		}
	}
#endif
	fs->fs_type = fmt;		/* FAT sub-type */
 8002120:	7026      	strb	r6, [r4, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8002122:	4a13      	ldr	r2, [pc, #76]	; (8002170 <chk_mounted+0x214>)
 8002124:	8813      	ldrh	r3, [r2, #0]
 8002126:	1c59      	adds	r1, r3, #1
 8002128:	b288      	uxth	r0, r1
 800212a:	8010      	strh	r0, [r2, #0]
 800212c:	80e0      	strh	r0, [r4, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
 800212e:	2000      	movs	r0, #0
 8002130:	6360      	str	r0, [r4, #52]	; 0x34
	fs->wflag = 0;
 8002132:	7120      	strb	r0, [r4, #4]
#if _FS_RPATH
	fs->cdir = 0;			/* Current directory (root dir) */
 8002134:	61a0      	str	r0, [r4, #24]
#endif
#if _FS_LOCK				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
 8002136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	/* Check if the file system object is valid or not */
	*rfs = 0;
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
		return FR_INVALID_DRIVE;
 800213a:	200b      	movs	r0, #11
 800213c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	fs = FatFs[vol];					/* Get corresponding file system object */
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002140:	200c      	movs	r0, #12
 8002142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (fs->fs_type) {					/* If the volume has been mounted */
		stat = disk_status(fs->drv);
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
				return FR_WRITE_PROTECTED;
			return FR_OK;				/* The file system object is valid */
 8002146:	4628      	mov	r0, r5
 8002148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	fs->fs_type = 0;					/* Clear the file system object */
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800214c:	2003      	movs	r0, #3
 800214e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
		return FR_WRITE_PROTECTED;
 8002152:	200a      	movs	r0, #10
 8002154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (tbl[4]) {						/* Is the partition existing? */
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
			fmt = check_fs(fs, bsect);		/* Check the partition */
		}
	}
	if (fmt == 3) return FR_DISK_ERR;
 8002158:	2001      	movs	r0, #1
#if _FS_LOCK				/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
}
 800215a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800215e:	bf00      	nop
 8002160:	20001220 	.word	0x20001220
 8002164:	20001224 	.word	0x20001224
 8002168:	41615252 	.word	0x41615252
 800216c:	61417272 	.word	0x61417272
 8002170:	20001222 	.word	0x20001222

08002174 <clust2sect>:
DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 8002174:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8002176:	69c3      	ldr	r3, [r0, #28]
 8002178:	1e9a      	subs	r2, r3, #2
 800217a:	4291      	cmp	r1, r2
 800217c:	d204      	bcs.n	8002188 <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 800217e:	7882      	ldrb	r2, [r0, #2]
 8002180:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8002182:	fb02 0001 	mla	r0, r2, r1, r0
 8002186:	4770      	bx	lr
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 8002188:	2000      	movs	r0, #0
	return clst * fs->csize + fs->database;
}
 800218a:	4770      	bx	lr

0800218c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status */
	FATFS *fs,	/* File system object */
	DWORD clst	/* Cluster# to get the link information */
)
{
 800218c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800218e:	4604      	mov	r4, r0
 8002190:	460d      	mov	r5, r1
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 8002192:	2901      	cmp	r1, #1
 8002194:	d948      	bls.n	8002228 <get_fat+0x9c>
 8002196:	69c3      	ldr	r3, [r0, #28]
 8002198:	4299      	cmp	r1, r3
 800219a:	d245      	bcs.n	8002228 <get_fat+0x9c>
		return 1;

	switch (fs->fs_type) {
 800219c:	7801      	ldrb	r1, [r0, #0]
 800219e:	2902      	cmp	r1, #2
 80021a0:	d027      	beq.n	80021f2 <get_fat+0x66>
 80021a2:	2903      	cmp	r1, #3
 80021a4:	d030      	beq.n	8002208 <get_fat+0x7c>
 80021a6:	2901      	cmp	r1, #1
 80021a8:	d13b      	bne.n	8002222 <get_fat+0x96>
	case FS_FAT12 :
		bc = (UINT)clst; bc += bc / 2;
 80021aa:	eb05 0655 	add.w	r6, r5, r5, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80021ae:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80021b0:	eb02 2156 	add.w	r1, r2, r6, lsr #9
 80021b4:	f7ff fe94 	bl	8001ee0 <move_window>
 80021b8:	2800      	cmp	r0, #0
 80021ba:	d132      	bne.n	8002222 <get_fat+0x96>
		wc = fs->win[bc % SS(fs)]; bc++;
 80021bc:	05f0      	lsls	r0, r6, #23
 80021be:	eb04 57d0 	add.w	r7, r4, r0, lsr #23
 80021c2:	f897 7038 	ldrb.w	r7, [r7, #56]	; 0x38
 80021c6:	3601      	adds	r6, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80021c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80021ca:	4620      	mov	r0, r4
 80021cc:	eb03 2156 	add.w	r1, r3, r6, lsr #9
 80021d0:	f7ff fe86 	bl	8001ee0 <move_window>
 80021d4:	bb28      	cbnz	r0, 8002222 <get_fat+0x96>
		wc |= fs->win[bc % SS(fs)] << 8;
 80021d6:	05f6      	lsls	r6, r6, #23
 80021d8:	eb04 54d6 	add.w	r4, r4, r6, lsr #23
 80021dc:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 80021e0:	ea47 2001 	orr.w	r0, r7, r1, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80021e4:	07ea      	lsls	r2, r5, #31
 80021e6:	d501      	bpl.n	80021ec <get_fat+0x60>
 80021e8:	0900      	lsrs	r0, r0, #4
 80021ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021ec:	0502      	lsls	r2, r0, #20
 80021ee:	0d10      	lsrs	r0, r2, #20
 80021f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	case FS_FAT16 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 80021f2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80021f4:	eb02 2115 	add.w	r1, r2, r5, lsr #8
 80021f8:	f7ff fe72 	bl	8001ee0 <move_window>
 80021fc:	b988      	cbnz	r0, 8002222 <get_fat+0x96>
		p = &fs->win[clst * 2 % SS(fs)];
 80021fe:	062d      	lsls	r5, r5, #24
 8002200:	eb04 54d5 	add.w	r4, r4, r5, lsr #23
		return LD_WORD(p);
 8002204:	8f20      	ldrh	r0, [r4, #56]	; 0x38
 8002206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	case FS_FAT32 :
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8002208:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800220a:	eb03 11d5 	add.w	r1, r3, r5, lsr #7
 800220e:	f7ff fe67 	bl	8001ee0 <move_window>
 8002212:	b930      	cbnz	r0, 8002222 <get_fat+0x96>
		p = &fs->win[clst * 4 % SS(fs)];
 8002214:	066d      	lsls	r5, r5, #25
 8002216:	eb04 54d5 	add.w	r4, r4, r5, lsr #23
		return LD_DWORD(p) & 0x0FFFFFFF;
 800221a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800221c:	f021 4070 	bic.w	r0, r1, #4026531840	; 0xf0000000
 8002220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 8002222:	f04f 30ff 	mov.w	r0, #4294967295
 8002226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	UINT wc, bc;
	BYTE *p;


	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
		return 1;
 8002228:	2001      	movs	r0, #1
		p = &fs->win[clst * 4 % SS(fs)];
		return LD_DWORD(p) & 0x0FFFFFFF;
	}

	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
}
 800222a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800222c <dir_sdi>:
static
FRESULT dir_sdi (
	DIR *dj,		/* Pointer to directory object */
	WORD idx		/* Index of directory table */
)
{
 800222c:	b570      	push	{r4, r5, r6, lr}
 800222e:	4604      	mov	r4, r0
 8002230:	460d      	mov	r5, r1
	DWORD clst;
	WORD ic;


	dj->index = idx;
 8002232:	80e1      	strh	r1, [r4, #6]
	clst = dj->sclust;
 8002234:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 8002236:	2901      	cmp	r1, #1
 8002238:	d101      	bne.n	800223e <dir_sdi+0x12>
		return FR_INT_ERR;
 800223a:	2002      	movs	r0, #2
 800223c:	bd70      	pop	{r4, r5, r6, pc}
	WORD ic;


	dj->index = idx;
	clst = dj->sclust;
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 800223e:	6803      	ldr	r3, [r0, #0]
 8002240:	69da      	ldr	r2, [r3, #28]
 8002242:	4291      	cmp	r1, r2
 8002244:	d2f9      	bcs.n	800223a <dir_sdi+0xe>
		return FR_INT_ERR;
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 8002246:	b971      	cbnz	r1, 8002266 <dir_sdi+0x3a>
 8002248:	7818      	ldrb	r0, [r3, #0]
 800224a:	2803      	cmp	r0, #3
 800224c:	d101      	bne.n	8002252 <dir_sdi+0x26>
		clst = dj->fs->dirbase;
 800224e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
 8002250:	b949      	cbnz	r1, 8002266 <dir_sdi+0x3a>
		dj->clust = clst;
 8002252:	2000      	movs	r0, #0
 8002254:	60e0      	str	r0, [r4, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
 8002256:	8919      	ldrh	r1, [r3, #8]
 8002258:	42a9      	cmp	r1, r5
 800225a:	d9ee      	bls.n	800223a <dir_sdi+0xe>
			return FR_INT_ERR;
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 800225c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800225e:	eb03 1215 	add.w	r2, r3, r5, lsr #4
 8002262:	6122      	str	r2, [r4, #16]
 8002264:	e019      	b.n	800229a <dir_sdi+0x6e>
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
 8002266:	789e      	ldrb	r6, [r3, #2]
 8002268:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
 800226a:	42b5      	cmp	r5, r6
 800226c:	d30e      	bcc.n	800228c <dir_sdi+0x60>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 800226e:	6820      	ldr	r0, [r4, #0]
 8002270:	f7ff ff8c 	bl	800218c <get_fat>
 8002274:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002276:	3001      	adds	r0, #1
 8002278:	d018      	beq.n	80022ac <dir_sdi+0x80>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
 800227a:	2901      	cmp	r1, #1
 800227c:	d9dd      	bls.n	800223a <dir_sdi+0xe>
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	69da      	ldr	r2, [r3, #28]
 8002282:	4291      	cmp	r1, r2
 8002284:	d2d9      	bcs.n	800223a <dir_sdi+0xe>
				return FR_INT_ERR;
			idx -= ic;
 8002286:	1bad      	subs	r5, r5, r6
 8002288:	b2ad      	uxth	r5, r5
 800228a:	e7ee      	b.n	800226a <dir_sdi+0x3e>
		}
		dj->clust = clst;
 800228c:	60e1      	str	r1, [r4, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 800228e:	6820      	ldr	r0, [r4, #0]
 8002290:	f7ff ff70 	bl	8002174 <clust2sect>
 8002294:	eb00 1115 	add.w	r1, r0, r5, lsr #4
 8002298:	6121      	str	r1, [r4, #16]
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 800229a:	f005 050f 	and.w	r5, r5, #15
 800229e:	016d      	lsls	r5, r5, #5
 80022a0:	3538      	adds	r5, #56	; 0x38
 80022a2:	6820      	ldr	r0, [r4, #0]
 80022a4:	1941      	adds	r1, r0, r5
 80022a6:	6161      	str	r1, [r4, #20]

	return FR_OK;	/* Seek succeeded */
 80022a8:	2000      	movs	r0, #0
 80022aa:	bd70      	pop	{r4, r5, r6, pc}
	}
	else {				/* Dynamic table (sub-dirs or root-dir in FAT32) */
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
		while (idx >= ic) {	/* Follow cluster chain */
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80022ac:	2001      	movs	r0, #1
	}

	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */

	return FR_OK;	/* Seek succeeded */
}
 80022ae:	bd70      	pop	{r4, r5, r6, pc}

080022b0 <put_fat>:
FRESULT put_fat (
	FATFS *fs,	/* File system object */
	DWORD clst,	/* Cluster# to be changed in range of 2 to fs->n_fatent - 1 */
	DWORD val	/* New value to mark the cluster */
)
{
 80022b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b2:	4604      	mov	r4, r0
 80022b4:	460d      	mov	r5, r1
 80022b6:	4616      	mov	r6, r2
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80022b8:	2901      	cmp	r1, #1
 80022ba:	d95d      	bls.n	8002378 <put_fat+0xc8>
 80022bc:	69c3      	ldr	r3, [r0, #28]
 80022be:	4299      	cmp	r1, r3
 80022c0:	d25a      	bcs.n	8002378 <put_fat+0xc8>
		res = FR_INT_ERR;

	} else {
		switch (fs->fs_type) {
 80022c2:	7801      	ldrb	r1, [r0, #0]
 80022c4:	2902      	cmp	r1, #2
 80022c6:	d039      	beq.n	800233c <put_fat+0x8c>
 80022c8:	2903      	cmp	r1, #3
 80022ca:	d042      	beq.n	8002352 <put_fat+0xa2>
 80022cc:	2901      	cmp	r1, #1
 80022ce:	d14f      	bne.n	8002370 <put_fat+0xc0>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80022d0:	eb05 0755 	add.w	r7, r5, r5, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80022d4:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80022d6:	eb02 2157 	add.w	r1, r2, r7, lsr #9
 80022da:	f7ff fe01 	bl	8001ee0 <move_window>
			if (res != FR_OK) break;
 80022de:	2800      	cmp	r0, #0
 80022e0:	d147      	bne.n	8002372 <put_fat+0xc2>
			p = &fs->win[bc % SS(fs)];
 80022e2:	05f8      	lsls	r0, r7, #23
 80022e4:	0dc2      	lsrs	r2, r0, #23
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80022e6:	f015 0501 	ands.w	r5, r5, #1
 80022ea:	b2f3      	uxtb	r3, r6
 80022ec:	d007      	beq.n	80022fe <put_fat+0x4e>
 80022ee:	18a1      	adds	r1, r4, r2
 80022f0:	f891 0038 	ldrb.w	r0, [r1, #56]	; 0x38
 80022f4:	f000 010f 	and.w	r1, r0, #15
 80022f8:	ea41 1303 	orr.w	r3, r1, r3, lsl #4
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	18a2      	adds	r2, r4, r2
 8002300:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
			bc++;
 8002304:	3701      	adds	r7, #1
			fs->wflag = 1;
 8002306:	2001      	movs	r0, #1
 8002308:	7120      	strb	r0, [r4, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800230a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800230c:	4620      	mov	r0, r4
 800230e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8002312:	f7ff fde5 	bl	8001ee0 <move_window>
			if (res != FR_OK) break;
 8002316:	bb60      	cbnz	r0, 8002372 <put_fat+0xc2>
			p = &fs->win[bc % SS(fs)];
 8002318:	05ff      	lsls	r7, r7, #23
 800231a:	0dfa      	lsrs	r2, r7, #23
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800231c:	b115      	cbz	r5, 8002324 <put_fat+0x74>
 800231e:	f3c6 1607 	ubfx	r6, r6, #4, #8
 8002322:	e007      	b.n	8002334 <put_fat+0x84>
 8002324:	18a3      	adds	r3, r4, r2
 8002326:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
 800232a:	f021 070f 	bic.w	r7, r1, #15
 800232e:	f3c6 2603 	ubfx	r6, r6, #8, #4
 8002332:	433e      	orrs	r6, r7
 8002334:	18a7      	adds	r7, r4, r2
 8002336:	f887 6038 	strb.w	r6, [r7, #56]	; 0x38
 800233a:	e01a      	b.n	8002372 <put_fat+0xc2>
			break;

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800233c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800233e:	eb02 2115 	add.w	r1, r2, r5, lsr #8
 8002342:	f7ff fdcd 	bl	8001ee0 <move_window>
			if (res != FR_OK) break;
 8002346:	b9a0      	cbnz	r0, 8002372 <put_fat+0xc2>
			p = &fs->win[clst * 2 % SS(fs)];
 8002348:	062d      	lsls	r5, r5, #24
 800234a:	eb04 55d5 	add.w	r5, r4, r5, lsr #23
			ST_WORD(p, (WORD)val);
 800234e:	872e      	strh	r6, [r5, #56]	; 0x38
 8002350:	e00f      	b.n	8002372 <put_fat+0xc2>
			break;

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8002352:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002354:	eb02 11d5 	add.w	r1, r2, r5, lsr #7
 8002358:	f7ff fdc2 	bl	8001ee0 <move_window>
			if (res != FR_OK) break;
 800235c:	b948      	cbnz	r0, 8002372 <put_fat+0xc2>
			p = &fs->win[clst * 4 % SS(fs)];
 800235e:	066d      	lsls	r5, r5, #25
 8002360:	0ded      	lsrs	r5, r5, #23
 8002362:	3538      	adds	r5, #56	; 0x38
			val |= LD_DWORD(p) & 0xF0000000;
 8002364:	5963      	ldr	r3, [r4, r5]
 8002366:	f003 4170 	and.w	r1, r3, #4026531840	; 0xf0000000
 800236a:	430e      	orrs	r6, r1
			ST_DWORD(p, val);
 800236c:	5166      	str	r6, [r4, r5]
 800236e:	e000      	b.n	8002372 <put_fat+0xc2>
			break;

		default :
			res = FR_INT_ERR;
 8002370:	2002      	movs	r0, #2
		}
		fs->wflag = 1;
 8002372:	2301      	movs	r3, #1
 8002374:	7123      	strb	r3, [r4, #4]
 8002376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
 8002378:	2002      	movs	r0, #2
		}
		fs->wflag = 1;
	}

	return res;
}
 800237a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800237c <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800237c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800237e:	4605      	mov	r5, r0
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 8002380:	460f      	mov	r7, r1
 8002382:	b931      	cbnz	r1, 8002392 <create_chain+0x16>
		scl = fs->last_clust;			/* Get suggested start point */
 8002384:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8002386:	b16e      	cbz	r6, 80023a4 <create_chain+0x28>
 8002388:	69c0      	ldr	r0, [r0, #28]
 800238a:	4286      	cmp	r6, r0
 800238c:	bf28      	it	cs
 800238e:	2601      	movcs	r6, #1
 8002390:	e009      	b.n	80023a6 <create_chain+0x2a>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8002392:	f7ff fefb 	bl	800218c <get_fat>
		if (cs < 2) return 1;			/* It is an invalid cluster */
 8002396:	2801      	cmp	r0, #1
 8002398:	d93b      	bls.n	8002412 <create_chain+0x96>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800239a:	69eb      	ldr	r3, [r5, #28]
 800239c:	4298      	cmp	r0, r3
 800239e:	d339      	bcc.n	8002414 <create_chain+0x98>
 80023a0:	463e      	mov	r6, r7
 80023a2:	e000      	b.n	80023a6 <create_chain+0x2a>
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
		scl = fs->last_clust;			/* Get suggested start point */
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80023a4:	2601      	movs	r6, #1
 80023a6:	4634      	mov	r4, r6
		scl = clst;
	}

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
 80023a8:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 80023aa:	69e9      	ldr	r1, [r5, #28]
 80023ac:	428c      	cmp	r4, r1
 80023ae:	d304      	bcc.n	80023ba <create_chain+0x3e>
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
 80023b0:	2e01      	cmp	r6, #1
 80023b2:	d801      	bhi.n	80023b8 <create_chain+0x3c>
 80023b4:	2000      	movs	r0, #0
 80023b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	ncl = scl;				/* Start cluster */
	for (;;) {
		ncl++;							/* Next cluster */
		if (ncl >= fs->n_fatent) {		/* Wrap around */
			ncl = 2;
 80023b8:	2402      	movs	r4, #2
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 80023ba:	4628      	mov	r0, r5
 80023bc:	4621      	mov	r1, r4
 80023be:	f7ff fee5 	bl	800218c <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 80023c2:	b148      	cbz	r0, 80023d8 <create_chain+0x5c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80023c4:	1c41      	adds	r1, r0, #1
 80023c6:	d102      	bne.n	80023ce <create_chain+0x52>
		if (fs->free_clust != 0xFFFFFFFF) {
			fs->free_clust--;
			fs->fsi_flag = 1;
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80023c8:	f04f 30ff 	mov.w	r0, #4294967295
 80023cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			ncl = 2;
			if (ncl > scl) return 0;	/* No free cluster */
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
		if (cs == 0) break;				/* Found a free cluster */
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 80023ce:	2801      	cmp	r0, #1
 80023d0:	d01f      	beq.n	8002412 <create_chain+0x96>
			return cs;
		if (ncl == scl) return 0;		/* No free cluster */
 80023d2:	42b4      	cmp	r4, r6
 80023d4:	d1e8      	bne.n	80023a8 <create_chain+0x2c>
 80023d6:	e7ed      	b.n	80023b4 <create_chain+0x38>
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80023d8:	4628      	mov	r0, r5
 80023da:	4621      	mov	r1, r4
 80023dc:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80023e0:	f7ff ff66 	bl	80022b0 <put_fat>
	if (res == FR_OK && clst != 0) {
 80023e4:	b998      	cbnz	r0, 800240e <create_chain+0x92>
 80023e6:	b947      	cbnz	r7, 80023fa <create_chain+0x7e>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
	}
	if (res == FR_OK) {
		fs->last_clust = ncl;			/* Update FSINFO */
 80023e8:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 80023ea:	692b      	ldr	r3, [r5, #16]
 80023ec:	1c5a      	adds	r2, r3, #1
 80023ee:	d00c      	beq.n	800240a <create_chain+0x8e>
			fs->free_clust--;
 80023f0:	1e5a      	subs	r2, r3, #1
 80023f2:	612a      	str	r2, [r5, #16]
			fs->fsi_flag = 1;
 80023f4:	2001      	movs	r0, #1
 80023f6:	7168      	strb	r0, [r5, #5]
 80023f8:	e007      	b.n	800240a <create_chain+0x8e>
		if (ncl == scl) return 0;		/* No free cluster */
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
	if (res == FR_OK && clst != 0) {
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80023fa:	4628      	mov	r0, r5
 80023fc:	4639      	mov	r1, r7
 80023fe:	4622      	mov	r2, r4
 8002400:	f7ff ff56 	bl	80022b0 <put_fat>
	}
	if (res == FR_OK) {
 8002404:	2800      	cmp	r0, #0
 8002406:	d0ef      	beq.n	80023e8 <create_chain+0x6c>
 8002408:	e001      	b.n	800240e <create_chain+0x92>
		fs->last_clust = ncl;			/* Update FSINFO */
		if (fs->free_clust != 0xFFFFFFFF) {
			fs->free_clust--;
			fs->fsi_flag = 1;
 800240a:	4620      	mov	r0, r4
 800240c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800240e:	2801      	cmp	r0, #1
 8002410:	d0da      	beq.n	80023c8 <create_chain+0x4c>
 8002412:	2001      	movs	r0, #1
	}

	return ncl;		/* Return new cluster number or error code */
}
 8002414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002416 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR *dj,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8002416:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800241a:	4604      	mov	r4, r0
 800241c:	460f      	mov	r7, r1
	DWORD clst;
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
 800241e:	88c6      	ldrh	r6, [r0, #6]
 8002420:	1c70      	adds	r0, r6, #1
 8002422:	b286      	uxth	r6, r0
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 8002424:	b916      	cbnz	r6, 800242c <dir_next+0x16>
		return FR_NO_FILE;
 8002426:	2004      	movs	r0, #4
 8002428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	WORD i;


	stretch = stretch;		/* To suppress warning on read-only cfg. */
	i = dj->index + 1;
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 800242c:	6923      	ldr	r3, [r4, #16]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d0f9      	beq.n	8002426 <dir_next+0x10>
		return FR_NO_FILE;

	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
 8002432:	f016 080f 	ands.w	r8, r6, #15
 8002436:	d15a      	bne.n	80024ee <dir_next+0xd8>
		dj->sect++;					/* Next sector */
 8002438:	1c59      	adds	r1, r3, #1
 800243a:	6121      	str	r1, [r4, #16]

		if (dj->clust == 0) {	/* Static table */
 800243c:	68e1      	ldr	r1, [r4, #12]
 800243e:	6820      	ldr	r0, [r4, #0]
 8002440:	b919      	cbnz	r1, 800244a <dir_next+0x34>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
 8002442:	8901      	ldrh	r1, [r0, #8]
 8002444:	42b1      	cmp	r1, r6
 8002446:	d9ee      	bls.n	8002426 <dir_next+0x10>
 8002448:	e051      	b.n	80024ee <dir_next+0xd8>
				return FR_NO_FILE;
		}
		else {					/* Dynamic table */
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800244a:	7882      	ldrb	r2, [r0, #2]
 800244c:	1e53      	subs	r3, r2, #1
 800244e:	ea13 1216 	ands.w	r2, r3, r6, lsr #4
 8002452:	d14c      	bne.n	80024ee <dir_next+0xd8>
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 8002454:	f7ff fe9a 	bl	800218c <get_fat>
 8002458:	4605      	mov	r5, r0
				if (clst <= 1) return FR_INT_ERR;
 800245a:	2801      	cmp	r0, #1
 800245c:	d802      	bhi.n	8002464 <dir_next+0x4e>
 800245e:	2002      	movs	r0, #2
 8002460:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002464:	1c43      	adds	r3, r0, #1
 8002466:	d102      	bne.n	800246e <dir_next+0x58>
 8002468:	2001      	movs	r0, #1
 800246a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
 800246e:	6820      	ldr	r0, [r4, #0]
 8002470:	69c1      	ldr	r1, [r0, #28]
 8002472:	428d      	cmp	r5, r1
 8002474:	d335      	bcc.n	80024e2 <dir_next+0xcc>
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
 8002476:	2f00      	cmp	r7, #0
 8002478:	d0d5      	beq.n	8002426 <dir_next+0x10>
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
 800247a:	68e1      	ldr	r1, [r4, #12]
 800247c:	f7ff ff7e 	bl	800237c <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8002480:	4605      	mov	r5, r0
 8002482:	2800      	cmp	r0, #0
 8002484:	d03f      	beq.n	8002506 <dir_next+0xf0>
					if (clst == 1) return FR_INT_ERR;
 8002486:	2801      	cmp	r0, #1
 8002488:	d0e9      	beq.n	800245e <dir_next+0x48>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800248a:	3001      	adds	r0, #1
 800248c:	d0ec      	beq.n	8002468 <dir_next+0x52>
					/* Clean-up stretched table */
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 800248e:	6820      	ldr	r0, [r4, #0]
 8002490:	f7ff fcc6 	bl	8001e20 <sync_window>
 8002494:	4607      	mov	r7, r0
 8002496:	2800      	cmp	r0, #0
 8002498:	d1e6      	bne.n	8002468 <dir_next+0x52>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
 800249a:	6820      	ldr	r0, [r4, #0]
 800249c:	3038      	adds	r0, #56	; 0x38
 800249e:	4639      	mov	r1, r7
 80024a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80024a4:	f7ff fc8f 	bl	8001dc6 <mem_set>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 80024a8:	f8d4 9000 	ldr.w	r9, [r4]
 80024ac:	4648      	mov	r0, r9
 80024ae:	4629      	mov	r1, r5
 80024b0:	f7ff fe60 	bl	8002174 <clust2sect>
 80024b4:	f8c9 0034 	str.w	r0, [r9, #52]	; 0x34
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80024b8:	6820      	ldr	r0, [r4, #0]
 80024ba:	7882      	ldrb	r2, [r0, #2]
 80024bc:	42ba      	cmp	r2, r7
 80024be:	d90d      	bls.n	80024dc <dir_next+0xc6>
						dj->fs->wflag = 1;
 80024c0:	2101      	movs	r1, #1
 80024c2:	7101      	strb	r1, [r0, #4]
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 80024c4:	6820      	ldr	r0, [r4, #0]
 80024c6:	f7ff fcab 	bl	8001e20 <sync_window>
 80024ca:	2800      	cmp	r0, #0
 80024cc:	d1cc      	bne.n	8002468 <dir_next+0x52>
						dj->fs->winsect++;
 80024ce:	6820      	ldr	r0, [r4, #0]
 80024d0:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80024d2:	1c53      	adds	r3, r2, #1
 80024d4:	6343      	str	r3, [r0, #52]	; 0x34
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
					/* Clean-up stretched table */
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80024d6:	3701      	adds	r7, #1
 80024d8:	b2ff      	uxtb	r7, r7
 80024da:	e7ed      	b.n	80024b8 <dir_next+0xa2>
						dj->fs->wflag = 1;
						if (sync_window(dj->fs)) return FR_DISK_ERR;
						dj->fs->winsect++;
					}
					dj->fs->winsect -= c;						/* Rewind window address */
 80024dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80024de:	1bdf      	subs	r7, r3, r7
 80024e0:	6347      	str	r7, [r0, #52]	; 0x34
#else
					return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dj->clust = clst;				/* Initialize data for new cluster */
 80024e2:	60e5      	str	r5, [r4, #12]
				dj->sect = clust2sect(dj->fs, clst);
 80024e4:	6820      	ldr	r0, [r4, #0]
 80024e6:	4629      	mov	r1, r5
 80024e8:	f7ff fe44 	bl	8002174 <clust2sect>
 80024ec:	6120      	str	r0, [r4, #16]
			}
		}
	}

	dj->index = i;
 80024ee:	80e6      	strh	r6, [r4, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 80024f0:	ea4f 1848 	mov.w	r8, r8, lsl #5
 80024f4:	f108 0838 	add.w	r8, r8, #56	; 0x38
 80024f8:	6820      	ldr	r0, [r4, #0]
 80024fa:	eb00 0208 	add.w	r2, r0, r8
 80024fe:	6162      	str	r2, [r4, #20]

	return FR_OK;
 8002500:	2000      	movs	r0, #0
 8002502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
#if !_FS_READONLY
					BYTE c;
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8002506:	2007      	movs	r0, #7

	dj->index = i;
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;

	return FR_OK;
}
 8002508:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800250c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR *dj,			/* Directory object to return last directory and found object */
	const TCHAR *path	/* Full-path string to find a file or directory */
)
{
 800250c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002510:	4604      	mov	r4, r0
 8002512:	460f      	mov	r7, r1
	FRESULT res;
	BYTE *dir, ns;


#if _FS_RPATH
	if (*path == '/' || *path == '\\') { /* There is a heading separator */
 8002514:	f991 3000 	ldrsb.w	r3, [r1]
 8002518:	2b2f      	cmp	r3, #47	; 0x2f
 800251a:	d001      	beq.n	8002520 <follow_path+0x14>
 800251c:	2b5c      	cmp	r3, #92	; 0x5c
 800251e:	d102      	bne.n	8002526 <follow_path+0x1a>
		path++;	dj->sclust = 0;		/* Strip it and start from the root dir */
 8002520:	3701      	adds	r7, #1
 8002522:	2100      	movs	r1, #0
 8002524:	e001      	b.n	800252a <follow_path+0x1e>
	} else {							/* No heading separator */
		dj->sclust = dj->fs->cdir;	/* Start from the current dir */
 8002526:	6800      	ldr	r0, [r0, #0]
 8002528:	6981      	ldr	r1, [r0, #24]
 800252a:	60a1      	str	r1, [r4, #8]
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
		path++;
	dj->sclust = 0;						/* Start from the root dir */
#endif

	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
 800252c:	783a      	ldrb	r2, [r7, #0]
 800252e:	2a1f      	cmp	r2, #31
 8002530:	d84a      	bhi.n	80025c8 <follow_path+0xbc>
		res = dir_sdi(dj, 0);
 8002532:	4620      	mov	r0, r4
 8002534:	2100      	movs	r1, #0
 8002536:	f7ff fe79 	bl	800222c <dir_sdi>
		dj->dir = 0;
 800253a:	2200      	movs	r2, #0
 800253c:	6162      	str	r2, [r4, #20]
 800253e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002542:	4607      	mov	r7, r0
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8002544:	7806      	ldrb	r6, [r0, #0]
 8002546:	3001      	adds	r0, #1
 8002548:	b273      	sxtb	r3, r6
 800254a:	2b2f      	cmp	r3, #47	; 0x2f
 800254c:	d0f9      	beq.n	8002542 <follow_path+0x36>
 800254e:	2b5c      	cmp	r3, #92	; 0x5c
 8002550:	d0f7      	beq.n	8002542 <follow_path+0x36>
	sfn = dj->fn;
 8002552:	69a6      	ldr	r6, [r4, #24]
	mem_set(sfn, ' ', 11);
 8002554:	4630      	mov	r0, r6
 8002556:	2120      	movs	r1, #32
 8002558:	220b      	movs	r2, #11
 800255a:	f7ff fc34 	bl	8001dc6 <mem_set>
	si = i = b = 0; ni = 8;
#if _FS_RPATH
	if (p[si] == '.') { /* Is this a dot entry? */
 800255e:	f997 1000 	ldrsb.w	r1, [r7]
 8002562:	292e      	cmp	r1, #46	; 0x2e
 8002564:	d13a      	bne.n	80025dc <follow_path+0xd0>
		for (;;) {
			c = (BYTE)p[si++];
			if (c != '.' || si >= 3) break;
			sfn[i++] = c;
 8002566:	7031      	strb	r1, [r6, #0]
	mem_set(sfn, ' ', 11);
	si = i = b = 0; ni = 8;
#if _FS_RPATH
	if (p[si] == '.') { /* Is this a dot entry? */
		for (;;) {
			c = (BYTE)p[si++];
 8002568:	7878      	ldrb	r0, [r7, #1]
			if (c != '.' || si >= 3) break;
 800256a:	282e      	cmp	r0, #46	; 0x2e
 800256c:	d12e      	bne.n	80025cc <follow_path+0xc0>
			sfn[i++] = c;
 800256e:	7070      	strb	r0, [r6, #1]
	mem_set(sfn, ' ', 11);
	si = i = b = 0; ni = 8;
#if _FS_RPATH
	if (p[si] == '.') { /* Is this a dot entry? */
		for (;;) {
			c = (BYTE)p[si++];
 8002570:	78b8      	ldrb	r0, [r7, #2]
 8002572:	2303      	movs	r3, #3
			if (c != '.' || si >= 3) break;
			sfn[i++] = c;
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8002574:	282f      	cmp	r0, #47	; 0x2f
 8002576:	d12b      	bne.n	80025d0 <follow_path+0xc4>
		*path = &p[si];									/* Return pointer to the next segment */
 8002578:	18ff      	adds	r7, r7, r3
		sfn[NS] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
 800257a:	2820      	cmp	r0, #32
 800257c:	bf8c      	ite	hi
 800257e:	2320      	movhi	r3, #32
 8002580:	2324      	movls	r3, #36	; 0x24

	if (ni == 8) b <<= 2;
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */

	sfn[NS] = c;		/* Store NT flag, File name is created */
 8002582:	72f3      	strb	r3, [r6, #11]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dj, 0);			/* Rewind directory object */
 8002584:	4620      	mov	r0, r4
 8002586:	2100      	movs	r1, #0
 8002588:	f7ff fe50 	bl	800222c <dir_sdi>
	if (res != FR_OK) return res;
 800258c:	b930      	cbnz	r0, 800259c <follow_path+0x90>

#if _USE_LFN
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
 800258e:	6820      	ldr	r0, [r4, #0]
 8002590:	6921      	ldr	r1, [r4, #16]
 8002592:	f7ff fca5 	bl	8001ee0 <move_window>
		if (res != FR_OK) break;
 8002596:	2800      	cmp	r0, #0
 8002598:	f000 80a6 	beq.w	80026e8 <follow_path+0x1dc>
	} else {							/* Follow path */
		for (;;) {
			res = create_name(dj, &path);	/* Get a segment */
			if (res != FR_OK) break;
			res = dir_find(dj);				/* Find it */
			ns = *(dj->fn+NS);
 800259c:	69a1      	ldr	r1, [r4, #24]
 800259e:	7acb      	ldrb	r3, [r1, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80025a0:	2800      	cmp	r0, #0
 80025a2:	f000 80ba 	beq.w	800271a <follow_path+0x20e>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 80025a6:	2804      	cmp	r0, #4
 80025a8:	f040 80d8 	bne.w	800275c <follow_path+0x250>
				/* Object not found */
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
 80025ac:	f003 0220 	and.w	r2, r3, #32
 80025b0:	b2d1      	uxtb	r1, r2
 80025b2:	f003 0004 	and.w	r0, r3, #4
 80025b6:	2900      	cmp	r1, #0
 80025b8:	f000 80b6 	beq.w	8002728 <follow_path+0x21c>
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
 80025bc:	2300      	movs	r3, #0
 80025be:	60a3      	str	r3, [r4, #8]
 80025c0:	6163      	str	r3, [r4, #20]
					res = FR_OK;
					if (!(ns & NS_LAST)) continue;
 80025c2:	2800      	cmp	r0, #0
 80025c4:	f040 80ad 	bne.w	8002722 <follow_path+0x216>
 80025c8:	4638      	mov	r0, r7
 80025ca:	e7ba      	b.n	8002542 <follow_path+0x36>
	mem_set(sfn, ' ', 11);
	si = i = b = 0; ni = 8;
#if _FS_RPATH
	if (p[si] == '.') { /* Is this a dot entry? */
		for (;;) {
			c = (BYTE)p[si++];
 80025cc:	2302      	movs	r3, #2
 80025ce:	e7d1      	b.n	8002574 <follow_path+0x68>
			if (c != '.' || si >= 3) break;
			sfn[i++] = c;
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 80025d0:	285c      	cmp	r0, #92	; 0x5c
 80025d2:	d0d1      	beq.n	8002578 <follow_path+0x6c>
 80025d4:	2820      	cmp	r0, #32
 80025d6:	f200 80c0 	bhi.w	800275a <follow_path+0x24e>
 80025da:	e7cd      	b.n	8002578 <follow_path+0x6c>
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	sfn = dj->fn;
	mem_set(sfn, ' ', 11);
	si = i = b = 0; ni = 8;
#if _FS_RPATH
	if (p[si] == '.') { /* Is this a dot entry? */
 80025dc:	2200      	movs	r2, #0
 80025de:	4694      	mov	ip, r2
 80025e0:	2108      	movs	r1, #8
 80025e2:	4615      	mov	r5, r2
		sfn[NS] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80025e4:	f817 800c 	ldrb.w	r8, [r7, ip]
 80025e8:	fa5f f388 	uxtb.w	r3, r8
 80025ec:	f10c 0001 	add.w	r0, ip, #1
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 80025f0:	2b20      	cmp	r3, #32
 80025f2:	d942      	bls.n	800267a <follow_path+0x16e>
 80025f4:	2b2f      	cmp	r3, #47	; 0x2f
 80025f6:	d042      	beq.n	800267e <follow_path+0x172>
 80025f8:	2b5c      	cmp	r3, #92	; 0x5c
 80025fa:	d040      	beq.n	800267e <follow_path+0x172>
		if (c == '.' || i >= ni) {
 80025fc:	2b2e      	cmp	r3, #46	; 0x2e
 80025fe:	d06c      	beq.n	80026da <follow_path+0x1ce>
 8002600:	428a      	cmp	r2, r1
 8002602:	f080 80aa 	bcs.w	800275a <follow_path+0x24e>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
			i = 8; ni = 11;
			b <<= 2; continue;
		}
		if (c >= 0x80) {				/* Extended char? */
 8002606:	f018 0f80 	tst.w	r8, #128	; 0x80
			b |= 3;						/* Eliminate NT flag */
 800260a:	bf18      	it	ne
 800260c:	f045 0503 	orrne.w	r5, r5, #3
#if !_DF1S
			return FR_INVALID_NAME;		/* Reject extended chars (ASCII cfg) */
#endif
#endif
		}
		if (IsDBCS1(c)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 8002610:	f103 087f 	add.w	r8, r3, #127	; 0x7f
 8002614:	fa5f fe88 	uxtb.w	lr, r8
 8002618:	f1be 0f1e 	cmp.w	lr, #30
 800261c:	d906      	bls.n	800262c <follow_path+0x120>
 800261e:	f103 0820 	add.w	r8, r3, #32
 8002622:	fa5f fe88 	uxtb.w	lr, r8
 8002626:	f1be 0f1c 	cmp.w	lr, #28
 800262a:	d81a      	bhi.n	8002662 <follow_path+0x156>
			d = (BYTE)p[si++];			/* Get 2nd byte */
 800262c:	f817 8000 	ldrb.w	r8, [r7, r0]
 8002630:	f10c 0002 	add.w	r0, ip, #2
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
 8002634:	f1a8 0e40 	sub.w	lr, r8, #64	; 0x40
 8002638:	f1be 0f3e 	cmp.w	lr, #62	; 0x3e
 800263c:	d905      	bls.n	800264a <follow_path+0x13e>
 800263e:	f088 0c80 	eor.w	ip, r8, #128	; 0x80
 8002642:	f1bc 0f7c 	cmp.w	ip, #124	; 0x7c
 8002646:	f200 8088 	bhi.w	800275a <follow_path+0x24e>
 800264a:	f101 3eff 	add.w	lr, r1, #4294967295
 800264e:	4572      	cmp	r2, lr
 8002650:	f080 8083 	bcs.w	800275a <follow_path+0x24e>
				return FR_INVALID_NAME;
			sfn[i++] = c;
 8002654:	54b3      	strb	r3, [r6, r2]
			sfn[i++] = d;
 8002656:	18b3      	adds	r3, r6, r2
 8002658:	f883 8001 	strb.w	r8, [r3, #1]
 800265c:	3202      	adds	r2, #2
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
	sfn = dj->fn;
	mem_set(sfn, ' ', 11);
	si = i = b = 0; ni = 8;
#if _FS_RPATH
	if (p[si] == '.') { /* Is this a dot entry? */
 800265e:	4684      	mov	ip, r0
 8002660:	e7c0      	b.n	80025e4 <follow_path+0xd8>
 8002662:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8002760 <follow_path+0x254>
}

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
	while (*str && *str != chr) str++;
 8002666:	f818 cf01 	ldrb.w	ip, [r8, #1]!
 800266a:	f1bc 0f00 	cmp.w	ip, #0
 800266e:	d020      	beq.n	80026b2 <follow_path+0x1a6>
 8002670:	fa4f fc8c 	sxtb.w	ip, ip
 8002674:	459c      	cmp	ip, r3
 8002676:	d1f6      	bne.n	8002666 <follow_path+0x15a>
 8002678:	e06f      	b.n	800275a <follow_path+0x24e>
			}
			sfn[i++] = c;
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800267a:	2304      	movs	r3, #4
 800267c:	e000      	b.n	8002680 <follow_path+0x174>
 800267e:	2300      	movs	r3, #0

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8002680:	2a00      	cmp	r2, #0
 8002682:	d06a      	beq.n	800275a <follow_path+0x24e>
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first char collides with DDE, replace it with 0x05 */
 8002684:	7832      	ldrb	r2, [r6, #0]
 8002686:	2ae5      	cmp	r2, #229	; 0xe5
 8002688:	d101      	bne.n	800268e <follow_path+0x182>
 800268a:	2205      	movs	r2, #5
 800268c:	7032      	strb	r2, [r6, #0]

	if (ni == 8) b <<= 2;
 800268e:	2908      	cmp	r1, #8
 8002690:	d101      	bne.n	8002696 <follow_path+0x18a>
 8002692:	00a9      	lsls	r1, r5, #2
 8002694:	b2cd      	uxtb	r5, r1
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8002696:	f005 0203 	and.w	r2, r5, #3
 800269a:	2a01      	cmp	r2, #1
 800269c:	bf08      	it	eq
 800269e:	f043 0310 	orreq.w	r3, r3, #16
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 80026a2:	f005 050c 	and.w	r5, r5, #12
 80026a6:	2d04      	cmp	r5, #4
 80026a8:	bf08      	it	eq
 80026aa:	f043 0308 	orreq.w	r3, r3, #8
				}
			}
			sfn[i++] = c;
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80026ae:	183f      	adds	r7, r7, r0
 80026b0:	e767      	b.n	8002582 <follow_path+0x76>
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* Single byte code */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
				return FR_INVALID_NAME;
			if (IsUpper(c)) {			/* ASCII large capital? */
 80026b2:	f1a3 0841 	sub.w	r8, r3, #65	; 0x41
 80026b6:	f1b8 0f19 	cmp.w	r8, #25
 80026ba:	d802      	bhi.n	80026c2 <follow_path+0x1b6>
				b |= 2;
 80026bc:	f045 0502 	orr.w	r5, r5, #2
 80026c0:	e008      	b.n	80026d4 <follow_path+0x1c8>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 80026c2:	f1a3 0e61 	sub.w	lr, r3, #97	; 0x61
 80026c6:	f1be 0f19 	cmp.w	lr, #25
 80026ca:	d803      	bhi.n	80026d4 <follow_path+0x1c8>
					b |= 1; c -= 0x20;
 80026cc:	f045 0501 	orr.w	r5, r5, #1
 80026d0:	3b20      	subs	r3, #32
 80026d2:	b2db      	uxtb	r3, r3
				}
			}
			sfn[i++] = c;
 80026d4:	54b3      	strb	r3, [r6, r2]
 80026d6:	3201      	adds	r2, #1
 80026d8:	e7c1      	b.n	800265e <follow_path+0x152>
#endif
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
		if (c == '.' || i >= ni) {
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 80026da:	2908      	cmp	r1, #8
 80026dc:	d13d      	bne.n	800275a <follow_path+0x24e>
			i = 8; ni = 11;
			b <<= 2; continue;
 80026de:	00ad      	lsls	r5, r5, #2
 80026e0:	b2ed      	uxtb	r5, r5
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
		if (c == '.' || i >= ni) {
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
			i = 8; ni = 11;
 80026e2:	460a      	mov	r2, r1
 80026e4:	210b      	movs	r1, #11
 80026e6:	e7ba      	b.n	800265e <follow_path+0x152>
	ord = sum = 0xFF;
#endif
	do {
		res = move_window(dj->fs, dj->sect);
		if (res != FR_OK) break;
		dir = dj->dir;					/* Ptr to the directory entry of current index */
 80026e8:	6962      	ldr	r2, [r4, #20]
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80026ea:	7811      	ldrb	r1, [r2, #0]
 80026ec:	b199      	cbz	r1, 8002716 <follow_path+0x20a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
 80026ee:	7ad3      	ldrb	r3, [r2, #11]
 80026f0:	f003 0108 	and.w	r1, r3, #8
 80026f4:	b2cb      	uxtb	r3, r1
 80026f6:	b94b      	cbnz	r3, 800270c <follow_path+0x200>
 80026f8:	69a6      	ldr	r6, [r4, #24]
 80026fa:	4603      	mov	r3, r0
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 80026fc:	5cd5      	ldrb	r5, [r2, r3]
 80026fe:	5cf1      	ldrb	r1, [r6, r3]
 8002700:	3301      	adds	r3, #1
 8002702:	428d      	cmp	r5, r1
 8002704:	d102      	bne.n	800270c <follow_path+0x200>
 8002706:	2b0b      	cmp	r3, #11
 8002708:	d1f8      	bne.n	80026fc <follow_path+0x1f0>
 800270a:	e747      	b.n	800259c <follow_path+0x90>
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
			break;
#endif
		res = dir_next(dj, 0);		/* Next entry */
 800270c:	4620      	mov	r0, r4
 800270e:	2100      	movs	r1, #0
 8002710:	f7ff fe81 	bl	8002416 <dir_next>
 8002714:	e73a      	b.n	800258c <follow_path+0x80>
	do {
		res = move_window(dj->fs, dj->sect);
		if (res != FR_OK) break;
		dir = dj->dir;					/* Ptr to the directory entry of current index */
		c = dir[DIR_Name];
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002716:	2004      	movs	r0, #4
 8002718:	e740      	b.n	800259c <follow_path+0x90>
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
				}
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 800271a:	f003 0004 	and.w	r0, r3, #4
 800271e:	b2c2      	uxtb	r2, r0
 8002720:	b142      	cbz	r2, 8002734 <follow_path+0x228>
			if (res != FR_OK) {				/* Failed to find the object */
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
				/* Object not found */
				if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exit */
					dj->sclust = 0; dj->dir = 0;	/* It is the root dir */
					res = FR_OK;
 8002722:	2000      	movs	r0, #0
 8002724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if (!(ns & NS_LAST)) continue;
				} else {							/* Could not find the object */
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 8002728:	2800      	cmp	r0, #0
 800272a:	bf14      	ite	ne
 800272c:	2004      	movne	r0, #4
 800272e:	2005      	moveq	r0, #5
 8002730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				}
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
 8002734:	6963      	ldr	r3, [r4, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
 8002736:	7ad9      	ldrb	r1, [r3, #11]
 8002738:	f001 0010 	and.w	r0, r1, #16
 800273c:	b2c2      	uxtb	r2, r0
 800273e:	b14a      	cbz	r2, 8002754 <follow_path+0x248>
	BYTE *dir	/* Pointer to the directory entry */
)
{
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 8002740:	8b5e      	ldrh	r6, [r3, #26]
		if (cc != EOF) cc = chc;
	}

	va_end(arp);
	return (cc == EOF) ? cc : res;
}
 8002742:	6821      	ldr	r1, [r4, #0]
)
{
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
	if (fs->fs_type == FS_FAT32)
 8002744:	7808      	ldrb	r0, [r1, #0]
 8002746:	2803      	cmp	r0, #3
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8002748:	bf04      	itt	eq
 800274a:	8a9b      	ldrheq	r3, [r3, #20]
 800274c:	ea46 4603 	orreq.w	r6, r6, r3, lsl #16
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
				res = FR_NO_PATH; break;
			}
			dj->sclust = ld_clust(dj->fs, dir);
 8002750:	60a6      	str	r6, [r4, #8]
 8002752:	e739      	b.n	80025c8 <follow_path+0xbc>
				break;
			}
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
				res = FR_NO_PATH; break;
 8002754:	2005      	movs	r0, #5
 8002756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
#endif
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
		if (c == '.' || i >= ni) {
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800275a:	2006      	movs	r0, #6
			dj->sclust = ld_clust(dj->fs, dir);
		}
	}

	return res;
}
 800275c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002760:	0800942d 	.word	0x0800942d

08002764 <dir_alloc.part.7.constprop.11>:
/* Directory handling - Reserve directory entry                          */
/*-----------------------------------------------------------------------*/

#if !_FS_READONLY
static
FRESULT dir_alloc (
 8002764:	b510      	push	{r4, lr}
 8002766:	4604      	mov	r4, r0

	res = dir_sdi(dj, 0);
	if (res == FR_OK) {
		n = 0;
		do {
			res = move_window(dj->fs, dj->sect);
 8002768:	6820      	ldr	r0, [r4, #0]
 800276a:	6921      	ldr	r1, [r4, #16]
 800276c:	f7ff fbb8 	bl	8001ee0 <move_window>
			if (res != FR_OK) break;
 8002770:	b950      	cbnz	r0, 8002788 <dir_alloc.part.7.constprop.11+0x24>
			if (dj->dir[0] == DDE || dj->dir[0] == 0) {	/* Is it a blank entry? */
 8002772:	6963      	ldr	r3, [r4, #20]
 8002774:	7819      	ldrb	r1, [r3, #0]
 8002776:	29e5      	cmp	r1, #229	; 0xe5
 8002778:	d006      	beq.n	8002788 <dir_alloc.part.7.constprop.11+0x24>
 800277a:	b129      	cbz	r1, 8002788 <dir_alloc.part.7.constprop.11+0x24>
				if (++n == nent) break;	/* A block of contiguous entry is found */
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
			}
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
 800277c:	4620      	mov	r0, r4
 800277e:	2101      	movs	r1, #1
 8002780:	f7ff fe49 	bl	8002416 <dir_next>
		} while (res == FR_OK);
 8002784:	2800      	cmp	r0, #0
 8002786:	d0ef      	beq.n	8002768 <dir_alloc.part.7.constprop.11+0x4>
	}
	return res;
}
 8002788:	bd10      	pop	{r4, pc}

0800278a <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR *dj				/* Target directory with object name to be created */
)
{
 800278a:	b538      	push	{r3, r4, r5, lr}
 800278c:	4604      	mov	r4, r0
{
	FRESULT res;
	UINT n;


	res = dir_sdi(dj, 0);
 800278e:	2100      	movs	r1, #0
 8002790:	f7ff fd4c 	bl	800222c <dir_sdi>
	if (res == FR_OK) {
 8002794:	4605      	mov	r5, r0
 8002796:	b9b8      	cbnz	r0, 80027c8 <dir_register+0x3e>
 8002798:	4620      	mov	r0, r4
 800279a:	f7ff ffe3 	bl	8002764 <dir_alloc.part.7.constprop.11>
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dj, 1);		/* Allocate an entry for SFN */
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800279e:	4605      	mov	r5, r0
 80027a0:	b990      	cbnz	r0, 80027c8 <dir_register+0x3e>
		res = move_window(dj->fs, dj->sect);
 80027a2:	6820      	ldr	r0, [r4, #0]
 80027a4:	6921      	ldr	r1, [r4, #16]
 80027a6:	f7ff fb9b 	bl	8001ee0 <move_window>
		if (res == FR_OK) {
 80027aa:	4605      	mov	r5, r0
 80027ac:	b960      	cbnz	r0, 80027c8 <dir_register+0x3e>
			mem_set(dj->dir, 0, SZ_DIR);	/* Clean the entry */
 80027ae:	6960      	ldr	r0, [r4, #20]
 80027b0:	4629      	mov	r1, r5
 80027b2:	2220      	movs	r2, #32
 80027b4:	f7ff fb07 	bl	8001dc6 <mem_set>
			mem_cpy(dj->dir, dj->fn, 11);	/* Put SFN */
 80027b8:	6960      	ldr	r0, [r4, #20]
 80027ba:	69a1      	ldr	r1, [r4, #24]
 80027bc:	220b      	movs	r2, #11
 80027be:	f7ff faeb 	bl	8001d98 <mem_cpy>
#if _USE_LFN
			dj->dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dj->fs->wflag = 1;
 80027c2:	6823      	ldr	r3, [r4, #0]
 80027c4:	2201      	movs	r2, #1
 80027c6:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
}
 80027c8:	4628      	mov	r0, r5
 80027ca:	bd38      	pop	{r3, r4, r5, pc}

080027cc <remove_chain>:
static
FRESULT remove_chain (
	FATFS *fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 80027cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027ce:	4604      	mov	r4, r0
 80027d0:	460f      	mov	r7, r1
	DWORD nxt;
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 80027d2:	2901      	cmp	r1, #1
 80027d4:	d939      	bls.n	800284a <remove_chain+0x7e>
 80027d6:	69c3      	ldr	r3, [r0, #28]
 80027d8:	4299      	cmp	r1, r3
 80027da:	d236      	bcs.n	800284a <remove_chain+0x7e>
 80027dc:	460d      	mov	r5, r1
		res = FR_INT_ERR;

	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80027de:	69e0      	ldr	r0, [r4, #28]
 80027e0:	4285      	cmp	r5, r0
 80027e2:	d205      	bcs.n	80027f0 <remove_chain+0x24>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 80027e4:	4620      	mov	r0, r4
 80027e6:	4629      	mov	r1, r5
 80027e8:	f7ff fcd0 	bl	800218c <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 80027ec:	4606      	mov	r6, r0
 80027ee:	b908      	cbnz	r0, 80027f4 <remove_chain+0x28>
			if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
				ecl = nxt;
			} else {				/* End of contiguous clusters */ 
				rt[0] = clust2sect(fs, scl);					/* Start sector */
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_ERASE_SECTOR, rt);		/* Erase the block */
 80027f0:	2000      	movs	r0, #0
 80027f2:	e02b      	b.n	800284c <remove_chain+0x80>
	} else {
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80027f4:	2801      	cmp	r0, #1
 80027f6:	d028      	beq.n	800284a <remove_chain+0x7e>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80027f8:	3001      	adds	r0, #1
 80027fa:	d024      	beq.n	8002846 <remove_chain+0x7a>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80027fc:	4620      	mov	r0, r4
 80027fe:	4629      	mov	r1, r5
 8002800:	2200      	movs	r2, #0
 8002802:	f7ff fd55 	bl	80022b0 <put_fat>
			if (res != FR_OK) break;
 8002806:	bb08      	cbnz	r0, 800284c <remove_chain+0x80>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 8002808:	6922      	ldr	r2, [r4, #16]
 800280a:	1c51      	adds	r1, r2, #1
 800280c:	d003      	beq.n	8002816 <remove_chain+0x4a>
				fs->free_clust++;
 800280e:	1c51      	adds	r1, r2, #1
 8002810:	6121      	str	r1, [r4, #16]
				fs->fsi_flag = 1;
 8002812:	2301      	movs	r3, #1
 8002814:	7163      	strb	r3, [r4, #5]
			}
#if _USE_ERASE
			if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 8002816:	1c68      	adds	r0, r5, #1
 8002818:	42b0      	cmp	r0, r6
 800281a:	d012      	beq.n	8002842 <remove_chain+0x76>
				ecl = nxt;
			} else {				/* End of contiguous clusters */ 
				rt[0] = clust2sect(fs, scl);					/* Start sector */
 800281c:	4620      	mov	r0, r4
 800281e:	4639      	mov	r1, r7
 8002820:	f7ff fca8 	bl	8002174 <clust2sect>
 8002824:	9000      	str	r0, [sp, #0]
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
 8002826:	4620      	mov	r0, r4
 8002828:	4629      	mov	r1, r5
 800282a:	f7ff fca3 	bl	8002174 <clust2sect>
 800282e:	78a5      	ldrb	r5, [r4, #2]
 8002830:	1e6f      	subs	r7, r5, #1
 8002832:	183a      	adds	r2, r7, r0
 8002834:	9201      	str	r2, [sp, #4]
				disk_ioctl(fs->drv, CTRL_ERASE_SECTOR, rt);		/* Erase the block */
 8002836:	7860      	ldrb	r0, [r4, #1]
 8002838:	2104      	movs	r1, #4
 800283a:	466a      	mov	r2, sp
 800283c:	f002 f8b6 	bl	80049ac <disk_ioctl>
 8002840:	4637      	mov	r7, r6
 8002842:	4635      	mov	r5, r6
 8002844:	e7cb      	b.n	80027de <remove_chain+0x12>
		res = FR_OK;
		while (clst < fs->n_fatent) {			/* Not a last link? */
			nxt = get_fat(fs, clst);			/* Get cluster status */
			if (nxt == 0) break;				/* Empty cluster? */
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8002846:	2001      	movs	r0, #1
 8002848:	e000      	b.n	800284c <remove_chain+0x80>
#if _USE_ERASE
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
		res = FR_INT_ERR;
 800284a:	2002      	movs	r0, #2
			clst = nxt;	/* Next cluster */
		}
	}

	return res;
}
 800284c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

08002850 <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
 8002850:	b948      	cbnz	r0, 8002866 <f_mount+0x16>
		return FR_INVALID_DRIVE;
	rfs = FatFs[vol];			/* Get current fs object */
 8002852:	4a06      	ldr	r2, [pc, #24]	; (800286c <f_mount+0x1c>)
 8002854:	6813      	ldr	r3, [r2, #0]

	if (rfs) {
 8002856:	b103      	cbz	r3, 800285a <f_mount+0xa>
		clear_lock(rfs);
#endif
#if _FS_REENTRANT				/* Discard sync object of the current volume */
		if (!ff_del_syncobj(rfs->sobj)) return FR_INT_ERR;
#endif
		rfs->fs_type = 0;		/* Clear old fs object */
 8002858:	7018      	strb	r0, [r3, #0]
	}

	if (fs) {
 800285a:	b109      	cbz	r1, 8002860 <f_mount+0x10>
		fs->fs_type = 0;		/* Clear new fs object */
 800285c:	2000      	movs	r0, #0
 800285e:	7008      	strb	r0, [r1, #0]
#if _FS_REENTRANT				/* Create sync object for the new volume */
		if (!ff_cre_syncobj(vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */
 8002860:	6011      	str	r1, [r2, #0]

	return FR_OK;
 8002862:	2000      	movs	r0, #0
 8002864:	4770      	bx	lr
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
		return FR_INVALID_DRIVE;
 8002866:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	20001224 	.word	0x20001224

08002870 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8002870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002874:	b08d      	sub	sp, #52	; 0x34
 8002876:	9101      	str	r1, [sp, #4]
 8002878:	4617      	mov	r7, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 800287a:	4605      	mov	r5, r0
 800287c:	2800      	cmp	r0, #0
 800287e:	f000 8082 	beq.w	8002986 <f_open+0x116>
	fp->fs = 0;			/* Clear file object */
 8002882:	2300      	movs	r3, #0
 8002884:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 8002886:	a801      	add	r0, sp, #4
 8002888:	a905      	add	r1, sp, #20
 800288a:	f002 021e 	and.w	r2, r2, #30
 800288e:	f7ff fb65 	bl	8001f5c <chk_mounted>
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	if (res == FR_OK) {
 8002892:	4680      	mov	r8, r0
 8002894:	2800      	cmp	r0, #0
 8002896:	d17f      	bne.n	8002998 <f_open+0x128>
		INIT_BUF(dj);
 8002898:	a802      	add	r0, sp, #8
 800289a:	900b      	str	r0, [sp, #44]	; 0x2c
		res = follow_path(&dj, path);	/* Follow the file path */
 800289c:	a805      	add	r0, sp, #20
 800289e:	9901      	ldr	r1, [sp, #4]
 80028a0:	f7ff fe34 	bl	800250c <follow_path>
		dir = dj.dir;
 80028a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80028a6:	b918      	cbnz	r0, 80028b0 <f_open+0x40>
			if (!dir)	/* Current dir itself */
				res = FR_INVALID_NAME;
 80028a8:	2c00      	cmp	r4, #0
 80028aa:	bf0c      	ite	eq
 80028ac:	2006      	moveq	r0, #6
 80028ae:	2000      	movne	r0, #0

	if (!fp) return FR_INVALID_OBJECT;
	fp->fs = 0;			/* Clear file object */

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 80028b0:	f007 061f 	and.w	r6, r7, #31
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80028b4:	f017 0f1c 	tst.w	r7, #28
 80028b8:	d03b      	beq.n	8002932 <f_open+0xc2>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 80028ba:	b148      	cbz	r0, 80028d0 <f_open+0x60>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 80028bc:	2804      	cmp	r0, #4
 80028be:	d102      	bne.n	80028c6 <f_open+0x56>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 80028c0:	a805      	add	r0, sp, #20
 80028c2:	f7ff ff62 	bl	800278a <dir_register>
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80028c6:	f046 0608 	orr.w	r6, r6, #8
				dir = dj.dir;					/* New entry */
 80028ca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80028cc:	b148      	cbz	r0, 80028e2 <f_open+0x72>
 80028ce:	e062      	b.n	8002996 <f_open+0x126>
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
				dir = dj.dir;					/* New entry */
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80028d0:	7ae0      	ldrb	r0, [r4, #11]
 80028d2:	f010 0f11 	tst.w	r0, #17
 80028d6:	d15d      	bne.n	8002994 <f_open+0x124>
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80028d8:	f007 0104 	and.w	r1, r7, #4
 80028dc:	b2cf      	uxtb	r7, r1
 80028de:	2f00      	cmp	r7, #0
 80028e0:	d154      	bne.n	800298c <f_open+0x11c>
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80028e2:	f006 0208 	and.w	r2, r6, #8
 80028e6:	b2d3      	uxtb	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d02f      	beq.n	800294c <f_open+0xdc>
				dw = get_fattime();					/* Created time */
 80028ec:	f7fe f9d6 	bl	8000c9c <get_fattime>
				ST_DWORD(dir+DIR_CrtTime, dw);
 80028f0:	f8c4 000e 	str.w	r0, [r4, #14]
				dir[DIR_Attr] = 0;					/* Reset attribute */
 80028f4:	2100      	movs	r1, #0
 80028f6:	72e1      	strb	r1, [r4, #11]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
 80028f8:	61e1      	str	r1, [r4, #28]
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 80028fa:	9805      	ldr	r0, [sp, #20]
	BYTE *dir	/* Pointer to the directory entry */
)
{
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 80028fc:	8b67      	ldrh	r7, [r4, #26]
	if (fs->fs_type == FS_FAT32)
 80028fe:	7802      	ldrb	r2, [r0, #0]
 8002900:	2a03      	cmp	r2, #3
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8002902:	bf04      	itt	eq
 8002904:	8aa2      	ldrheq	r2, [r4, #20]
 8002906:	ea47 4702 	orreq.w	r7, r7, r2, lsl #16
void st_clust (
	BYTE *dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
	ST_WORD(dir+DIR_FstClusLO, cl);
 800290a:	8361      	strh	r1, [r4, #26]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 800290c:	82a1      	strh	r1, [r4, #20]
				ST_DWORD(dir+DIR_CrtTime, dw);
				dir[DIR_Attr] = 0;					/* Reset attribute */
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
				st_clust(dir, 0);					/* cluster = 0 */
				dj.fs->wflag = 1;
 800290e:	2301      	movs	r3, #1
 8002910:	7103      	strb	r3, [r0, #4]
				if (cl) {							/* Remove the cluster chain if exist */
 8002912:	b1df      	cbz	r7, 800294c <f_open+0xdc>
					dw = dj.fs->winsect;
 8002914:	f8d0 9034 	ldr.w	r9, [r0, #52]	; 0x34
					res = remove_chain(dj.fs, cl);
 8002918:	4639      	mov	r1, r7
 800291a:	f7ff ff57 	bl	80027cc <remove_chain>
					if (res == FR_OK) {
 800291e:	2800      	cmp	r0, #0
 8002920:	d139      	bne.n	8002996 <f_open+0x126>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8002922:	9805      	ldr	r0, [sp, #20]
 8002924:	3f01      	subs	r7, #1
 8002926:	60c7      	str	r7, [r0, #12]
						res = move_window(dj.fs, dw);
 8002928:	4649      	mov	r1, r9
 800292a:	f7ff fad9 	bl	8001ee0 <move_window>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 800292e:	b168      	cbz	r0, 800294c <f_open+0xdc>
 8002930:	e031      	b.n	8002996 <f_open+0x126>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {						/* Follow succeeded */
 8002932:	2800      	cmp	r0, #0
 8002934:	d12f      	bne.n	8002996 <f_open+0x126>
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
 8002936:	7ae1      	ldrb	r1, [r4, #11]
 8002938:	f001 0210 	and.w	r2, r1, #16
 800293c:	b2d3      	uxtb	r3, r2
 800293e:	bb3b      	cbnz	r3, 8002990 <f_open+0x120>
					res = FR_NO_FILE;
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8002940:	f007 0702 	and.w	r7, r7, #2
 8002944:	b2ff      	uxtb	r7, r7
 8002946:	b10f      	cbz	r7, 800294c <f_open+0xdc>
 8002948:	07cb      	lsls	r3, r1, #31
 800294a:	d423      	bmi.n	8002994 <f_open+0x124>
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
			if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
 800294c:	f006 0008 	and.w	r0, r6, #8
 8002950:	b2c1      	uxtb	r1, r0
 8002952:	b109      	cbz	r1, 8002958 <f_open+0xe8>
				mode |= FA__WRITTEN;
 8002954:	f046 0620 	orr.w	r6, r6, #32
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 8002958:	9b05      	ldr	r3, [sp, #20]
 800295a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800295c:	61ea      	str	r2, [r5, #28]
			fp->dir_ptr = dir;
 800295e:	622c      	str	r4, [r5, #32]
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
			fp->flag = mode;					/* File access mode */
 8002960:	71ae      	strb	r6, [r5, #6]
	BYTE *dir	/* Pointer to the directory entry */
)
{
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 8002962:	8b60      	ldrh	r0, [r4, #26]
	if (fs->fs_type == FS_FAT32)
 8002964:	7819      	ldrb	r1, [r3, #0]
 8002966:	2903      	cmp	r1, #3
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8002968:	bf04      	itt	eq
 800296a:	8aa1      	ldrheq	r1, [r4, #20]
 800296c:	ea40 4001 	orreq.w	r0, r0, r1, lsl #16
#endif
		FREE_BUF();

		if (res == FR_OK) {
			fp->flag = mode;					/* File access mode */
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002970:	6128      	str	r0, [r5, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 8002972:	69e2      	ldr	r2, [r4, #28]
 8002974:	60ea      	str	r2, [r5, #12]
			fp->fptr = 0;						/* File pointer */
 8002976:	2000      	movs	r0, #0
 8002978:	60a8      	str	r0, [r5, #8]
			fp->dsect = 0;
 800297a:	61a8      	str	r0, [r5, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 800297c:	6268      	str	r0, [r5, #36]	; 0x24
#endif
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 800297e:	602b      	str	r3, [r5, #0]
 8002980:	88db      	ldrh	r3, [r3, #6]
 8002982:	80ab      	strh	r3, [r5, #4]
 8002984:	e008      	b.n	8002998 <f_open+0x128>
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 8002986:	f04f 0809 	mov.w	r8, #9
 800298a:	e005      	b.n	8002998 <f_open+0x128>
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
 800298c:	2008      	movs	r0, #8
 800298e:	e002      	b.n	8002996 <f_open+0x126>
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {						/* Follow succeeded */
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
					res = FR_NO_FILE;
 8002990:	2004      	movs	r0, #4
 8002992:	e000      	b.n	8002996 <f_open+0x126>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
 8002994:	2007      	movs	r0, #7
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 8002996:	4680      	mov	r8, r0
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
		}
	}

	LEAVE_FF(dj.fs, res);
}
 8002998:	4640      	mov	r0, r8
 800299a:	b00d      	add	sp, #52	; 0x34
 800299c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080029a0 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
 80029a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029a4:	4604      	mov	r4, r0
 80029a6:	4688      	mov	r8, r1
 80029a8:	4617      	mov	r7, r2
 80029aa:	4699      	mov	r9, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 80029ac:	2300      	movs	r3, #0
 80029ae:	f8c9 3000 	str.w	r3, [r9]

	res = validate(fp);						/* Check validity */
 80029b2:	f7ff fa20 	bl	8001df6 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 80029b6:	4605      	mov	r5, r0
 80029b8:	2800      	cmp	r0, #0
 80029ba:	f040 80b5 	bne.w	8002b28 <f_write+0x188>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
 80029be:	79a0      	ldrb	r0, [r4, #6]
 80029c0:	0602      	lsls	r2, r0, #24
 80029c2:	f100 80ae 	bmi.w	8002b22 <f_write+0x182>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 80029c6:	f000 0102 	and.w	r1, r0, #2
 80029ca:	b2ca      	uxtb	r2, r1
 80029cc:	2a00      	cmp	r2, #0
 80029ce:	f000 80aa 	beq.w	8002b26 <f_write+0x186>
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
 80029d2:	68e3      	ldr	r3, [r4, #12]
 80029d4:	42df      	cmn	r7, r3
 80029d6:	bf28      	it	cs
 80029d8:	2700      	movcs	r7, #0

	for ( ;  btw;							/* Repeat until all data written */
 80029da:	b1ff      	cbz	r7, 8002a1c <f_write+0x7c>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 80029dc:	68a1      	ldr	r1, [r4, #8]
 80029de:	05cb      	lsls	r3, r1, #23
 80029e0:	d16f      	bne.n	8002ac2 <f_write+0x122>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 80029e2:	6820      	ldr	r0, [r4, #0]
 80029e4:	f890 a002 	ldrb.w	sl, [r0, #2]
 80029e8:	f10a 32ff 	add.w	r2, sl, #4294967295
 80029ec:	ea02 2351 	and.w	r3, r2, r1, lsr #9
			if (!csect) {					/* On the cluster boundary? */
 80029f0:	f013 0aff 	ands.w	sl, r3, #255	; 0xff
 80029f4:	d11d      	bne.n	8002a32 <f_write+0x92>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80029f6:	b931      	cbnz	r1, 8002a06 <f_write+0x66>
					clst = fp->sclust;		/* Follow from the origin */
 80029f8:	6921      	ldr	r1, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
 80029fa:	b9a9      	cbnz	r1, 8002a28 <f_write+0x88>
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 80029fc:	f7ff fcbe 	bl	800237c <create_chain>
 8002a00:	4601      	mov	r1, r0
 8002a02:	6120      	str	r0, [r4, #16]
 8002a04:	e009      	b.n	8002a1a <f_write+0x7a>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8002a06:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002a08:	b11a      	cbz	r2, 8002a12 <f_write+0x72>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	f7ff f9e2 	bl	8001dd4 <clmt_clust>
 8002a10:	e002      	b.n	8002a18 <f_write+0x78>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8002a12:	6961      	ldr	r1, [r4, #20]
 8002a14:	f7ff fcb2 	bl	800237c <create_chain>
 8002a18:	4601      	mov	r1, r0
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8002a1a:	b929      	cbnz	r1, 8002a28 <f_write+0x88>
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8002a1c:	68a0      	ldr	r0, [r4, #8]
 8002a1e:	68e1      	ldr	r1, [r4, #12]
 8002a20:	4288      	cmp	r0, r1
 8002a22:	d979      	bls.n	8002b18 <f_write+0x178>
 8002a24:	60e0      	str	r0, [r4, #12]
 8002a26:	e077      	b.n	8002b18 <f_write+0x178>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8002a28:	2901      	cmp	r1, #1
 8002a2a:	d013      	beq.n	8002a54 <f_write+0xb4>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002a2c:	1c4b      	adds	r3, r1, #1
 8002a2e:	d055      	beq.n	8002adc <f_write+0x13c>
				fp->clust = clst;			/* Update current cluster */
 8002a30:	6161      	str	r1, [r4, #20]
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
 8002a32:	6820      	ldr	r0, [r4, #0]
 8002a34:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002a36:	69a3      	ldr	r3, [r4, #24]
 8002a38:	4299      	cmp	r1, r3
 8002a3a:	d103      	bne.n	8002a44 <f_write+0xa4>
 8002a3c:	f7ff f9f0 	bl	8001e20 <sync_window>
 8002a40:	2800      	cmp	r0, #0
 8002a42:	d14b      	bne.n	8002adc <f_write+0x13c>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8002a44:	6822      	ldr	r2, [r4, #0]
 8002a46:	4610      	mov	r0, r2
 8002a48:	6961      	ldr	r1, [r4, #20]
 8002a4a:	9201      	str	r2, [sp, #4]
 8002a4c:	f7ff fb92 	bl	8002174 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8002a50:	9b01      	ldr	r3, [sp, #4]
 8002a52:	b920      	cbnz	r0, 8002a5e <f_write+0xbe>
 8002a54:	79a3      	ldrb	r3, [r4, #6]
 8002a56:	f063 027f 	orn	r2, r3, #127	; 0x7f
 8002a5a:	71a2      	strb	r2, [r4, #6]
 8002a5c:	e061      	b.n	8002b22 <f_write+0x182>
			sect += csect;
 8002a5e:	eb00 0b0a 	add.w	fp, r0, sl
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
			if (cc) {						/* Write maximum contiguous sectors directly */
 8002a62:	0a7e      	lsrs	r6, r7, #9
 8002a64:	d020      	beq.n	8002aa8 <f_write+0x108>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8002a66:	7898      	ldrb	r0, [r3, #2]
 8002a68:	eb06 010a 	add.w	r1, r6, sl
 8002a6c:	4281      	cmp	r1, r0
					cc = fp->fs->csize - csect;
 8002a6e:	bf88      	it	hi
 8002a70:	ebca 0600 	rsbhi	r6, sl, r0
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
 8002a74:	7858      	ldrb	r0, [r3, #1]
 8002a76:	4641      	mov	r1, r8
 8002a78:	465a      	mov	r2, fp
 8002a7a:	b2f3      	uxtb	r3, r6
 8002a7c:	f001 ff81 	bl	8004982 <disk_write>
 8002a80:	4682      	mov	sl, r0
 8002a82:	bb58      	cbnz	r0, 8002adc <f_write+0x13c>
					ABORT(fp->fs, FR_DISK_ERR);
#if _FS_TINY
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
 8002a84:	6820      	ldr	r0, [r4, #0]
 8002a86:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002a88:	ebcb 0203 	rsb	r2, fp, r3
 8002a8c:	42b2      	cmp	r2, r6
 8002a8e:	d209      	bcs.n	8002aa4 <f_write+0x104>
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
 8002a90:	3038      	adds	r0, #56	; 0x38
 8002a92:	eb08 2142 	add.w	r1, r8, r2, lsl #9
 8002a96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a9a:	f7ff f97d 	bl	8001d98 <mem_cpy>
					fp->fs->wflag = 0;
 8002a9e:	6820      	ldr	r0, [r4, #0]
 8002aa0:	f880 a004 	strb.w	sl, [r0, #4]
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->flag &= ~FA__DIRTY;
				}
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8002aa4:	0276      	lsls	r6, r6, #9
				continue;
 8002aa6:	e02c      	b.n	8002b02 <f_write+0x162>
			}
#if _FS_TINY
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
 8002aa8:	68a0      	ldr	r0, [r4, #8]
 8002aaa:	68e1      	ldr	r1, [r4, #12]
 8002aac:	4288      	cmp	r0, r1
 8002aae:	d306      	bcc.n	8002abe <f_write+0x11e>
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff f9b5 	bl	8001e20 <sync_window>
 8002ab6:	b988      	cbnz	r0, 8002adc <f_write+0x13c>
				fp->fs->winsect = sect;
 8002ab8:	6826      	ldr	r6, [r4, #0]
 8002aba:	f8c6 b034 	str.w	fp, [r6, #52]	; 0x34
				if (fp->fptr < fp->fsize &&
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
						ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 8002abe:	f8c4 b018 	str.w	fp, [r4, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8002ac2:	68a2      	ldr	r2, [r4, #8]
 8002ac4:	05d3      	lsls	r3, r2, #23
 8002ac6:	0dd8      	lsrs	r0, r3, #23
 8002ac8:	f5c0 7600 	rsb	r6, r0, #512	; 0x200
 8002acc:	42b7      	cmp	r7, r6
 8002ace:	bf38      	it	cc
 8002ad0:	463e      	movcc	r6, r7
		if (wcnt > btw) wcnt = btw;
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
 8002ad2:	6820      	ldr	r0, [r4, #0]
 8002ad4:	69a1      	ldr	r1, [r4, #24]
 8002ad6:	f7ff fa03 	bl	8001ee0 <move_window>
 8002ada:	b128      	cbz	r0, 8002ae8 <f_write+0x148>
			ABORT(fp->fs, FR_DISK_ERR);
 8002adc:	79a5      	ldrb	r5, [r4, #6]
 8002ade:	f065 017f 	orn	r1, r5, #127	; 0x7f
 8002ae2:	71a1      	strb	r1, [r4, #6]
 8002ae4:	2501      	movs	r5, #1
 8002ae6:	e01f      	b.n	8002b28 <f_write+0x188>
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8002ae8:	68a1      	ldr	r1, [r4, #8]
 8002aea:	05ca      	lsls	r2, r1, #23
 8002aec:	0dd0      	lsrs	r0, r2, #23
 8002aee:	3038      	adds	r0, #56	; 0x38
 8002af0:	6823      	ldr	r3, [r4, #0]
 8002af2:	1818      	adds	r0, r3, r0
 8002af4:	4641      	mov	r1, r8
 8002af6:	4632      	mov	r2, r6
 8002af8:	f7ff f94e 	bl	8001d98 <mem_cpy>
		fp->fs->wflag = 1;
 8002afc:	6821      	ldr	r1, [r4, #0]
 8002afe:	2201      	movs	r2, #1
 8002b00:	710a      	strb	r2, [r1, #4]
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */

	for ( ;  btw;							/* Repeat until all data written */
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8002b02:	44b0      	add	r8, r6
 8002b04:	68a1      	ldr	r1, [r4, #8]
 8002b06:	198b      	adds	r3, r1, r6
 8002b08:	60a3      	str	r3, [r4, #8]
 8002b0a:	f8d9 2000 	ldr.w	r2, [r9]
 8002b0e:	1990      	adds	r0, r2, r6
 8002b10:	f8c9 0000 	str.w	r0, [r9]
 8002b14:	1bbf      	subs	r7, r7, r6
 8002b16:	e760      	b.n	80029da <f_write+0x3a>
		fp->flag |= FA__DIRTY;
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8002b18:	79a3      	ldrb	r3, [r4, #6]
 8002b1a:	f043 0220 	orr.w	r2, r3, #32
 8002b1e:	71a2      	strb	r2, [r4, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8002b20:	e002      	b.n	8002b28 <f_write+0x188>
	*bw = 0;	/* Clear write byte counter */

	res = validate(fp);						/* Check validity */
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
	if (fp->flag & FA__ERROR)				/* Aborted file? */
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8002b22:	2502      	movs	r5, #2
 8002b24:	e000      	b.n	8002b28 <f_write+0x188>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
		LEAVE_FF(fp->fs, FR_DENIED);
 8002b26:	2507      	movs	r5, #7

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
	fp->flag |= FA__WRITTEN;						/* Set file change flag */

	LEAVE_FF(fp->fs, FR_OK);
}
 8002b28:	4628      	mov	r0, r5
 8002b2a:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002b2e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
 8002b2e:	b570      	push	{r4, r5, r6, lr}
 8002b30:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8002b32:	f7ff f960 	bl	8001df6 <validate>
	if (res == FR_OK) {
 8002b36:	2800      	cmp	r0, #0
 8002b38:	d127      	bne.n	8002b8a <f_sync+0x5c>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8002b3a:	79a3      	ldrb	r3, [r4, #6]
 8002b3c:	f003 0120 	and.w	r1, r3, #32
 8002b40:	b2ca      	uxtb	r2, r1
 8002b42:	2a00      	cmp	r2, #0
 8002b44:	d021      	beq.n	8002b8a <f_sync+0x5c>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8002b46:	6820      	ldr	r0, [r4, #0]
 8002b48:	69e1      	ldr	r1, [r4, #28]
 8002b4a:	f7ff f9c9 	bl	8001ee0 <move_window>
 8002b4e:	4606      	mov	r6, r0
			if (res == FR_OK) {
 8002b50:	b9de      	cbnz	r6, 8002b8a <f_sync+0x5c>
				dir = fp->dir_ptr;
 8002b52:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8002b54:	7ae8      	ldrb	r0, [r5, #11]
 8002b56:	f040 0320 	orr.w	r3, r0, #32
 8002b5a:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 8002b5c:	68e1      	ldr	r1, [r4, #12]
 8002b5e:	61e9      	str	r1, [r5, #28]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8002b60:	6922      	ldr	r2, [r4, #16]
void st_clust (
	BYTE *dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
	ST_WORD(dir+DIR_FstClusLO, cl);
 8002b62:	836a      	strh	r2, [r5, #26]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 8002b64:	0c10      	lsrs	r0, r2, #16
 8002b66:	82a8      	strh	r0, [r5, #20]
			if (res == FR_OK) {
				dir = fp->dir_ptr;
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
				st_clust(dir, fp->sclust);					/* Update start cluster */
				tm = get_fattime();							/* Update updated time */
 8002b68:	f7fe f898 	bl	8000c9c <get_fattime>
				ST_DWORD(dir+DIR_WrtTime, tm);
 8002b6c:	f8c5 0016 	str.w	r0, [r5, #22]
				ST_WORD(dir+DIR_LstAccDate, 0);
 8002b70:	826e      	strh	r6, [r5, #18]
				fp->flag &= ~FA__WRITTEN;
 8002b72:	79a3      	ldrb	r3, [r4, #6]
 8002b74:	f023 0120 	bic.w	r1, r3, #32
 8002b78:	71a1      	strb	r1, [r4, #6]
				fp->fs->wflag = 1;
 8002b7a:	6820      	ldr	r0, [r4, #0]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	7102      	strb	r2, [r0, #4]
				res = sync_fs(fp->fs);
 8002b80:	6820      	ldr	r0, [r4, #0]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8002b82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				tm = get_fattime();							/* Update updated time */
				ST_DWORD(dir+DIR_WrtTime, tm);
				ST_WORD(dir+DIR_LstAccDate, 0);
				fp->flag &= ~FA__WRITTEN;
				fp->fs->wflag = 1;
				res = sync_fs(fp->fs);
 8002b86:	f7ff b973 	b.w	8001e70 <sync_fs>
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8002b8a:	bd70      	pop	{r4, r5, r6, pc}

08002b8c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8002b8c:	b510      	push	{r4, lr}
 8002b8e:	4604      	mov	r4, r0
#endif
		if (res == FR_OK) fp->fs = 0;	/* Discard file object */
		LEAVE_FF(fs, res);
	}
#else
	res = f_sync(fp);		/* Flush cached data */
 8002b90:	f7ff ffcd 	bl	8002b2e <f_sync>
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
 8002b94:	b900      	cbnz	r0, 8002b98 <f_close+0xc>
 8002b96:	6020      	str	r0, [r4, #0]
	return res;
#endif
}
 8002b98:	bd10      	pop	{r4, pc}

08002b9a <f_lseek>:

FRESULT f_lseek (
	FIL *fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8002b9a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	460d      	mov	r5, r1
	FRESULT res;


	res = validate(fp);					/* Check validity of the object */
 8002ba2:	f7ff f928 	bl	8001df6 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8002ba6:	4606      	mov	r6, r0
 8002ba8:	2800      	cmp	r0, #0
 8002baa:	f040 80da 	bne.w	8002d62 <f_lseek+0x1c8>
	if (fp->flag & FA__ERROR)			/* Check abort flag */
 8002bae:	79a7      	ldrb	r7, [r4, #6]
 8002bb0:	0638      	lsls	r0, r7, #24
 8002bb2:	f100 80d3 	bmi.w	8002d5c <f_lseek+0x1c2>
		LEAVE_FF(fp->fs, FR_INT_ERR);

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8002bb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d05c      	beq.n	8002c76 <f_lseek+0xdc>
		DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;

		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8002bbc:	1c69      	adds	r1, r5, #1
 8002bbe:	d132      	bne.n	8002c26 <f_lseek+0x8c>
			tbl = fp->cltbl;
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8002bc0:	461d      	mov	r5, r3
 8002bc2:	f855 bb04 	ldr.w	fp, [r5], #4
			cl = fp->sclust;			/* Top of the chain */
 8002bc6:	f8d4 8010 	ldr.w	r8, [r4, #16]
			if (cl) {
 8002bca:	2702      	movs	r7, #2
 8002bcc:	f1b8 0f00 	cmp.w	r8, #0
 8002bd0:	d021      	beq.n	8002c16 <f_lseek+0x7c>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
					do {
						pcl = cl; ncl++;
						cl = get_fat(fp->fs, cl);
 8002bd2:	46c1      	mov	r9, r8
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
			cl = fp->sclust;			/* Top of the chain */
			if (cl) {
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8002bd4:	f04f 0a00 	mov.w	sl, #0
					do {
						pcl = cl; ncl++;
 8002bd8:	f10a 0a01 	add.w	sl, sl, #1
						cl = get_fat(fp->fs, cl);
 8002bdc:	6820      	ldr	r0, [r4, #0]
 8002bde:	4649      	mov	r1, r9
 8002be0:	f7ff fad4 	bl	800218c <get_fat>
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
 8002be4:	2801      	cmp	r0, #1
 8002be6:	f240 80a2 	bls.w	8002d2e <f_lseek+0x194>
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002bea:	1c42      	adds	r2, r0, #1
 8002bec:	f000 808b 	beq.w	8002d06 <f_lseek+0x16c>
					} while (cl == pcl + 1);
 8002bf0:	f109 0201 	add.w	r2, r9, #1
 8002bf4:	4681      	mov	r9, r0
 8002bf6:	4290      	cmp	r0, r2
 8002bf8:	d0ee      	beq.n	8002bd8 <f_lseek+0x3e>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
			cl = fp->sclust;			/* Top of the chain */
			if (cl) {
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8002bfa:	3702      	adds	r7, #2
						pcl = cl; ncl++;
						cl = get_fat(fp->fs, cl);
						if (cl <= 1) ABORT(fp->fs, FR_INT_ERR);
						if (cl == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
					} while (cl == pcl + 1);
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8002bfc:	455f      	cmp	r7, fp
 8002bfe:	d804      	bhi.n	8002c0a <f_lseek+0x70>
						*tbl++ = ncl; *tbl++ = tcl;
 8002c00:	f8c5 a000 	str.w	sl, [r5]
 8002c04:	f8c5 8004 	str.w	r8, [r5, #4]
 8002c08:	3508      	adds	r5, #8
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
 8002c0a:	6821      	ldr	r1, [r4, #0]
 8002c0c:	69cb      	ldr	r3, [r1, #28]
 8002c0e:	4298      	cmp	r0, r3
 8002c10:	d201      	bcs.n	8002c16 <f_lseek+0x7c>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
					do {
						pcl = cl; ncl++;
						cl = get_fat(fp->fs, cl);
 8002c12:	4680      	mov	r8, r0
 8002c14:	e7dd      	b.n	8002bd2 <f_lseek+0x38>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
						*tbl++ = ncl; *tbl++ = tcl;
					}
				} while (cl < fp->fs->n_fatent);	/* Repeat until end of chain */
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8002c16:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002c18:	6007      	str	r7, [r0, #0]
			if (ulen <= tlen)
 8002c1a:	455f      	cmp	r7, fp
 8002c1c:	f200 80a0 	bhi.w	8002d60 <f_lseek+0x1c6>
				*tbl = 0;		/* Terminate table */
 8002c20:	2200      	movs	r2, #0
 8002c22:	602a      	str	r2, [r5, #0]
 8002c24:	e09d      	b.n	8002d62 <f_lseek+0x1c8>
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */

		} else {						/* Fast seek */
			if (ofs > fp->fsize)		/* Clip offset at the file size */
 8002c26:	68e0      	ldr	r0, [r4, #12]
 8002c28:	4285      	cmp	r5, r0
 8002c2a:	bf28      	it	cs
 8002c2c:	4605      	movcs	r5, r0
				ofs = fp->fsize;
			fp->fptr = ofs;				/* Set file pointer */
 8002c2e:	60a5      	str	r5, [r4, #8]
			if (ofs) {
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	f000 8096 	beq.w	8002d62 <f_lseek+0x1c8>
				fp->clust = clmt_clust(fp, ofs - 1);
 8002c36:	f105 38ff 	add.w	r8, r5, #4294967295
 8002c3a:	4620      	mov	r0, r4
 8002c3c:	4641      	mov	r1, r8
 8002c3e:	f7ff f8c9 	bl	8001dd4 <clmt_clust>
 8002c42:	4601      	mov	r1, r0
 8002c44:	6160      	str	r0, [r4, #20]
				dsc = clust2sect(fp->fs, fp->clust);
 8002c46:	f8d4 9000 	ldr.w	r9, [r4]
 8002c4a:	4648      	mov	r0, r9
 8002c4c:	f7ff fa92 	bl	8002174 <clust2sect>
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
 8002c50:	b918      	cbnz	r0, 8002c5a <f_lseek+0xc0>
 8002c52:	f067 077f 	orn	r7, r7, #127	; 0x7f
 8002c56:	71a7      	strb	r7, [r4, #6]
 8002c58:	e080      	b.n	8002d5c <f_lseek+0x1c2>
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8002c5a:	f899 2002 	ldrb.w	r2, [r9, #2]
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8002c5e:	05ed      	lsls	r5, r5, #23
 8002c60:	d07f      	beq.n	8002d62 <f_lseek+0x1c8>
			fp->fptr = ofs;				/* Set file pointer */
			if (ofs) {
				fp->clust = clmt_clust(fp, ofs - 1);
				dsc = clust2sect(fp->fs, fp->clust);
				if (!dsc) ABORT(fp->fs, FR_INT_ERR);
				dsc += (ofs - 1) / SS(fp->fs) & (fp->fs->csize - 1);
 8002c62:	1e55      	subs	r5, r2, #1
 8002c64:	ea05 2858 	and.w	r8, r5, r8, lsr #9
 8002c68:	eb00 0108 	add.w	r1, r0, r8
				if (fp->fptr % SS(fp->fs) && dsc != fp->dsect) {	/* Refill sector cache if needed */
 8002c6c:	69a3      	ldr	r3, [r4, #24]
 8002c6e:	4299      	cmp	r1, r3
 8002c70:	d077      	beq.n	8002d62 <f_lseek+0x1c8>
					}
#endif
					if (disk_read(fp->fs->drv, fp->buf, dsc, 1) != RES_OK)	/* Load current sector */
						ABORT(fp->fs, FR_DISK_ERR);
#endif
					fp->dsect = dsc;
 8002c72:	61a1      	str	r1, [r4, #24]
 8002c74:	e075      	b.n	8002d62 <f_lseek+0x1c8>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8002c76:	68e0      	ldr	r0, [r4, #12]
 8002c78:	4285      	cmp	r5, r0
 8002c7a:	d905      	bls.n	8002c88 <f_lseek+0xee>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8002c7c:	f007 0702 	and.w	r7, r7, #2
 8002c80:	b2ff      	uxtb	r7, r7
 8002c82:	2f00      	cmp	r7, #0
 8002c84:	bf08      	it	eq
 8002c86:	4605      	moveq	r5, r0
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
 8002c88:	68a1      	ldr	r1, [r4, #8]
		fp->fptr = nsect = 0;
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60a2      	str	r2, [r4, #8]
		if (ofs) {
 8002c8e:	b90d      	cbnz	r5, 8002c94 <f_lseek+0xfa>
			 && !(fp->flag & FA_WRITE)
#endif
			) ofs = fp->fsize;

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
 8002c90:	2500      	movs	r5, #0
 8002c92:	e053      	b.n	8002d3c <f_lseek+0x1a2>
		if (ofs) {
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8002c94:	6820      	ldr	r0, [r4, #0]
 8002c96:	7883      	ldrb	r3, [r0, #2]
 8002c98:	025f      	lsls	r7, r3, #9
			if (ifptr > 0 &&
 8002c9a:	b169      	cbz	r1, 8002cb8 <f_lseek+0x11e>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8002c9c:	1e4b      	subs	r3, r1, #1
 8002c9e:	1e69      	subs	r1, r5, #1
 8002ca0:	fbb1 f1f7 	udiv	r1, r1, r7
 8002ca4:	fbb3 f2f7 	udiv	r2, r3, r7

		ifptr = fp->fptr;
		fp->fptr = nsect = 0;
		if (ofs) {
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
			if (ifptr > 0 &&
 8002ca8:	4291      	cmp	r1, r2
 8002caa:	d305      	bcc.n	8002cb8 <f_lseek+0x11e>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8002cac:	4278      	negs	r0, r7
 8002cae:	4003      	ands	r3, r0
 8002cb0:	60a3      	str	r3, [r4, #8]
				ofs -= fp->fptr;
 8002cb2:	1aed      	subs	r5, r5, r3
				clst = fp->clust;
 8002cb4:	6961      	ldr	r1, [r4, #20]
 8002cb6:	e00a      	b.n	8002cce <f_lseek+0x134>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8002cb8:	6921      	ldr	r1, [r4, #16]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8002cba:	b939      	cbnz	r1, 8002ccc <f_lseek+0x132>
					clst = create_chain(fp->fs, 0);
 8002cbc:	f7ff fb5e 	bl	800237c <create_chain>
 8002cc0:	4601      	mov	r1, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8002cc2:	2801      	cmp	r0, #1
 8002cc4:	d033      	beq.n	8002d2e <f_lseek+0x194>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002cc6:	1c43      	adds	r3, r0, #1
 8002cc8:	d01d      	beq.n	8002d06 <f_lseek+0x16c>
					fp->sclust = clst;
 8002cca:	6120      	str	r0, [r4, #16]
				}
#endif
				fp->clust = clst;
 8002ccc:	6161      	str	r1, [r4, #20]
			}
			if (clst != 0) {
 8002cce:	2900      	cmp	r1, #0
 8002cd0:	d0de      	beq.n	8002c90 <f_lseek+0xf6>
 8002cd2:	e00a      	b.n	8002cea <f_lseek+0x150>
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8002cd4:	2901      	cmp	r1, #1
 8002cd6:	d92a      	bls.n	8002d2e <f_lseek+0x194>
 8002cd8:	6820      	ldr	r0, [r4, #0]
 8002cda:	69c2      	ldr	r2, [r0, #28]
 8002cdc:	4291      	cmp	r1, r2
 8002cde:	d226      	bcs.n	8002d2e <f_lseek+0x194>
					fp->clust = clst;
 8002ce0:	6161      	str	r1, [r4, #20]
					fp->fptr += bcs;
 8002ce2:	68a3      	ldr	r3, [r4, #8]
 8002ce4:	19d8      	adds	r0, r3, r7
 8002ce6:	60a0      	str	r0, [r4, #8]
					ofs -= bcs;
 8002ce8:	1bed      	subs	r5, r5, r7
				}
#endif
				fp->clust = clst;
			}
			if (clst != 0) {
				while (ofs > bcs) {						/* Cluster following loop */
 8002cea:	42bd      	cmp	r5, r7
 8002cec:	d916      	bls.n	8002d1c <f_lseek+0x182>
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8002cee:	79a3      	ldrb	r3, [r4, #6]
 8002cf0:	f003 0202 	and.w	r2, r3, #2
 8002cf4:	b2d3      	uxtb	r3, r2
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8002cf6:	6820      	ldr	r0, [r4, #0]
				fp->clust = clst;
			}
			if (clst != 0) {
				while (ofs > bcs) {						/* Cluster following loop */
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8002cf8:	b15b      	cbz	r3, 8002d12 <f_lseek+0x178>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8002cfa:	f7ff fb3f 	bl	800237c <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 8002cfe:	4601      	mov	r1, r0
 8002d00:	b158      	cbz	r0, 8002d1a <f_lseek+0x180>
							ofs = bcs; break;
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002d02:	1c48      	adds	r0, r1, #1
 8002d04:	d1e6      	bne.n	8002cd4 <f_lseek+0x13a>
 8002d06:	79a6      	ldrb	r6, [r4, #6]
 8002d08:	f066 017f 	orn	r1, r6, #127	; 0x7f
 8002d0c:	71a1      	strb	r1, [r4, #6]
 8002d0e:	2601      	movs	r6, #1
 8002d10:	e027      	b.n	8002d62 <f_lseek+0x1c8>
						if (clst == 0) {				/* When disk gets full, clip file size */
							ofs = bcs; break;
						}
					} else
#endif
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8002d12:	f7ff fa3b 	bl	800218c <get_fat>
 8002d16:	4601      	mov	r1, r0
 8002d18:	e7f3      	b.n	8002d02 <f_lseek+0x168>
			if (clst != 0) {
				while (ofs > bcs) {						/* Cluster following loop */
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
						if (clst == 0) {				/* When disk gets full, clip file size */
 8002d1a:	463d      	mov	r5, r7
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
					fp->clust = clst;
					fp->fptr += bcs;
					ofs -= bcs;
				}
				fp->fptr += ofs;
 8002d1c:	68a2      	ldr	r2, [r4, #8]
 8002d1e:	1953      	adds	r3, r2, r5
 8002d20:	60a3      	str	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
 8002d22:	05ea      	lsls	r2, r5, #23
 8002d24:	d0b4      	beq.n	8002c90 <f_lseek+0xf6>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8002d26:	6820      	ldr	r0, [r4, #0]
 8002d28:	f7ff fa24 	bl	8002174 <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8002d2c:	b920      	cbnz	r0, 8002d38 <f_lseek+0x19e>
 8002d2e:	79a3      	ldrb	r3, [r4, #6]
 8002d30:	f063 007f 	orn	r0, r3, #127	; 0x7f
 8002d34:	71a0      	strb	r0, [r4, #6]
 8002d36:	e011      	b.n	8002d5c <f_lseek+0x1c2>
					nsect += ofs / SS(fp->fs);
 8002d38:	eb00 2555 	add.w	r5, r0, r5, lsr #9
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8002d3c:	68a1      	ldr	r1, [r4, #8]
 8002d3e:	05ca      	lsls	r2, r1, #23
 8002d40:	d003      	beq.n	8002d4a <f_lseek+0x1b0>
 8002d42:	69a0      	ldr	r0, [r4, #24]
 8002d44:	4285      	cmp	r5, r0
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#endif
			fp->dsect = nsect;
 8002d46:	bf18      	it	ne
 8002d48:	61a5      	strne	r5, [r4, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8002d4a:	68e2      	ldr	r2, [r4, #12]
 8002d4c:	4291      	cmp	r1, r2
 8002d4e:	d908      	bls.n	8002d62 <f_lseek+0x1c8>
			fp->fsize = fp->fptr;
 8002d50:	60e1      	str	r1, [r4, #12]
			fp->flag |= FA__WRITTEN;
 8002d52:	79a3      	ldrb	r3, [r4, #6]
 8002d54:	f043 0120 	orr.w	r1, r3, #32
 8002d58:	71a1      	strb	r1, [r4, #6]
 8002d5a:	e002      	b.n	8002d62 <f_lseek+0x1c8>


	res = validate(fp);					/* Check validity of the object */
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
	if (fp->flag & FA__ERROR)			/* Check abort flag */
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8002d5c:	2602      	movs	r6, #2
 8002d5e:	e000      	b.n	8002d62 <f_lseek+0x1c8>
			}
			*fp->cltbl = ulen;	/* Number of items used */
			if (ulen <= tlen)
				*tbl = 0;		/* Terminate table */
			else
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8002d60:	2611      	movs	r6, #17
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 8002d62:	4630      	mov	r0, r6
 8002d64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002d68 <CmdResp2Error>:
	@param  None
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
static SD_Error CmdResp2Error(void)
{
 8002d68:	b508      	push	{r3, lr}
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;
 8002d6a:	4a0c      	ldr	r2, [pc, #48]	; (8002d9c <CmdResp2Error+0x34>)

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
  {
    status = SDIO->STA;
 8002d6c:	6b53      	ldr	r3, [r2, #52]	; 0x34
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8002d6e:	f013 0f45 	tst.w	r3, #69	; 0x45
 8002d72:	d0fb      	beq.n	8002d6c <CmdResp2Error+0x4>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8002d74:	075a      	lsls	r2, r3, #29
 8002d76:	d504      	bpl.n	8002d82 <CmdResp2Error+0x1a>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002d78:	2004      	movs	r0, #4
 8002d7a:	f003 fd9d 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 8002d7e:	2003      	movs	r0, #3
 8002d80:	bd08      	pop	{r3, pc}
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8002d82:	07db      	lsls	r3, r3, #31
 8002d84:	d504      	bpl.n	8002d90 <CmdResp2Error+0x28>
  {
    errorstatus = SD_CMD_CRC_FAIL;
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8002d86:	2001      	movs	r0, #1
 8002d88:	f003 fd96 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	bd08      	pop	{r3, pc}
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002d90:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002d94:	f003 fd90 	bl	80068b8 <SDIO_ClearFlag>

  return(errorstatus);
 8002d98:	202a      	movs	r0, #42	; 0x2a
}
 8002d9a:	bd08      	pop	{r3, pc}
 8002d9c:	40018000 	.word	0x40018000

08002da0 <IsCardProgramming>:
	@param  pstatus: pointer to the variable that will contain the SD card state.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
static SD_Error IsCardProgramming(uint8_t *pstatus)
{
 8002da0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002da2:	4604      	mov	r4, r0
  SD_Error errorstatus = SD_OK;
  __IO uint32_t respR1 = 0, status = 0;
 8002da4:	2200      	movs	r2, #0
 8002da6:	9200      	str	r2, [sp, #0]
 8002da8:	9201      	str	r2, [sp, #4]

  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8002daa:	4850      	ldr	r0, [pc, #320]	; (8002eec <IsCardProgramming+0x14c>)
 8002dac:	4950      	ldr	r1, [pc, #320]	; (8002ef0 <IsCardProgramming+0x150>)
 8002dae:	680b      	ldr	r3, [r1, #0]
 8002db0:	0419      	lsls	r1, r3, #16
 8002db2:	6001      	str	r1, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 8002db4:	230d      	movs	r3, #13
 8002db6:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8002db8:	2140      	movs	r1, #64	; 0x40
 8002dba:	6081      	str	r1, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8002dbc:	60c2      	str	r2, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8002dbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dc2:	6102      	str	r2, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8002dc4:	f003 fd24 	bl	8006810 <SDIO_SendCommand>

  status = SDIO->STA;
 8002dc8:	484a      	ldr	r0, [pc, #296]	; (8002ef4 <IsCardProgramming+0x154>)
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
  {
    status = SDIO->STA;
 8002dca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002dcc:	9301      	str	r3, [sp, #4]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
  SDIO_SendCommand(&SDIO_CmdInitStructure);

  status = SDIO->STA;
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8002dce:	9901      	ldr	r1, [sp, #4]
 8002dd0:	f011 0f45 	tst.w	r1, #69	; 0x45
 8002dd4:	d0f9      	beq.n	8002dca <IsCardProgramming+0x2a>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8002dd6:	9a01      	ldr	r2, [sp, #4]
 8002dd8:	0750      	lsls	r0, r2, #29
 8002dda:	d504      	bpl.n	8002de6 <IsCardProgramming+0x46>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002ddc:	2004      	movs	r0, #4
 8002dde:	f003 fd6b 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 8002de2:	2003      	movs	r0, #3
 8002de4:	e081      	b.n	8002eea <IsCardProgramming+0x14a>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8002de6:	9d01      	ldr	r5, [sp, #4]
 8002de8:	f015 0501 	ands.w	r5, r5, #1
 8002dec:	d004      	beq.n	8002df8 <IsCardProgramming+0x58>
  {
    errorstatus = SD_CMD_CRC_FAIL;
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8002dee:	2001      	movs	r0, #1
 8002df0:	f003 fd62 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 8002df4:	2001      	movs	r0, #1
 8002df6:	e078      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  status = (uint32_t)SDIO_GetCommandResponse();
 8002df8:	f003 fd20 	bl	800683c <SDIO_GetCommandResponse>
 8002dfc:	9001      	str	r0, [sp, #4]

  /*!< Check response received is of desired command */
  if (status != SD_CMD_SEND_STATUS)
 8002dfe:	9801      	ldr	r0, [sp, #4]
 8002e00:	280d      	cmp	r0, #13
 8002e02:	d001      	beq.n	8002e08 <IsCardProgramming+0x68>
  {
    errorstatus = SD_ILLEGAL_CMD;
    return(errorstatus);
 8002e04:	2010      	movs	r0, #16
 8002e06:	e070      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002e08:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002e0c:	f003 fd54 	bl	80068b8 <SDIO_ClearFlag>


  /*!< We have received response, retrieve it for analysis  */
  respR1 = SDIO_GetResponse(SDIO_RESP1);
 8002e10:	4628      	mov	r0, r5
 8002e12:	f003 fd19 	bl	8006848 <SDIO_GetResponse>
 8002e16:	9000      	str	r0, [sp, #0]

  /*!< Find out card status */
  *pstatus = (uint8_t) ((respR1 >> 9) & 0x0000000F);
 8002e18:	9b00      	ldr	r3, [sp, #0]
 8002e1a:	f3c3 2143 	ubfx	r1, r3, #9, #4
 8002e1e:	7021      	strb	r1, [r4, #0]

  if ((respR1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8002e20:	9a00      	ldr	r2, [sp, #0]
 8002e22:	4835      	ldr	r0, [pc, #212]	; (8002ef8 <IsCardProgramming+0x158>)
 8002e24:	4010      	ands	r0, r2
 8002e26:	2800      	cmp	r0, #0
 8002e28:	d03c      	beq.n	8002ea4 <IsCardProgramming+0x104>
  {
    return(errorstatus);
  }

  if (respR1 & SD_OCR_ADDR_OUT_OF_RANGE)
 8002e2a:	9b00      	ldr	r3, [sp, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db3b      	blt.n	8002ea8 <IsCardProgramming+0x108>
  {
    return(SD_ADDR_OUT_OF_RANGE);
  }

  if (respR1 & SD_OCR_ADDR_MISALIGNED)
 8002e30:	9900      	ldr	r1, [sp, #0]
 8002e32:	0049      	lsls	r1, r1, #1
 8002e34:	d43a      	bmi.n	8002eac <IsCardProgramming+0x10c>
  {
    return(SD_ADDR_MISALIGNED);
  }

  if (respR1 & SD_OCR_BLOCK_LEN_ERR)
 8002e36:	9a00      	ldr	r2, [sp, #0]
 8002e38:	0092      	lsls	r2, r2, #2
 8002e3a:	d439      	bmi.n	8002eb0 <IsCardProgramming+0x110>
  {
    return(SD_BLOCK_LEN_ERR);
  }

  if (respR1 & SD_OCR_ERASE_SEQ_ERR)
 8002e3c:	9800      	ldr	r0, [sp, #0]
 8002e3e:	00c3      	lsls	r3, r0, #3
 8002e40:	d438      	bmi.n	8002eb4 <IsCardProgramming+0x114>
  {
    return(SD_ERASE_SEQ_ERR);
  }

  if (respR1 & SD_OCR_BAD_ERASE_PARAM)
 8002e42:	9b00      	ldr	r3, [sp, #0]
 8002e44:	0118      	lsls	r0, r3, #4
 8002e46:	d437      	bmi.n	8002eb8 <IsCardProgramming+0x118>
  {
    return(SD_BAD_ERASE_PARAM);
  }

  if (respR1 & SD_OCR_WRITE_PROT_VIOLATION)
 8002e48:	9900      	ldr	r1, [sp, #0]
 8002e4a:	0149      	lsls	r1, r1, #5
 8002e4c:	d436      	bmi.n	8002ebc <IsCardProgramming+0x11c>
  {
    return(SD_WRITE_PROT_VIOLATION);
  }

  if (respR1 & SD_OCR_LOCK_UNLOCK_FAILED)
 8002e4e:	9a00      	ldr	r2, [sp, #0]
 8002e50:	01d2      	lsls	r2, r2, #7
 8002e52:	d435      	bmi.n	8002ec0 <IsCardProgramming+0x120>
  {
    return(SD_LOCK_UNLOCK_FAILED);
  }

  if (respR1 & SD_OCR_COM_CRC_FAILED)
 8002e54:	9800      	ldr	r0, [sp, #0]
 8002e56:	0203      	lsls	r3, r0, #8
 8002e58:	d434      	bmi.n	8002ec4 <IsCardProgramming+0x124>
  {
    return(SD_COM_CRC_FAILED);
  }

  if (respR1 & SD_OCR_ILLEGAL_CMD)
 8002e5a:	9b00      	ldr	r3, [sp, #0]
 8002e5c:	0258      	lsls	r0, r3, #9
 8002e5e:	d4d1      	bmi.n	8002e04 <IsCardProgramming+0x64>
  {
    return(SD_ILLEGAL_CMD);
  }

  if (respR1 & SD_OCR_CARD_ECC_FAILED)
 8002e60:	9900      	ldr	r1, [sp, #0]
 8002e62:	0289      	lsls	r1, r1, #10
 8002e64:	d430      	bmi.n	8002ec8 <IsCardProgramming+0x128>
  {
    return(SD_CARD_ECC_FAILED);
  }

  if (respR1 & SD_OCR_CC_ERROR)
 8002e66:	9a00      	ldr	r2, [sp, #0]
 8002e68:	02d2      	lsls	r2, r2, #11
 8002e6a:	d42f      	bmi.n	8002ecc <IsCardProgramming+0x12c>
  {
    return(SD_CC_ERROR);
  }

  if (respR1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
 8002e6c:	9800      	ldr	r0, [sp, #0]
 8002e6e:	0303      	lsls	r3, r0, #12
 8002e70:	d42e      	bmi.n	8002ed0 <IsCardProgramming+0x130>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
  }

  if (respR1 & SD_OCR_STREAM_READ_UNDERRUN)
 8002e72:	9b00      	ldr	r3, [sp, #0]
 8002e74:	0358      	lsls	r0, r3, #13
 8002e76:	d42d      	bmi.n	8002ed4 <IsCardProgramming+0x134>
  {
    return(SD_STREAM_READ_UNDERRUN);
  }

  if (respR1 & SD_OCR_STREAM_WRITE_OVERRUN)
 8002e78:	9900      	ldr	r1, [sp, #0]
 8002e7a:	0389      	lsls	r1, r1, #14
 8002e7c:	d42c      	bmi.n	8002ed8 <IsCardProgramming+0x138>
  {
    return(SD_STREAM_WRITE_OVERRUN);
  }

  if (respR1 & SD_OCR_CID_CSD_OVERWRIETE)
 8002e7e:	9a00      	ldr	r2, [sp, #0]
 8002e80:	03d2      	lsls	r2, r2, #15
 8002e82:	d42b      	bmi.n	8002edc <IsCardProgramming+0x13c>
  {
    return(SD_CID_CSD_OVERWRITE);
  }

  if (respR1 & SD_OCR_WP_ERASE_SKIP)
 8002e84:	9800      	ldr	r0, [sp, #0]
 8002e86:	0403      	lsls	r3, r0, #16
 8002e88:	d42a      	bmi.n	8002ee0 <IsCardProgramming+0x140>
  {
    return(SD_WP_ERASE_SKIP);
  }

  if (respR1 & SD_OCR_CARD_ECC_DISABLED)
 8002e8a:	9b00      	ldr	r3, [sp, #0]
 8002e8c:	0458      	lsls	r0, r3, #17
 8002e8e:	d429      	bmi.n	8002ee4 <IsCardProgramming+0x144>
  {
    return(SD_CARD_ECC_DISABLED);
  }

  if (respR1 & SD_OCR_ERASE_RESET)
 8002e90:	9900      	ldr	r1, [sp, #0]
 8002e92:	0489      	lsls	r1, r1, #18
 8002e94:	d428      	bmi.n	8002ee8 <IsCardProgramming+0x148>
  {
    return(SD_ERASE_RESET);
  }

  if (respR1 & SD_OCR_AKE_SEQ_ERROR)
 8002e96:	9a00      	ldr	r2, [sp, #0]
  {
    return(SD_AKE_SEQ_ERROR);
 8002e98:	f012 0f08 	tst.w	r2, #8
 8002e9c:	bf0c      	ite	eq
 8002e9e:	202a      	moveq	r0, #42	; 0x2a
 8002ea0:	201a      	movne	r0, #26
 8002ea2:	e022      	b.n	8002eea <IsCardProgramming+0x14a>
  /*!< Find out card status */
  *pstatus = (uint8_t) ((respR1 >> 9) & 0x0000000F);

  if ((respR1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
  {
    return(errorstatus);
 8002ea4:	202a      	movs	r0, #42	; 0x2a
 8002ea6:	e020      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_ADDR_OUT_OF_RANGE)
  {
    return(SD_ADDR_OUT_OF_RANGE);
 8002ea8:	201c      	movs	r0, #28
 8002eaa:	e01e      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_ADDR_MISALIGNED)
  {
    return(SD_ADDR_MISALIGNED);
 8002eac:	2009      	movs	r0, #9
 8002eae:	e01c      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_BLOCK_LEN_ERR)
  {
    return(SD_BLOCK_LEN_ERR);
 8002eb0:	200a      	movs	r0, #10
 8002eb2:	e01a      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_ERASE_SEQ_ERR)
  {
    return(SD_ERASE_SEQ_ERR);
 8002eb4:	200b      	movs	r0, #11
 8002eb6:	e018      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_BAD_ERASE_PARAM)
  {
    return(SD_BAD_ERASE_PARAM);
 8002eb8:	200c      	movs	r0, #12
 8002eba:	e016      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_WRITE_PROT_VIOLATION)
  {
    return(SD_WRITE_PROT_VIOLATION);
 8002ebc:	200d      	movs	r0, #13
 8002ebe:	e014      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_LOCK_UNLOCK_FAILED)
  {
    return(SD_LOCK_UNLOCK_FAILED);
 8002ec0:	200e      	movs	r0, #14
 8002ec2:	e012      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_COM_CRC_FAILED)
  {
    return(SD_COM_CRC_FAILED);
 8002ec4:	200f      	movs	r0, #15
 8002ec6:	e010      	b.n	8002eea <IsCardProgramming+0x14a>
    return(SD_ILLEGAL_CMD);
  }

  if (respR1 & SD_OCR_CARD_ECC_FAILED)
  {
    return(SD_CARD_ECC_FAILED);
 8002ec8:	2011      	movs	r0, #17
 8002eca:	e00e      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_CC_ERROR)
  {
    return(SD_CC_ERROR);
 8002ecc:	2012      	movs	r0, #18
 8002ece:	e00c      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 8002ed0:	2013      	movs	r0, #19
 8002ed2:	e00a      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_STREAM_READ_UNDERRUN)
  {
    return(SD_STREAM_READ_UNDERRUN);
 8002ed4:	2014      	movs	r0, #20
 8002ed6:	e008      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_STREAM_WRITE_OVERRUN)
  {
    return(SD_STREAM_WRITE_OVERRUN);
 8002ed8:	2015      	movs	r0, #21
 8002eda:	e006      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_CID_CSD_OVERWRIETE)
  {
    return(SD_CID_CSD_OVERWRITE);
 8002edc:	2016      	movs	r0, #22
 8002ede:	e004      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_WP_ERASE_SKIP)
  {
    return(SD_WP_ERASE_SKIP);
 8002ee0:	2017      	movs	r0, #23
 8002ee2:	e002      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_CARD_ECC_DISABLED)
  {
    return(SD_CARD_ECC_DISABLED);
 8002ee4:	2018      	movs	r0, #24
 8002ee6:	e000      	b.n	8002eea <IsCardProgramming+0x14a>
  }

  if (respR1 & SD_OCR_ERASE_RESET)
  {
    return(SD_ERASE_RESET);
 8002ee8:	2019      	movs	r0, #25
  {
    return(SD_AKE_SEQ_ERROR);
  }

  return(errorstatus);
}
 8002eea:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8002eec:	200012fc 	.word	0x200012fc
 8002ef0:	200012f4 	.word	0x200012f4
 8002ef4:	40018000 	.word	0x40018000
 8002ef8:	fdffe008 	.word	0xfdffe008

08002efc <SD_LowLevel_DMA_TxConfig>:
	@param  BufferSize: buffer size
	@retval None
*/
/**************************************************************************/
void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)
{
 8002efc:	b570      	push	{r4, r5, r6, lr}
 8002efe:	b08c      	sub	sp, #48	; 0x30
 8002f00:	4605      	mov	r5, r0
 8002f02:	460e      	mov	r6, r1

  DMA_InitTypeDef DMA_InitStructure;

  DMA_ClearFlag(DMA2_FLAG_TC4 | DMA2_FLAG_TE4 | DMA2_FLAG_HT4 | DMA2_FLAG_GL4);
 8002f04:	4813      	ldr	r0, [pc, #76]	; (8002f54 <SD_LowLevel_DMA_TxConfig+0x58>)
 8002f06:	f003 fb59 	bl	80065bc <DMA_ClearFlag>

  /*!< DMA2 Channel4 disable */
  DMA_Cmd(DMA2_Channel4, DISABLE);
 8002f0a:	4c13      	ldr	r4, [pc, #76]	; (8002f58 <SD_LowLevel_DMA_TxConfig+0x5c>)
 8002f0c:	4620      	mov	r0, r4
 8002f0e:	2100      	movs	r1, #0
 8002f10:	f003 fb3a 	bl	8006588 <DMA_Cmd>

  /*!< DMA2 Channel4 Config */
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 8002f14:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <SD_LowLevel_DMA_TxConfig+0x60>)
 8002f16:	9301      	str	r3, [sp, #4]
  DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)BufferSRC;
 8002f18:	9502      	str	r5, [sp, #8]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 8002f1a:	2010      	movs	r0, #16
 8002f1c:	9003      	str	r0, [sp, #12]
  DMA_InitStructure.DMA_BufferSize = BufferSize / 4;
 8002f1e:	08b6      	lsrs	r6, r6, #2
 8002f20:	9604      	str	r6, [sp, #16]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002f22:	2100      	movs	r1, #0
 8002f24:	9105      	str	r1, [sp, #20]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002f26:	2280      	movs	r2, #128	; 0x80
 8002f28:	9206      	str	r2, [sp, #24]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8002f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f2e:	9307      	str	r3, [sp, #28]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8002f30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f34:	9008      	str	r0, [sp, #32]
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8002f36:	9109      	str	r1, [sp, #36]	; 0x24
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8002f38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f3c:	920a      	str	r2, [sp, #40]	; 0x28
  DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8002f3e:	910b      	str	r1, [sp, #44]	; 0x2c
  DMA_Init(DMA2_Channel4, &DMA_InitStructure);
 8002f40:	4620      	mov	r0, r4
 8002f42:	a901      	add	r1, sp, #4
 8002f44:	f003 fb00 	bl	8006548 <DMA_Init>

  /*!< DMA2 Channel4 enable */
  DMA_Cmd(DMA2_Channel4, ENABLE);  
 8002f48:	4620      	mov	r0, r4
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	f003 fb1c 	bl	8006588 <DMA_Cmd>
}
 8002f50:	b00c      	add	sp, #48	; 0x30
 8002f52:	bd70      	pop	{r4, r5, r6, pc}
 8002f54:	1000f000 	.word	0x1000f000
 8002f58:	40020444 	.word	0x40020444
 8002f5c:	40018080 	.word	0x40018080

08002f60 <SD_LowLevel_DMA_RxConfig>:
	@param  BufferSize: buffer size
	@retval None
*/
/**************************************************************************/
void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)
{
 8002f60:	b570      	push	{r4, r5, r6, lr}
 8002f62:	b08c      	sub	sp, #48	; 0x30
 8002f64:	4605      	mov	r5, r0
 8002f66:	460e      	mov	r6, r1
  DMA_InitTypeDef DMA_InitStructure;

  DMA_ClearFlag(DMA2_FLAG_TC4 | DMA2_FLAG_TE4 | DMA2_FLAG_HT4 | DMA2_FLAG_GL4);
 8002f68:	4813      	ldr	r0, [pc, #76]	; (8002fb8 <SD_LowLevel_DMA_RxConfig+0x58>)
 8002f6a:	f003 fb27 	bl	80065bc <DMA_ClearFlag>

  /*!< DMA2 Channel4 disable */
  DMA_Cmd(DMA2_Channel4, DISABLE);
 8002f6e:	4c13      	ldr	r4, [pc, #76]	; (8002fbc <SD_LowLevel_DMA_RxConfig+0x5c>)
 8002f70:	4620      	mov	r0, r4
 8002f72:	2100      	movs	r1, #0
 8002f74:	f003 fb08 	bl	8006588 <DMA_Cmd>

  /*!< DMA2 Channel4 Config */
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 8002f78:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <SD_LowLevel_DMA_RxConfig+0x60>)
 8002f7a:	9301      	str	r3, [sp, #4]
  DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)BufferDST;
 8002f7c:	9502      	str	r5, [sp, #8]
  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
 8002f7e:	2000      	movs	r0, #0
 8002f80:	9003      	str	r0, [sp, #12]
  DMA_InitStructure.DMA_BufferSize = BufferSize / 4;
 8002f82:	08b6      	lsrs	r6, r6, #2
 8002f84:	9604      	str	r6, [sp, #16]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002f86:	9005      	str	r0, [sp, #20]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002f88:	2280      	movs	r2, #128	; 0x80
 8002f8a:	9206      	str	r2, [sp, #24]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8002f8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f90:	9107      	str	r1, [sp, #28]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8002f92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f96:	9308      	str	r3, [sp, #32]
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8002f98:	9009      	str	r0, [sp, #36]	; 0x24
  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 8002f9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f9e:	920a      	str	r2, [sp, #40]	; 0x28
  DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
 8002fa0:	900b      	str	r0, [sp, #44]	; 0x2c
  DMA_Init(DMA2_Channel4, &DMA_InitStructure);
 8002fa2:	4620      	mov	r0, r4
 8002fa4:	a901      	add	r1, sp, #4
 8002fa6:	f003 facf 	bl	8006548 <DMA_Init>

  /*!< DMA2 Channel4 enable */
  DMA_Cmd(DMA2_Channel4, ENABLE); 
 8002faa:	4620      	mov	r0, r4
 8002fac:	2101      	movs	r1, #1
 8002fae:	f003 faeb 	bl	8006588 <DMA_Cmd>
}
 8002fb2:	b00c      	add	sp, #48	; 0x30
 8002fb4:	bd70      	pop	{r4, r5, r6, pc}
 8002fb6:	bf00      	nop
 8002fb8:	1000f000 	.word	0x1000f000
 8002fbc:	40020444 	.word	0x40020444
 8002fc0:	40018080 	.word	0x40018080

08002fc4 <CmdResp1Error>:
	@param  cmd: The sent command index.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
static SD_Error CmdResp1Error(uint8_t cmd)
{
 8002fc4:	b538      	push	{r3, r4, r5, lr}
 8002fc6:	4605      	mov	r5, r0
  SD_Error errorstatus = SD_OK;
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
 8002fc8:	4a39      	ldr	r2, [pc, #228]	; (80030b0 <CmdResp1Error+0xec>)

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
  {
    status = SDIO->STA;
 8002fca:	6b53      	ldr	r3, [r2, #52]	; 0x34
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8002fcc:	f013 0f45 	tst.w	r3, #69	; 0x45
 8002fd0:	d0fb      	beq.n	8002fca <CmdResp1Error+0x6>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8002fd2:	0759      	lsls	r1, r3, #29
 8002fd4:	d504      	bpl.n	8002fe0 <CmdResp1Error+0x1c>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002fd6:	2004      	movs	r0, #4
 8002fd8:	f003 fc6e 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 8002fdc:	2003      	movs	r0, #3
 8002fde:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8002fe0:	f013 0401 	ands.w	r4, r3, #1
 8002fe4:	d004      	beq.n	8002ff0 <CmdResp1Error+0x2c>
  {
    errorstatus = SD_CMD_CRC_FAIL;
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8002fe6:	2001      	movs	r0, #1
 8002fe8:	f003 fc66 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 8002fec:	2001      	movs	r0, #1
 8002fee:	bd38      	pop	{r3, r4, r5, pc}
  }

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
 8002ff0:	f003 fc24 	bl	800683c <SDIO_GetCommandResponse>
 8002ff4:	42a8      	cmp	r0, r5
 8002ff6:	d158      	bne.n	80030aa <CmdResp1Error+0xe6>
    errorstatus = SD_ILLEGAL_CMD;
    return(errorstatus);
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002ff8:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002ffc:	f003 fc5c 	bl	80068b8 <SDIO_ClearFlag>

  /*!< We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8003000:	4620      	mov	r0, r4
 8003002:	f003 fc21 	bl	8006848 <SDIO_GetResponse>

  if ((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8003006:	492b      	ldr	r1, [pc, #172]	; (80030b4 <CmdResp1Error+0xf0>)
 8003008:	4001      	ands	r1, r0
 800300a:	2900      	cmp	r1, #0
 800300c:	d029      	beq.n	8003062 <CmdResp1Error+0x9e>
  {
    return(errorstatus);
  }

  if (response_r1 & SD_OCR_ADDR_OUT_OF_RANGE)
 800300e:	2800      	cmp	r0, #0
 8003010:	db29      	blt.n	8003066 <CmdResp1Error+0xa2>
  {
    return(SD_ADDR_OUT_OF_RANGE);
  }

  if (response_r1 & SD_OCR_ADDR_MISALIGNED)
 8003012:	0042      	lsls	r2, r0, #1
 8003014:	d429      	bmi.n	800306a <CmdResp1Error+0xa6>
  {
    return(SD_ADDR_MISALIGNED);
  }

  if (response_r1 & SD_OCR_BLOCK_LEN_ERR)
 8003016:	0083      	lsls	r3, r0, #2
 8003018:	d429      	bmi.n	800306e <CmdResp1Error+0xaa>
  {
    return(SD_BLOCK_LEN_ERR);
  }

  if (response_r1 & SD_OCR_ERASE_SEQ_ERR)
 800301a:	00c1      	lsls	r1, r0, #3
 800301c:	d429      	bmi.n	8003072 <CmdResp1Error+0xae>
  {
    return(SD_ERASE_SEQ_ERR);
  }

  if (response_r1 & SD_OCR_BAD_ERASE_PARAM)
 800301e:	0102      	lsls	r2, r0, #4
 8003020:	d429      	bmi.n	8003076 <CmdResp1Error+0xb2>
  {
    return(SD_BAD_ERASE_PARAM);
  }

  if (response_r1 & SD_OCR_WRITE_PROT_VIOLATION)
 8003022:	0143      	lsls	r3, r0, #5
 8003024:	d429      	bmi.n	800307a <CmdResp1Error+0xb6>
  {
    return(SD_WRITE_PROT_VIOLATION);
  }

  if (response_r1 & SD_OCR_LOCK_UNLOCK_FAILED)
 8003026:	01c1      	lsls	r1, r0, #7
 8003028:	d429      	bmi.n	800307e <CmdResp1Error+0xba>
  {
    return(SD_LOCK_UNLOCK_FAILED);
  }

  if (response_r1 & SD_OCR_COM_CRC_FAILED)
 800302a:	0202      	lsls	r2, r0, #8
 800302c:	d429      	bmi.n	8003082 <CmdResp1Error+0xbe>
  {
    return(SD_COM_CRC_FAILED);
  }

  if (response_r1 & SD_OCR_ILLEGAL_CMD)
 800302e:	0243      	lsls	r3, r0, #9
 8003030:	d43b      	bmi.n	80030aa <CmdResp1Error+0xe6>
  {
    return(SD_ILLEGAL_CMD);
  }

  if (response_r1 & SD_OCR_CARD_ECC_FAILED)
 8003032:	0281      	lsls	r1, r0, #10
 8003034:	d427      	bmi.n	8003086 <CmdResp1Error+0xc2>
  {
    return(SD_CARD_ECC_FAILED);
  }

  if (response_r1 & SD_OCR_CC_ERROR)
 8003036:	02c2      	lsls	r2, r0, #11
 8003038:	d427      	bmi.n	800308a <CmdResp1Error+0xc6>
  {
    return(SD_CC_ERROR);
  }

  if (response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
 800303a:	0303      	lsls	r3, r0, #12
 800303c:	d427      	bmi.n	800308e <CmdResp1Error+0xca>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
  }

  if (response_r1 & SD_OCR_STREAM_READ_UNDERRUN)
 800303e:	0341      	lsls	r1, r0, #13
 8003040:	d427      	bmi.n	8003092 <CmdResp1Error+0xce>
  {
    return(SD_STREAM_READ_UNDERRUN);
  }

  if (response_r1 & SD_OCR_STREAM_WRITE_OVERRUN)
 8003042:	0382      	lsls	r2, r0, #14
 8003044:	d427      	bmi.n	8003096 <CmdResp1Error+0xd2>
  {
    return(SD_STREAM_WRITE_OVERRUN);
  }

  if (response_r1 & SD_OCR_CID_CSD_OVERWRIETE)
 8003046:	03c3      	lsls	r3, r0, #15
 8003048:	d427      	bmi.n	800309a <CmdResp1Error+0xd6>
  {
    return(SD_CID_CSD_OVERWRITE);
  }

  if (response_r1 & SD_OCR_WP_ERASE_SKIP)
 800304a:	0401      	lsls	r1, r0, #16
 800304c:	d427      	bmi.n	800309e <CmdResp1Error+0xda>
  {
    return(SD_WP_ERASE_SKIP);
  }

  if (response_r1 & SD_OCR_CARD_ECC_DISABLED)
 800304e:	0442      	lsls	r2, r0, #17
 8003050:	d427      	bmi.n	80030a2 <CmdResp1Error+0xde>
  {
    return(SD_CARD_ECC_DISABLED);
  }

  if (response_r1 & SD_OCR_ERASE_RESET)
 8003052:	0483      	lsls	r3, r0, #18
 8003054:	d427      	bmi.n	80030a6 <CmdResp1Error+0xe2>
    return(SD_ERASE_RESET);
  }

  if (response_r1 & SD_OCR_AKE_SEQ_ERROR)
  {
    return(SD_AKE_SEQ_ERROR);
 8003056:	f010 0f08 	tst.w	r0, #8
 800305a:	bf0c      	ite	eq
 800305c:	202a      	moveq	r0, #42	; 0x2a
 800305e:	201a      	movne	r0, #26
 8003060:	bd38      	pop	{r3, r4, r5, pc}
  /*!< We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);

  if ((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
  {
    return(errorstatus);
 8003062:	202a      	movs	r0, #42	; 0x2a
 8003064:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_ADDR_OUT_OF_RANGE)
  {
    return(SD_ADDR_OUT_OF_RANGE);
 8003066:	201c      	movs	r0, #28
 8003068:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_ADDR_MISALIGNED)
  {
    return(SD_ADDR_MISALIGNED);
 800306a:	2009      	movs	r0, #9
 800306c:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_BLOCK_LEN_ERR)
  {
    return(SD_BLOCK_LEN_ERR);
 800306e:	200a      	movs	r0, #10
 8003070:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_ERASE_SEQ_ERR)
  {
    return(SD_ERASE_SEQ_ERR);
 8003072:	200b      	movs	r0, #11
 8003074:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_BAD_ERASE_PARAM)
  {
    return(SD_BAD_ERASE_PARAM);
 8003076:	200c      	movs	r0, #12
 8003078:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_WRITE_PROT_VIOLATION)
  {
    return(SD_WRITE_PROT_VIOLATION);
 800307a:	200d      	movs	r0, #13
 800307c:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_LOCK_UNLOCK_FAILED)
  {
    return(SD_LOCK_UNLOCK_FAILED);
 800307e:	200e      	movs	r0, #14
 8003080:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_COM_CRC_FAILED)
  {
    return(SD_COM_CRC_FAILED);
 8003082:	200f      	movs	r0, #15
 8003084:	bd38      	pop	{r3, r4, r5, pc}
    return(SD_ILLEGAL_CMD);
  }

  if (response_r1 & SD_OCR_CARD_ECC_FAILED)
  {
    return(SD_CARD_ECC_FAILED);
 8003086:	2011      	movs	r0, #17
 8003088:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_CC_ERROR)
  {
    return(SD_CC_ERROR);
 800308a:	2012      	movs	r0, #18
 800308c:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 800308e:	2013      	movs	r0, #19
 8003090:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_STREAM_READ_UNDERRUN)
  {
    return(SD_STREAM_READ_UNDERRUN);
 8003092:	2014      	movs	r0, #20
 8003094:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_STREAM_WRITE_OVERRUN)
  {
    return(SD_STREAM_WRITE_OVERRUN);
 8003096:	2015      	movs	r0, #21
 8003098:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_CID_CSD_OVERWRIETE)
  {
    return(SD_CID_CSD_OVERWRITE);
 800309a:	2016      	movs	r0, #22
 800309c:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_WP_ERASE_SKIP)
  {
    return(SD_WP_ERASE_SKIP);
 800309e:	2017      	movs	r0, #23
 80030a0:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_CARD_ECC_DISABLED)
  {
    return(SD_CARD_ECC_DISABLED);
 80030a2:	2018      	movs	r0, #24
 80030a4:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_OCR_ERASE_RESET)
  {
    return(SD_ERASE_RESET);
 80030a6:	2019      	movs	r0, #25
 80030a8:	bd38      	pop	{r3, r4, r5, pc}

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
  {
    errorstatus = SD_ILLEGAL_CMD;
    return(errorstatus);
 80030aa:	2010      	movs	r0, #16
  if (response_r1 & SD_OCR_AKE_SEQ_ERROR)
  {
    return(SD_AKE_SEQ_ERROR);
  }
  return(errorstatus);
}
 80030ac:	bd38      	pop	{r3, r4, r5, pc}
 80030ae:	bf00      	nop
 80030b0:	40018000 	.word	0x40018000
 80030b4:	fdffe008 	.word	0xfdffe008

080030b8 <SDEnWideBus>:
		This parameter can be: ENABLE or DISABLE.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
static SD_Error SDEnWideBus(FunctionalState NewState)
{
 80030b8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80030bc:	4680      	mov	r8, r0
  SD_Error errorstatus = SD_OK;

  uint32_t scr[2] = {0, 0};

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 80030be:	2000      	movs	r0, #0
 80030c0:	f003 fbc2 	bl	8006848 <SDIO_GetResponse>
 80030c4:	f010 7500 	ands.w	r5, r0, #33554432	; 0x2000000
 80030c8:	f040 80de 	bne.w	8003288 <SDEnWideBus+0x1d0>
/**************************************************************************/
static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)
{
  uint32_t index = 0;
  SD_Error errorstatus = SD_OK;
  uint32_t tempscr[2] = {0, 0};
 80030cc:	9500      	str	r5, [sp, #0]
 80030ce:	9501      	str	r5, [sp, #4]

  /*!< Set Block Size To 8 Bytes */
  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
 80030d0:	4c70      	ldr	r4, [pc, #448]	; (8003294 <SDEnWideBus+0x1dc>)
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 80030d2:	f04f 0908 	mov.w	r9, #8
 80030d6:	f04f 0a10 	mov.w	sl, #16
 80030da:	e884 0600 	stmia.w	r4, {r9, sl}
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80030de:	2740      	movs	r7, #64	; 0x40
 80030e0:	60a7      	str	r7, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80030e2:	60e5      	str	r5, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80030e4:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80030e8:	6126      	str	r6, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80030ea:	4620      	mov	r0, r4
 80030ec:	f003 fb90 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 80030f0:	4650      	mov	r0, sl
 80030f2:	f7ff ff67 	bl	8002fc4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 80030f6:	282a      	cmp	r0, #42	; 0x2a
 80030f8:	d170      	bne.n	80031dc <SDEnWideBus+0x124>
  {
    return(errorstatus);
  }

  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80030fa:	4b67      	ldr	r3, [pc, #412]	; (8003298 <SDEnWideBus+0x1e0>)
 80030fc:	6818      	ldr	r0, [r3, #0]
 80030fe:	fa00 f10a 	lsl.w	r1, r0, sl
 8003102:	6021      	str	r1, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8003104:	f04f 0a37 	mov.w	sl, #55	; 0x37
 8003108:	f8c4 a004 	str.w	sl, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800310c:	60a7      	str	r7, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800310e:	60e5      	str	r5, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003110:	6126      	str	r6, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003112:	4620      	mov	r0, r4
 8003114:	f003 fb7c 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003118:	4650      	mov	r0, sl
 800311a:	f7ff ff53 	bl	8002fc4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 800311e:	282a      	cmp	r0, #42	; 0x2a
 8003120:	d15c      	bne.n	80031dc <SDEnWideBus+0x124>
  {
    return(errorstatus);
  }
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003122:	485e      	ldr	r0, [pc, #376]	; (800329c <SDEnWideBus+0x1e4>)
 8003124:	4a5e      	ldr	r2, [pc, #376]	; (80032a0 <SDEnWideBus+0x1e8>)
  SDIO_DataInitStructure.SDIO_DataLength = 8;
 8003126:	e880 0204 	stmia.w	r0, {r2, r9}
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_8b;
 800312a:	2230      	movs	r2, #48	; 0x30
 800312c:	6082      	str	r2, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 800312e:	2302      	movs	r3, #2
 8003130:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8003132:	6105      	str	r5, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8003134:	2101      	movs	r1, #1
 8003136:	6141      	str	r1, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8003138:	f003 fb92 	bl	8006860 <SDIO_DataConfig>


  /*!< Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 800313c:	6025      	str	r5, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_SEND_SCR;
 800313e:	f04f 0933 	mov.w	r9, #51	; 0x33
 8003142:	f8c4 9004 	str.w	r9, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003146:	60a7      	str	r7, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003148:	60e5      	str	r5, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800314a:	6126      	str	r6, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800314c:	4620      	mov	r0, r4
 800314e:	f003 fb5f 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SD_APP_SEND_SCR);
 8003152:	4648      	mov	r0, r9
 8003154:	f7ff ff36 	bl	8002fc4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 8003158:	282a      	cmp	r0, #42	; 0x2a
 800315a:	d13f      	bne.n	80031dc <SDEnWideBus+0x124>
	@param  NewState: new state of the SDIO wide bus mode.
		This parameter can be: ENABLE or DISABLE.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
static SD_Error SDEnWideBus(FunctionalState NewState)
 800315c:	f1ad 0404 	sub.w	r4, sp, #4
  if (errorstatus != SD_OK)
  {
    return(errorstatus);
  }

  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
 8003160:	4850      	ldr	r0, [pc, #320]	; (80032a4 <SDEnWideBus+0x1ec>)
 8003162:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003164:	f240 632a 	movw	r3, #1578	; 0x62a
 8003168:	4013      	ands	r3, r2
 800316a:	b953      	cbnz	r3, 8003182 <SDEnWideBus+0xca>
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 800316c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003170:	f003 fb98 	bl	80068a4 <SDIO_GetFlagStatus>
 8003174:	2800      	cmp	r0, #0
 8003176:	d0f3      	beq.n	8003160 <SDEnWideBus+0xa8>
    {
      *(tempscr + index) = SDIO_ReadData();
 8003178:	f003 fb88 	bl	800688c <SDIO_ReadData>
 800317c:	f844 0f04 	str.w	r0, [r4, #4]!
 8003180:	e7ee      	b.n	8003160 <SDEnWideBus+0xa8>
      index++;
    }
  }

  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 8003182:	2008      	movs	r0, #8
 8003184:	f003 fb8e 	bl	80068a4 <SDIO_GetFlagStatus>
 8003188:	b120      	cbz	r0, 8003194 <SDEnWideBus+0xdc>
  {
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 800318a:	2008      	movs	r0, #8
 800318c:	f003 fb94 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_DATA_TIMEOUT;
    return(errorstatus);
 8003190:	2004      	movs	r0, #4
 8003192:	e07c      	b.n	800328e <SDEnWideBus+0x1d6>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 8003194:	2002      	movs	r0, #2
 8003196:	f003 fb85 	bl	80068a4 <SDIO_GetFlagStatus>
 800319a:	b120      	cbz	r0, 80031a6 <SDEnWideBus+0xee>
  {
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 800319c:	2002      	movs	r0, #2
 800319e:	f003 fb8b 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_DATA_CRC_FAIL;
    return(errorstatus);
 80031a2:	2002      	movs	r0, #2
 80031a4:	e073      	b.n	800328e <SDEnWideBus+0x1d6>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 80031a6:	2020      	movs	r0, #32
 80031a8:	f003 fb7c 	bl	80068a4 <SDIO_GetFlagStatus>
 80031ac:	b120      	cbz	r0, 80031b8 <SDEnWideBus+0x100>
  {
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 80031ae:	2020      	movs	r0, #32
 80031b0:	f003 fb82 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_RX_OVERRUN;
    return(errorstatus);
 80031b4:	2006      	movs	r0, #6
 80031b6:	e06a      	b.n	800328e <SDEnWideBus+0x1d6>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 80031b8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80031bc:	f003 fb72 	bl	80068a4 <SDIO_GetFlagStatus>
 80031c0:	b128      	cbz	r0, 80031ce <SDEnWideBus+0x116>
  {
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 80031c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80031c6:	f003 fb77 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_START_BIT_ERR;
    return(errorstatus);
 80031ca:	2007      	movs	r0, #7
 80031cc:	e05f      	b.n	800328e <SDEnWideBus+0x1d6>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80031ce:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80031d2:	f003 fb71 	bl	80068b8 <SDIO_ClearFlag>
 80031d6:	9d00      	ldr	r5, [sp, #0]
 80031d8:	ba2d      	rev	r5, r5
 80031da:	e001      	b.n	80031e0 <SDEnWideBus+0x128>
  }

  /*!< Get SCR Register */
  errorstatus = FindSCR(RCA, scr);

  if (errorstatus != SD_OK)
 80031dc:	282a      	cmp	r0, #42	; 0x2a
 80031de:	d156      	bne.n	800328e <SDEnWideBus+0x1d6>
  {
    return(errorstatus);
  }

  /*!< If wide bus operation to be enabled */
  if (NewState == ENABLE)
 80031e0:	f1b8 0f01 	cmp.w	r8, #1
 80031e4:	d126      	bne.n	8003234 <SDEnWideBus+0x17c>
  {
    /*!< If requested card supports wide bus operation */
    if ((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 80031e6:	036b      	lsls	r3, r5, #13
 80031e8:	d550      	bpl.n	800328c <SDEnWideBus+0x1d4>
    {
      /*!< Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80031ea:	4c2a      	ldr	r4, [pc, #168]	; (8003294 <SDEnWideBus+0x1dc>)
 80031ec:	482a      	ldr	r0, [pc, #168]	; (8003298 <SDEnWideBus+0x1e0>)
 80031ee:	6802      	ldr	r2, [r0, #0]
 80031f0:	0413      	lsls	r3, r2, #16
 80031f2:	6023      	str	r3, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80031f4:	2537      	movs	r5, #55	; 0x37
 80031f6:	6065      	str	r5, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80031f8:	f04f 0840 	mov.w	r8, #64	; 0x40
 80031fc:	f8c4 8008 	str.w	r8, [r4, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003200:	2700      	movs	r7, #0
 8003202:	60e7      	str	r7, [r4, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003204:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8003208:	6126      	str	r6, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800320a:	4620      	mov	r0, r4
 800320c:	f003 fb00 	bl	8006810 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003210:	4628      	mov	r0, r5
 8003212:	f7ff fed7 	bl	8002fc4 <CmdResp1Error>

      if (errorstatus != SD_OK)
 8003216:	282a      	cmp	r0, #42	; 0x2a
 8003218:	d139      	bne.n	800328e <SDEnWideBus+0x1d6>
        return(errorstatus);
      }

      /*!< Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x2;
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 800321a:	2302      	movs	r3, #2
 800321c:	2506      	movs	r5, #6
 800321e:	e884 0028 	stmia.w	r4, {r3, r5}
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003222:	f8c4 8008 	str.w	r8, [r4, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003226:	60e7      	str	r7, [r4, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003228:	6126      	str	r6, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800322a:	4620      	mov	r0, r4
 800322c:	f003 faf0 	bl	8006810 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 8003230:	4628      	mov	r0, r5
 8003232:	e024      	b.n	800327e <SDEnWideBus+0x1c6>
    }
  }   /*!< If wide bus operation to be disabled */
  else
  {
    /*!< If requested card supports 1 bit mode operation */
    if ((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 8003234:	03e8      	lsls	r0, r5, #15
 8003236:	d529      	bpl.n	800328c <SDEnWideBus+0x1d4>
    {
      /*!< Send CMD55 APP_CMD with argument as card's RCA.*/
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8003238:	4c16      	ldr	r4, [pc, #88]	; (8003294 <SDEnWideBus+0x1dc>)
 800323a:	4e17      	ldr	r6, [pc, #92]	; (8003298 <SDEnWideBus+0x1e0>)
 800323c:	6837      	ldr	r7, [r6, #0]
 800323e:	0439      	lsls	r1, r7, #16
 8003240:	6021      	str	r1, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8003242:	2637      	movs	r6, #55	; 0x37
 8003244:	6066      	str	r6, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003246:	f04f 0840 	mov.w	r8, #64	; 0x40
 800324a:	f8c4 8008 	str.w	r8, [r4, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800324e:	2500      	movs	r5, #0
 8003250:	60e5      	str	r5, [r4, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003252:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8003256:	6127      	str	r7, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003258:	4620      	mov	r0, r4
 800325a:	f003 fad9 	bl	8006810 <SDIO_SendCommand>


      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 800325e:	4630      	mov	r0, r6
 8003260:	f7ff feb0 	bl	8002fc4 <CmdResp1Error>

      if (errorstatus != SD_OK)
 8003264:	282a      	cmp	r0, #42	; 0x2a
 8003266:	d112      	bne.n	800328e <SDEnWideBus+0x1d6>
      {
        return(errorstatus);
      }

      /*!< Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8003268:	6025      	str	r5, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 800326a:	2606      	movs	r6, #6
 800326c:	6066      	str	r6, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800326e:	f8c4 8008 	str.w	r8, [r4, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003272:	60e5      	str	r5, [r4, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003274:	6127      	str	r7, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003276:	4620      	mov	r0, r4
 8003278:	f003 faca 	bl	8006810 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 800327c:	4630      	mov	r0, r6
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
      return(errorstatus);
    }
  }
}
 800327e:	b002      	add	sp, #8
 8003280:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
      SDIO_SendCommand(&SDIO_CmdInitStructure);

      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 8003284:	f7ff be9e 	b.w	8002fc4 <CmdResp1Error>
  uint32_t scr[2] = {0, 0};

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
 8003288:	200e      	movs	r0, #14
 800328a:	e000      	b.n	800328e <SDEnWideBus+0x1d6>
      return(errorstatus);
    }
    else
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
      return(errorstatus);
 800328c:	2025      	movs	r0, #37	; 0x25
    {
      errorstatus = SD_REQUEST_NOT_APPLICABLE;
      return(errorstatus);
    }
  }
}
 800328e:	b002      	add	sp, #8
 8003290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003294:	200012fc 	.word	0x200012fc
 8003298:	200012f4 	.word	0x200012f4
 800329c:	20001228 	.word	0x20001228
 80032a0:	000fffff 	.word	0x000fffff
 80032a4:	40018000 	.word	0x40018000

080032a8 <SD_PowerON>:
	@param  None
    @retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_PowerON(void)
{
 80032a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /*!< Power ON Sequence -----------------------------------------------------*/
  /*!< Configure the SDIO peripheral */
  /*!< SDIOCLK = HCLK, SDIO_CK = HCLK/(2 + SDIO_INIT_CLK_DIV) */
  /*!< SDIO_CK for initialization should not exceed 400 KHz */  
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV;
 80032ac:	4865      	ldr	r0, [pc, #404]	; (8003444 <SD_PowerON+0x19c>)
 80032ae:	23b2      	movs	r3, #178	; 0xb2
 80032b0:	7503      	strb	r3, [r0, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80032b2:	2400      	movs	r4, #0
 80032b4:	6004      	str	r4, [r0, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80032b6:	6044      	str	r4, [r0, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80032b8:	6084      	str	r4, [r0, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 80032ba:	60c4      	str	r4, [r0, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 80032bc:	6104      	str	r4, [r0, #16]
  SDIO_Init(&SDIO_InitStructure);
 80032be:	f003 fa69 	bl	8006794 <SDIO_Init>

  /*!< Set Power State to ON */
  SDIO_SetPowerState(SDIO_PowerState_ON);
 80032c2:	2003      	movs	r0, #3
 80032c4:	f003 fa84 	bl	80067d0 <SDIO_SetPowerState>

  /*!< Enable SDIO Clock */
  SDIO_ClockCmd(ENABLE);
 80032c8:	2001      	movs	r0, #1
 80032ca:	f003 fa7b 	bl	80067c4 <SDIO_ClockCmd>

  /*!< CMD0: GO_IDLE_STATE ---------------------------------------------------*/
  /*!< No CMD response required */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 80032ce:	485e      	ldr	r0, [pc, #376]	; (8003448 <SD_PowerON+0x1a0>)
 80032d0:	6004      	str	r4, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_GO_IDLE_STATE;
 80032d2:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_No;
 80032d4:	6084      	str	r4, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80032d6:	60c4      	str	r4, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80032d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032dc:	6101      	str	r1, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80032de:	f003 fa97 	bl	8006810 <SDIO_SendCommand>
 80032e2:	f44f 3480 	mov.w	r4, #65536	; 0x10000
  SD_Error errorstatus = SD_OK;
  uint32_t timeout;

  timeout = SDIO_CMD0TIMEOUT; /*!< 10000 */

  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 80032e6:	2080      	movs	r0, #128	; 0x80
 80032e8:	f003 fadc 	bl	80068a4 <SDIO_GetFlagStatus>
 80032ec:	2800      	cmp	r0, #0
 80032ee:	d146      	bne.n	800337e <SD_PowerON+0xd6>
 80032f0:	3c01      	subs	r4, #1
 80032f2:	d1f8      	bne.n	80032e6 <SD_PowerON+0x3e>
 80032f4:	e041      	b.n	800337a <SD_PowerON+0xd2>
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
    return(errorstatus);
  }
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80032f6:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80032fa:	f003 fadd 	bl	80068b8 <SDIO_ClearFlag>
      if (errorstatus != SD_OK)
      {
        return(errorstatus);
      }

      response = SDIO_GetResponse(SDIO_RESP1);
 80032fe:	4620      	mov	r0, r4
 8003300:	f003 faa2 	bl	8006848 <SDIO_GetResponse>
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 8003304:	0fc6      	lsrs	r6, r0, #31
      count++;
 8003306:	3701      	adds	r7, #1
 8003308:	f64f 71ff 	movw	r1, #65535	; 0xffff
     or SD card 1.x */
  if (errorstatus == SD_OK)
  {
    /*!< SD CARD */
    /*!< Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 800330c:	2e00      	cmp	r6, #0
 800330e:	f040 808b 	bne.w	8003428 <SD_PowerON+0x180>
 8003312:	428f      	cmp	r7, r1
 8003314:	f000 8092 	beq.w	800343c <SD_PowerON+0x194>
    {

      /*!< SEND CMD55 APP_CMD with RCA as 0 */
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8003318:	4c4b      	ldr	r4, [pc, #300]	; (8003448 <SD_PowerON+0x1a0>)
 800331a:	6026      	str	r6, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 800331c:	f04f 0b37 	mov.w	fp, #55	; 0x37
 8003320:	f8c4 b004 	str.w	fp, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003324:	f04f 0a40 	mov.w	sl, #64	; 0x40
 8003328:	f8c4 a008 	str.w	sl, [r4, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800332c:	60e6      	str	r6, [r4, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800332e:	f44f 6980 	mov.w	r9, #1024	; 0x400
 8003332:	f8c4 9010 	str.w	r9, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003336:	4620      	mov	r0, r4
 8003338:	f003 fa6a 	bl	8006810 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 800333c:	4658      	mov	r0, fp
 800333e:	f7ff fe41 	bl	8002fc4 <CmdResp1Error>

      if (errorstatus != SD_OK)
 8003342:	282a      	cmp	r0, #42	; 0x2a
 8003344:	d178      	bne.n	8003438 <SD_PowerON+0x190>
      {
        return(errorstatus);
      }
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
 8003346:	f048 4300 	orr.w	r3, r8, #2147483648	; 0x80000000
 800334a:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800334e:	6021      	str	r1, [r4, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_OP_COND;
 8003350:	2029      	movs	r0, #41	; 0x29
 8003352:	6060      	str	r0, [r4, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003354:	f8c4 a008 	str.w	sl, [r4, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003358:	60e6      	str	r6, [r4, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800335a:	f8c4 9010 	str.w	r9, [r4, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800335e:	4620      	mov	r0, r4
 8003360:	f003 fa56 	bl	8006810 <SDIO_SendCommand>
static SD_Error CmdResp3Error(void)
{
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;
 8003364:	4c39      	ldr	r4, [pc, #228]	; (800344c <SD_PowerON+0x1a4>)

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
  {
    status = SDIO->STA;
 8003366:	6b62      	ldr	r2, [r4, #52]	; 0x34
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8003368:	f012 0f45 	tst.w	r2, #69	; 0x45
 800336c:	d0fb      	beq.n	8003366 <SD_PowerON+0xbe>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 800336e:	f012 0404 	ands.w	r4, r2, #4
 8003372:	d0c0      	beq.n	80032f6 <SD_PowerON+0x4e>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8003374:	2004      	movs	r0, #4
 8003376:	f003 fa9f 	bl	80068b8 <SDIO_ClearFlag>
  }

  if (timeout == 0)
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    return(errorstatus);
 800337a:	2503      	movs	r5, #3
 800337c:	e05f      	b.n	800343e <SD_PowerON+0x196>
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800337e:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003382:	f003 fa99 	bl	80068b8 <SDIO_ClearFlag>
  /*!< Send CMD8 to verify SD card interface operating condition */
  /*!< Argument: - [31:12]: Reserved (shall be set to '0')
               - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
               - [7:0]: Check Pattern (recommended 0xAA) */
  /*!< CMD Response: R7 */
  SDIO_CmdInitStructure.SDIO_Argument = SD_CHECK_PATTERN;
 8003386:	4830      	ldr	r0, [pc, #192]	; (8003448 <SD_PowerON+0x1a0>)
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_IF_COND;
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003388:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800338c:	2208      	movs	r2, #8
 800338e:	2340      	movs	r3, #64	; 0x40
 8003390:	2400      	movs	r4, #0
 8003392:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003396:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800339a:	6102      	str	r2, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 800339c:	f003 fa38 	bl	8006810 <SDIO_SendCommand>
{
  SD_Error errorstatus = SD_OK;
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;

  status = SDIO->STA;
 80033a0:	482a      	ldr	r0, [pc, #168]	; (800344c <SD_PowerON+0x1a4>)
 80033a2:	6b45      	ldr	r5, [r0, #52]	; 0x34
/**************************************************************************/
static SD_Error CmdResp7Error(void)
{
  SD_Error errorstatus = SD_OK;
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;
 80033a4:	f44f 3680 	mov.w	r6, #65536	; 0x10000

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 80033a8:	f015 0f45 	tst.w	r5, #69	; 0x45
 80033ac:	d104      	bne.n	80033b8 <SD_PowerON+0x110>
 80033ae:	b136      	cbz	r6, 80033be <SD_PowerON+0x116>
  {
    timeout--;
 80033b0:	3e01      	subs	r6, #1
    status = SDIO->STA;
 80033b2:	4d26      	ldr	r5, [pc, #152]	; (800344c <SD_PowerON+0x1a4>)
 80033b4:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 80033b6:	e7f7      	b.n	80033a8 <SD_PowerON+0x100>
  }

  if ((timeout == 0) || (status & SDIO_FLAG_CTIMEOUT))
 80033b8:	b10e      	cbz	r6, 80033be <SD_PowerON+0x116>
 80033ba:	0769      	lsls	r1, r5, #29
 80033bc:	d514      	bpl.n	80033e8 <SD_PowerON+0x140>
  {
    /*!< Card is not V2.0 complient or card does not support the set voltage range */
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 80033be:	2004      	movs	r0, #4
 80033c0:	f003 fa7a 	bl	80068b8 <SDIO_ClearFlag>
    SDType = SD_HIGH_CAPACITY;
  }
  else
  {
    /*!< CMD55 */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80033c4:	4820      	ldr	r0, [pc, #128]	; (8003448 <SD_PowerON+0x1a0>)
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80033c6:	2400      	movs	r4, #0
 80033c8:	2537      	movs	r5, #55	; 0x37
 80033ca:	e880 0030 	stmia.w	r0, {r4, r5}
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80033ce:	2140      	movs	r1, #64	; 0x40
 80033d0:	6081      	str	r1, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80033d2:	60c4      	str	r4, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80033d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033d8:	6102      	str	r2, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 80033da:	f003 fa19 	bl	8006810 <SDIO_SendCommand>
    errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80033de:	4628      	mov	r0, r5
 80033e0:	f7ff fdf0 	bl	8002fc4 <CmdResp1Error>
/**************************************************************************/
SD_Error SD_PowerON(void)
{
  SD_Error errorstatus = SD_OK;
  uint32_t response = 0, count = 0, validvoltage = 0;
  uint32_t SDType = SD_STD_CAPACITY;
 80033e4:	46a0      	mov	r8, r4
 80033e6:	e009      	b.n	80033fc <SD_PowerON+0x154>
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
    return(errorstatus);
  }

  if (status & SDIO_FLAG_CMDREND)
 80033e8:	066a      	lsls	r2, r5, #25
 80033ea:	d502      	bpl.n	80033f2 <SD_PowerON+0x14a>
  {
    /*!< Card is SD V2.0 compliant */
    errorstatus = SD_OK;
    SDIO_ClearFlag(SDIO_FLAG_CMDREND);
 80033ec:	2040      	movs	r0, #64	; 0x40
 80033ee:	f003 fa63 	bl	80068b8 <SDIO_ClearFlag>

  errorstatus = CmdResp7Error();

  if (errorstatus == SD_OK)
  {
    CardType = SDIO_STD_CAPACITY_SD_CARD_V2_0; /*!< SD Card 2.0 */
 80033f2:	2401      	movs	r4, #1
 80033f4:	4b16      	ldr	r3, [pc, #88]	; (8003450 <SD_PowerON+0x1a8>)
 80033f6:	601c      	str	r4, [r3, #0]
    SDType = SD_HIGH_CAPACITY;
 80033f8:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
    SDIO_SendCommand(&SDIO_CmdInitStructure);
    errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
  }
  /*!< CMD55 */
  SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80033fc:	4812      	ldr	r0, [pc, #72]	; (8003448 <SD_PowerON+0x1a0>)
 80033fe:	2600      	movs	r6, #0
 8003400:	6006      	str	r6, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8003402:	2437      	movs	r4, #55	; 0x37
 8003404:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003406:	2540      	movs	r5, #64	; 0x40
 8003408:	6085      	str	r5, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800340a:	60c6      	str	r6, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800340c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003410:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003412:	f003 f9fd 	bl	8006810 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003416:	4620      	mov	r0, r4
 8003418:	f7ff fdd4 	bl	8002fc4 <CmdResp1Error>
 800341c:	4605      	mov	r5, r0

  /*!< If errorstatus is Command TimeOut, it is a MMC card */
  /*!< If errorstatus is SD_OK it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  if (errorstatus == SD_OK)
 800341e:	282a      	cmp	r0, #42	; 0x2a
 8003420:	d10d      	bne.n	800343e <SD_PowerON+0x196>
 8003422:	4637      	mov	r7, r6
 8003424:	4630      	mov	r0, r6
 8003426:	e76f      	b.n	8003308 <SD_PowerON+0x60>

      response = SDIO_GetResponse(SDIO_RESP1);
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
      count++;
    }
    if (count >= SD_MAX_VOLT_TRIAL)
 8003428:	428f      	cmp	r7, r1
 800342a:	d007      	beq.n	800343c <SD_PowerON+0x194>
    {
      errorstatus = SD_INVALID_VOLTRANGE;
      return(errorstatus);
    }

    if (response &= SD_HIGH_CAPACITY)
 800342c:	0043      	lsls	r3, r0, #1
 800342e:	d506      	bpl.n	800343e <SD_PowerON+0x196>
    {
      CardType = SDIO_HIGH_CAPACITY_SD_CARD;
 8003430:	2002      	movs	r0, #2
 8003432:	4a07      	ldr	r2, [pc, #28]	; (8003450 <SD_PowerON+0x1a8>)
 8003434:	6010      	str	r0, [r2, #0]
 8003436:	e002      	b.n	800343e <SD_PowerON+0x196>
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
      SDIO_SendCommand(&SDIO_CmdInitStructure);

      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003438:	4605      	mov	r5, r0
 800343a:	e000      	b.n	800343e <SD_PowerON+0x196>
      count++;
    }
    if (count >= SD_MAX_VOLT_TRIAL)
    {
      errorstatus = SD_INVALID_VOLTRANGE;
      return(errorstatus);
 800343c:	251b      	movs	r5, #27
    }

  }/*!< else MMC Card */

  return(errorstatus);
}
 800343e:	4628      	mov	r0, r5
 8003440:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003444:	200012d8 	.word	0x200012d8
 8003448:	200012fc 	.word	0x200012fc
 800344c:	40018000 	.word	0x40018000
 8003450:	200012bc 	.word	0x200012bc

08003454 <SD_InitializeCards>:
	@param  None
    @retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_InitializeCards(void)
{
 8003454:	b538      	push	{r3, r4, r5, lr}
  SD_Error errorstatus = SD_OK;
  uint16_t rca = 0x01;

  if (SDIO_GetPowerState() == SDIO_PowerState_OFF)
 8003456:	f003 f9c1 	bl	80067dc <SDIO_GetPowerState>
 800345a:	2800      	cmp	r0, #0
 800345c:	f000 8094 	beq.w	8003588 <SD_InitializeCards+0x134>
  {
    errorstatus = SD_REQUEST_NOT_APPLICABLE;
    return(errorstatus);
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 8003460:	4b4f      	ldr	r3, [pc, #316]	; (80035a0 <SD_InitializeCards+0x14c>)
 8003462:	6818      	ldr	r0, [r3, #0]
 8003464:	2804      	cmp	r0, #4
 8003466:	d023      	beq.n	80034b0 <SD_InitializeCards+0x5c>
  {
    /*!< Send CMD2 ALL_SEND_CID */
    SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8003468:	484e      	ldr	r0, [pc, #312]	; (80035a4 <SD_InitializeCards+0x150>)
 800346a:	2500      	movs	r5, #0
 800346c:	6005      	str	r5, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_ALL_SEND_CID;
 800346e:	2202      	movs	r2, #2
 8003470:	6042      	str	r2, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 8003472:	21c0      	movs	r1, #192	; 0xc0
 8003474:	6081      	str	r1, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003476:	60c5      	str	r5, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800347c:	6104      	str	r4, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 800347e:	f003 f9c7 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
 8003482:	f7ff fc71 	bl	8002d68 <CmdResp2Error>
 8003486:	4604      	mov	r4, r0

    if (SD_OK != errorstatus)
 8003488:	282a      	cmp	r0, #42	; 0x2a
 800348a:	f040 8086 	bne.w	800359a <SD_InitializeCards+0x146>
    {
      return(errorstatus);
    }

    CID_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 800348e:	4628      	mov	r0, r5
 8003490:	f003 f9da 	bl	8006848 <SDIO_GetResponse>
 8003494:	4c44      	ldr	r4, [pc, #272]	; (80035a8 <SD_InitializeCards+0x154>)
 8003496:	6020      	str	r0, [r4, #0]
    CID_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 8003498:	2004      	movs	r0, #4
 800349a:	f003 f9d5 	bl	8006848 <SDIO_GetResponse>
 800349e:	6060      	str	r0, [r4, #4]
    CID_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 80034a0:	2008      	movs	r0, #8
 80034a2:	f003 f9d1 	bl	8006848 <SDIO_GetResponse>
 80034a6:	60a0      	str	r0, [r4, #8]
    CID_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 80034a8:	200c      	movs	r0, #12
 80034aa:	f003 f9cd 	bl	8006848 <SDIO_GetResponse>
 80034ae:	60e0      	str	r0, [r4, #12]
  }
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) ||  (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) ||  (SDIO_SECURE_DIGITAL_IO_COMBO_CARD == CardType)
 80034b0:	4b3b      	ldr	r3, [pc, #236]	; (80035a0 <SD_InitializeCards+0x14c>)
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	2801      	cmp	r0, #1
 80034b6:	d903      	bls.n	80034c0 <SD_InitializeCards+0x6c>
 80034b8:	2806      	cmp	r0, #6
 80034ba:	d001      	beq.n	80034c0 <SD_InitializeCards+0x6c>
      ||  (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 80034bc:	2802      	cmp	r0, #2
 80034be:	d136      	bne.n	800352e <SD_InitializeCards+0xda>
  {
    /*!< Send CMD3 SET_REL_ADDR with argument 0 */
    /*!< SD Card publishes its RCA. */
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80034c0:	4838      	ldr	r0, [pc, #224]	; (80035a4 <SD_InitializeCards+0x150>)
 80034c2:	2100      	movs	r1, #0
 80034c4:	6001      	str	r1, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_REL_ADDR;
 80034c6:	2203      	movs	r2, #3
 80034c8:	6042      	str	r2, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80034ca:	2440      	movs	r4, #64	; 0x40
 80034cc:	6084      	str	r4, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80034ce:	60c1      	str	r1, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80034d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034d4:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 80034d6:	f003 f99b 	bl	8006810 <SDIO_SendCommand>
{
  SD_Error errorstatus = SD_OK;
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
 80034da:	4934      	ldr	r1, [pc, #208]	; (80035ac <SD_InitializeCards+0x158>)

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
  {
    status = SDIO->STA;
 80034dc:	6b48      	ldr	r0, [r1, #52]	; 0x34
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 80034de:	f010 0f45 	tst.w	r0, #69	; 0x45
 80034e2:	d0fb      	beq.n	80034dc <SD_InitializeCards+0x88>
  {
    status = SDIO->STA;
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 80034e4:	0742      	lsls	r2, r0, #29
 80034e6:	d504      	bpl.n	80034f2 <SD_InitializeCards+0x9e>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 80034e8:	2004      	movs	r0, #4
 80034ea:	f003 f9e5 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 80034ee:	2403      	movs	r4, #3
 80034f0:	e053      	b.n	800359a <SD_InitializeCards+0x146>
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 80034f2:	f010 0401 	ands.w	r4, r0, #1
 80034f6:	d004      	beq.n	8003502 <SD_InitializeCards+0xae>
  {
    errorstatus = SD_CMD_CRC_FAIL;
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 80034f8:	2001      	movs	r0, #1
 80034fa:	f003 f9dd 	bl	80068b8 <SDIO_ClearFlag>
    return(errorstatus);
 80034fe:	2401      	movs	r4, #1
 8003500:	e04b      	b.n	800359a <SD_InitializeCards+0x146>
  }

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
 8003502:	f003 f99b 	bl	800683c <SDIO_GetCommandResponse>
 8003506:	2803      	cmp	r0, #3
 8003508:	d142      	bne.n	8003590 <SD_InitializeCards+0x13c>
    errorstatus = SD_ILLEGAL_CMD;
    return(errorstatus);
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800350a:	f240 50ff 	movw	r0, #1535	; 0x5ff
 800350e:	f003 f9d3 	bl	80068b8 <SDIO_ClearFlag>

  /*!< We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8003512:	4620      	mov	r0, r4
 8003514:	f003 f998 	bl	8006848 <SDIO_GetResponse>

  if (SD_ALLZERO == (response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)))
 8003518:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 800351c:	d101      	bne.n	8003522 <SD_InitializeCards+0xce>
  {
    *prca = (uint16_t) (response_r1 >> 16);
 800351e:	0c02      	lsrs	r2, r0, #16
 8003520:	e006      	b.n	8003530 <SD_InitializeCards+0xdc>
    return(errorstatus);
  }

  if (response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR)
 8003522:	0483      	lsls	r3, r0, #18
 8003524:	d436      	bmi.n	8003594 <SD_InitializeCards+0x140>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
  }

  if (response_r1 & SD_R6_ILLEGAL_CMD)
 8003526:	0444      	lsls	r4, r0, #17
 8003528:	d432      	bmi.n	8003590 <SD_InitializeCards+0x13c>
  {
    return(SD_ILLEGAL_CMD);
  }

  if (response_r1 & SD_R6_COM_CRC_FAILED)
 800352a:	0400      	lsls	r0, r0, #16
 800352c:	d434      	bmi.n	8003598 <SD_InitializeCards+0x144>
*/
/**************************************************************************/
SD_Error SD_InitializeCards(void)
{
  SD_Error errorstatus = SD_OK;
  uint16_t rca = 0x01;
 800352e:	2201      	movs	r2, #1
    {
      return(errorstatus);
    }
  }

  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 8003530:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <SD_InitializeCards+0x14c>)
 8003532:	6819      	ldr	r1, [r3, #0]
 8003534:	2904      	cmp	r1, #4
 8003536:	d029      	beq.n	800358c <SD_InitializeCards+0x138>
  {
    RCA = rca;
 8003538:	4d1d      	ldr	r5, [pc, #116]	; (80035b0 <SD_InitializeCards+0x15c>)
 800353a:	602a      	str	r2, [r5, #0]

    /*!< Send CMD9 SEND_CSD with argument as card's RCA */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)(rca << 16);
 800353c:	4c19      	ldr	r4, [pc, #100]	; (80035a4 <SD_InitializeCards+0x150>)
 800353e:	0410      	lsls	r0, r2, #16
 8003540:	6020      	str	r0, [r4, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_CSD;
 8003542:	2209      	movs	r2, #9
 8003544:	6062      	str	r2, [r4, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 8003546:	23c0      	movs	r3, #192	; 0xc0
 8003548:	60a3      	str	r3, [r4, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800354a:	2500      	movs	r5, #0
 800354c:	60e5      	str	r5, [r4, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800354e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003552:	6121      	str	r1, [r4, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003554:	4620      	mov	r0, r4
 8003556:	f003 f95b 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp2Error();
 800355a:	f7ff fc05 	bl	8002d68 <CmdResp2Error>
 800355e:	4604      	mov	r4, r0

    if (SD_OK != errorstatus)
 8003560:	282a      	cmp	r0, #42	; 0x2a
 8003562:	d11a      	bne.n	800359a <SD_InitializeCards+0x146>
    {
      return(errorstatus);
    }

    CSD_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 8003564:	4628      	mov	r0, r5
 8003566:	f003 f96f 	bl	8006848 <SDIO_GetResponse>
 800356a:	4d12      	ldr	r5, [pc, #72]	; (80035b4 <SD_InitializeCards+0x160>)
 800356c:	6028      	str	r0, [r5, #0]
    CSD_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 800356e:	2004      	movs	r0, #4
 8003570:	f003 f96a 	bl	8006848 <SDIO_GetResponse>
 8003574:	6068      	str	r0, [r5, #4]
    CSD_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 8003576:	2008      	movs	r0, #8
 8003578:	f003 f966 	bl	8006848 <SDIO_GetResponse>
 800357c:	60a8      	str	r0, [r5, #8]
    CSD_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 800357e:	200c      	movs	r0, #12
 8003580:	f003 f962 	bl	8006848 <SDIO_GetResponse>
 8003584:	60e8      	str	r0, [r5, #12]
 8003586:	e008      	b.n	800359a <SD_InitializeCards+0x146>
  uint16_t rca = 0x01;

  if (SDIO_GetPowerState() == SDIO_PowerState_OFF)
  {
    errorstatus = SD_REQUEST_NOT_APPLICABLE;
    return(errorstatus);
 8003588:	2425      	movs	r4, #37	; 0x25
 800358a:	e006      	b.n	800359a <SD_InitializeCards+0x146>
    CSD_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
  }

  errorstatus = SD_OK; /*!< All cards get intialized */

  return(errorstatus);
 800358c:	242a      	movs	r4, #42	; 0x2a
 800358e:	e004      	b.n	800359a <SD_InitializeCards+0x146>

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
  {
    errorstatus = SD_ILLEGAL_CMD;
    return(errorstatus);
 8003590:	2410      	movs	r4, #16
 8003592:	e002      	b.n	800359a <SD_InitializeCards+0x146>
    return(errorstatus);
  }

  if (response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR)
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 8003594:	2413      	movs	r4, #19
 8003596:	e000      	b.n	800359a <SD_InitializeCards+0x146>
    return(SD_ILLEGAL_CMD);
  }

  if (response_r1 & SD_R6_COM_CRC_FAILED)
  {
    return(SD_COM_CRC_FAILED);
 8003598:	240f      	movs	r4, #15
  }

  errorstatus = SD_OK; /*!< All cards get intialized */

  return(errorstatus);
}
 800359a:	4620      	mov	r0, r4
 800359c:	bd38      	pop	{r3, r4, r5, pc}
 800359e:	bf00      	nop
 80035a0:	200012bc 	.word	0x200012bc
 80035a4:	200012fc 	.word	0x200012fc
 80035a8:	200012c0 	.word	0x200012c0
 80035ac:	40018000 	.word	0x40018000
 80035b0:	200012f4 	.word	0x200012f4
 80035b4:	20001240 	.word	0x20001240

080035b8 <SD_GetCardInfo>:
			information.
    @retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_GetCardInfo(SD_CardInfo *cardinfo)
{
 80035b8:	b570      	push	{r4, r5, r6, lr}
  SD_Error errorstatus = SD_OK;
  uint8_t tmp = 0;

  cardinfo->CardType = (uint8_t)CardType;
 80035ba:	4b9e      	ldr	r3, [pc, #632]	; (8003834 <SD_GetCardInfo+0x27c>)
 80035bc:	681d      	ldr	r5, [r3, #0]
 80035be:	f880 5056 	strb.w	r5, [r0, #86]	; 0x56
  cardinfo->RCA = (uint16_t)RCA;
 80035c2:	499d      	ldr	r1, [pc, #628]	; (8003838 <SD_GetCardInfo+0x280>)
 80035c4:	680a      	ldr	r2, [r1, #0]
 80035c6:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54

  /*!< Byte 0 */
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
 80035ca:	4c9c      	ldr	r4, [pc, #624]	; (800383c <SD_GetCardInfo+0x284>)
 80035cc:	6826      	ldr	r6, [r4, #0]
 80035ce:	0e33      	lsrs	r3, r6, #24
  cardinfo->SD_csd.CSDStruct = (tmp & 0xC0) >> 6;
 80035d0:	0999      	lsrs	r1, r3, #6
 80035d2:	7001      	strb	r1, [r0, #0]
  cardinfo->SD_csd.SysSpecVersion = (tmp & 0x3C) >> 2;
 80035d4:	f3c3 0283 	ubfx	r2, r3, #2, #4
 80035d8:	7042      	strb	r2, [r0, #1]
  cardinfo->SD_csd.Reserved1 = tmp & 0x03;
 80035da:	f003 0303 	and.w	r3, r3, #3
 80035de:	7083      	strb	r3, [r0, #2]

  /*!< Byte 1 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x00FF0000) >> 16);
 80035e0:	f3c6 4107 	ubfx	r1, r6, #16, #8
  cardinfo->SD_csd.TAAC = tmp;
 80035e4:	70c1      	strb	r1, [r0, #3]

  /*!< Byte 2 */
  tmp = (uint8_t)((CSD_Tab[0] & 0x0000FF00) >> 8);
 80035e6:	f3c6 2207 	ubfx	r2, r6, #8, #8
  cardinfo->SD_csd.NSAC = tmp;
 80035ea:	7102      	strb	r2, [r0, #4]

  /*!< Byte 3 */
  tmp = (uint8_t)(CSD_Tab[0] & 0x000000FF);
 80035ec:	b2f6      	uxtb	r6, r6
  cardinfo->SD_csd.MaxBusClkFrec = tmp;
 80035ee:	7146      	strb	r6, [r0, #5]

  /*!< Byte 4 */
  tmp = (uint8_t)((CSD_Tab[1] & 0xFF000000) >> 24);
 80035f0:	6863      	ldr	r3, [r4, #4]
  cardinfo->SD_csd.CardComdClasses = tmp << 4;
 80035f2:	0e19      	lsrs	r1, r3, #24
 80035f4:	010a      	lsls	r2, r1, #4
 80035f6:	80c2      	strh	r2, [r0, #6]

  /*!< Byte 5 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x00FF0000) >> 16);
 80035f8:	f3c3 4607 	ubfx	r6, r3, #16, #8
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
 80035fc:	88c1      	ldrh	r1, [r0, #6]
 80035fe:	b28a      	uxth	r2, r1
 8003600:	ea42 1116 	orr.w	r1, r2, r6, lsr #4
 8003604:	80c1      	strh	r1, [r0, #6]
  cardinfo->SD_csd.RdBlockLen = tmp & 0x0F;
 8003606:	f006 060f 	and.w	r6, r6, #15
 800360a:	7206      	strb	r6, [r0, #8]

  /*!< Byte 6 */
  tmp = (uint8_t)((CSD_Tab[1] & 0x0000FF00) >> 8);
 800360c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003610:	b2d1      	uxtb	r1, r2
  cardinfo->SD_csd.PartBlockRead = (tmp & 0x80) >> 7;
 8003612:	09ce      	lsrs	r6, r1, #7
 8003614:	7246      	strb	r6, [r0, #9]
  cardinfo->SD_csd.WrBlockMisalign = (tmp & 0x40) >> 6;
 8003616:	f3c2 1680 	ubfx	r6, r2, #6, #1
 800361a:	7286      	strb	r6, [r0, #10]
  cardinfo->SD_csd.RdBlockMisalign = (tmp & 0x20) >> 5;
 800361c:	f3c2 1640 	ubfx	r6, r2, #5, #1
 8003620:	72c6      	strb	r6, [r0, #11]
  cardinfo->SD_csd.DSRImpl = (tmp & 0x10) >> 4;
 8003622:	f3c2 1600 	ubfx	r6, r2, #4, #1
 8003626:	7306      	strb	r6, [r0, #12]
  cardinfo->SD_csd.Reserved2 = 0; /*!< Reserved */
 8003628:	2600      	movs	r6, #0
 800362a:	7346      	strb	r6, [r0, #13]

  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
 800362c:	2d01      	cmp	r5, #1
 800362e:	d83c      	bhi.n	80036aa <SD_GetCardInfo+0xf2>
  {
    cardinfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 8003630:	f002 0603 	and.w	r6, r2, #3
 8003634:	02b1      	lsls	r1, r6, #10
 8003636:	6101      	str	r1, [r0, #16]

    /*!< Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
 8003638:	6905      	ldr	r5, [r0, #16]
  /*!< Byte 13 */
  tmp = (uint8_t)((SDSTATUS_Tab[13] & 0x3));
  cardstatus->ERASE_OFFSET = tmp;
 
  return(errorstatus);
}
 800363a:	b2db      	uxtb	r3, r3
  {
    cardinfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;

    /*!< Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
 800363c:	ea45 0283 	orr.w	r2, r5, r3, lsl #2
 8003640:	6102      	str	r2, [r0, #16]

    /*!< Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 8003642:	68a4      	ldr	r4, [r4, #8]
 8003644:	0e26      	lsrs	r6, r4, #24
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 8003646:	6901      	ldr	r1, [r0, #16]
 8003648:	ea41 1596 	orr.w	r5, r1, r6, lsr #6
 800364c:	6105      	str	r5, [r0, #16]

    cardinfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 800364e:	f3c6 03c2 	ubfx	r3, r6, #3, #3
 8003652:	7503      	strb	r3, [r0, #20]
    cardinfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 8003654:	f006 0207 	and.w	r2, r6, #7
 8003658:	7542      	strb	r2, [r0, #21]

    /*!< Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 800365a:	f3c4 4607 	ubfx	r6, r4, #16, #8
    cardinfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 800365e:	0971      	lsrs	r1, r6, #5
 8003660:	7581      	strb	r1, [r0, #22]
    cardinfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8003662:	f3c6 0582 	ubfx	r5, r6, #2, #3
 8003666:	75c5      	strb	r5, [r0, #23]
    cardinfo->SD_csd.DeviceSizeMul = (tmp & 0x03) << 1;
 8003668:	f006 0303 	and.w	r3, r6, #3
 800366c:	005a      	lsls	r2, r3, #1
 800366e:	7602      	strb	r2, [r0, #24]
    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8003670:	f3c4 2107 	ubfx	r1, r4, #8, #8
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 8003674:	7e04      	ldrb	r4, [r0, #24]
 8003676:	ea44 16d1 	orr.w	r6, r4, r1, lsr #7
 800367a:	7606      	strb	r6, [r0, #24]
    
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
 800367c:	6906      	ldr	r6, [r0, #16]
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 800367e:	7e05      	ldrb	r5, [r0, #24]
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 8003680:	7a02      	ldrb	r2, [r0, #8]
 8003682:	2301      	movs	r3, #1
 8003684:	fa03 f402 	lsl.w	r4, r3, r2
 8003688:	6504      	str	r4, [r0, #80]	; 0x50
    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
    
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 800368a:	3502      	adds	r5, #2
 800368c:	fa03 f205 	lsl.w	r2, r3, r5
 8003690:	17d5      	asrs	r5, r2, #31
 8003692:	fba2 2304 	umull	r2, r3, r2, r4
 8003696:	fb04 3305 	mla	r3, r4, r5, r3
    cardinfo->SD_csd.DeviceSizeMul = (tmp & 0x03) << 1;
    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
    
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
 800369a:	3601      	adds	r6, #1
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
 800369c:	fba2 4506 	umull	r4, r5, r2, r6
 80036a0:	fb06 5503 	mla	r5, r6, r3, r5
 80036a4:	e9c0 4512 	strd	r4, r5, [r0, #72]	; 0x48
 80036a8:	e01c      	b.n	80036e4 <SD_GetCardInfo+0x12c>
  }
  else if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 80036aa:	2d02      	cmp	r5, #2
 80036ac:	d11a      	bne.n	80036e4 <SD_GetCardInfo+0x12c>
  {
    /*!< Byte 7 */
    tmp = (uint8_t)(CSD_Tab[1] & 0x000000FF);
    cardinfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 80036ae:	f003 053f 	and.w	r5, r3, #63	; 0x3f
 80036b2:	042b      	lsls	r3, r5, #16
 80036b4:	6103      	str	r3, [r0, #16]

    /*!< Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 80036b6:	68a4      	ldr	r4, [r4, #8]

    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
 80036b8:	6901      	ldr	r1, [r0, #16]
  /*!< Byte 13 */
  tmp = (uint8_t)((SDSTATUS_Tab[13] & 0x3));
  cardstatus->ERASE_OFFSET = tmp;
 
  return(errorstatus);
}
 80036ba:	0e22      	lsrs	r2, r4, #24
    cardinfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;

    /*!< Byte 8 */
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);

    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
 80036bc:	ea41 2502 	orr.w	r5, r1, r2, lsl #8
 80036c0:	6105      	str	r5, [r0, #16]

    /*!< Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);

    cardinfo->SD_csd.DeviceSize |= (tmp);
 80036c2:	6903      	ldr	r3, [r0, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);

    cardinfo->SD_csd.DeviceSize |= (tmp << 8);

    /*!< Byte 9 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 80036c4:	f3c4 4107 	ubfx	r1, r4, #16, #8

    cardinfo->SD_csd.DeviceSize |= (tmp);
 80036c8:	ea41 0203 	orr.w	r2, r1, r3
 80036cc:	6102      	str	r2, [r0, #16]

    /*!< Byte 10 */
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 80036ce:	f3c4 2107 	ubfx	r1, r4, #8, #8
    /* nemui fixed due to SD2.00 Capacity fomula is Size = (C_SIZE+1)~2^19 */
    cardinfo->CardCapacity = (uint64_t)(cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
 80036d2:	6904      	ldr	r4, [r0, #16]
 80036d4:	1c65      	adds	r5, r4, #1
 80036d6:	0b6b      	lsrs	r3, r5, #13
 80036d8:	64c3      	str	r3, [r0, #76]	; 0x4c
 80036da:	04ea      	lsls	r2, r5, #19
 80036dc:	6482      	str	r2, [r0, #72]	; 0x48
    cardinfo->CardBlockSize = 512;    
 80036de:	f44f 7400 	mov.w	r4, #512	; 0x200
 80036e2:	6504      	str	r4, [r0, #80]	; 0x50
  }


  cardinfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 80036e4:	f3c1 1480 	ubfx	r4, r1, #6, #1
 80036e8:	7644      	strb	r4, [r0, #25]
  cardinfo->SD_csd.EraseGrMul = (tmp & 0x3F) << 1;
 80036ea:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80036ee:	004a      	lsls	r2, r1, #1
 80036f0:	7682      	strb	r2, [r0, #26]

  /*!< Byte 11 */
  tmp = (uint8_t)(CSD_Tab[2] & 0x000000FF);
 80036f2:	4d52      	ldr	r5, [pc, #328]	; (800383c <SD_GetCardInfo+0x284>)
 80036f4:	68ab      	ldr	r3, [r5, #8]
  cardinfo->SD_csd.EraseGrMul |= (tmp & 0x80) >> 7;
 80036f6:	7e84      	ldrb	r4, [r0, #26]
 80036f8:	f3c3 11c0 	ubfx	r1, r3, #7, #1
 80036fc:	ea44 0201 	orr.w	r2, r4, r1
 8003700:	7682      	strb	r2, [r0, #26]
  cardinfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8003702:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003706:	76c3      	strb	r3, [r0, #27]

  /*!< Byte 12 */
  tmp = (uint8_t)((CSD_Tab[3] & 0xFF000000) >> 24);
 8003708:	68ed      	ldr	r5, [r5, #12]
 800370a:	0e2c      	lsrs	r4, r5, #24
  cardinfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 800370c:	09e1      	lsrs	r1, r4, #7
 800370e:	7701      	strb	r1, [r0, #28]
  cardinfo->SD_csd.ManDeflECC = (tmp & 0x60) >> 5;
 8003710:	f3c4 1241 	ubfx	r2, r4, #5, #2
 8003714:	7742      	strb	r2, [r0, #29]
  cardinfo->SD_csd.WrSpeedFact = (tmp & 0x1C) >> 2;
 8003716:	f3c4 0382 	ubfx	r3, r4, #2, #3
 800371a:	7783      	strb	r3, [r0, #30]
  cardinfo->SD_csd.MaxWrBlockLen = (tmp & 0x03) << 2;
 800371c:	f004 0403 	and.w	r4, r4, #3
 8003720:	00a1      	lsls	r1, r4, #2
 8003722:	77c1      	strb	r1, [r0, #31]

  /*!< Byte 13 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x00FF0000) >> 16);
 8003724:	f3c5 4207 	ubfx	r2, r5, #16, #8
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
 8003728:	7fc3      	ldrb	r3, [r0, #31]
 800372a:	ea43 1492 	orr.w	r4, r3, r2, lsr #6
 800372e:	77c4      	strb	r4, [r0, #31]
  cardinfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 8003730:	f3c2 1140 	ubfx	r1, r2, #5, #1
 8003734:	f880 1020 	strb.w	r1, [r0, #32]
  cardinfo->SD_csd.Reserved3 = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  cardinfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 800373e:	f002 0201 	and.w	r2, r2, #1
 8003742:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22

  /*!< Byte 14 */
  tmp = (uint8_t)((CSD_Tab[3] & 0x0000FF00) >> 8);
 8003746:	f3c5 2407 	ubfx	r4, r5, #8, #8
  cardinfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 800374a:	09e1      	lsrs	r1, r4, #7
 800374c:	f880 1023 	strb.w	r1, [r0, #35]	; 0x23
  cardinfo->SD_csd.CopyFlag = (tmp & 0x40) >> 6;
 8003750:	f3c4 1380 	ubfx	r3, r4, #6, #1
 8003754:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  cardinfo->SD_csd.PermWrProtect = (tmp & 0x20) >> 5;
 8003758:	f3c4 1240 	ubfx	r2, r4, #5, #1
 800375c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
  cardinfo->SD_csd.TempWrProtect = (tmp & 0x10) >> 4;
 8003760:	f3c4 1100 	ubfx	r1, r4, #4, #1
 8003764:	f880 1026 	strb.w	r1, [r0, #38]	; 0x26
  cardinfo->SD_csd.FileFormat = (tmp & 0x0C) >> 2;
 8003768:	f3c4 0381 	ubfx	r3, r4, #2, #2
 800376c:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
  cardinfo->SD_csd.ECC = (tmp & 0x03);
 8003770:	f004 0403 	and.w	r4, r4, #3
 8003774:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28

  /*!< Byte 15 */
  tmp = (uint8_t)(CSD_Tab[3] & 0x000000FF);
  cardinfo->SD_csd.CSD_CRC = (tmp & 0xFE) >> 1;
 8003778:	f3c5 0546 	ubfx	r5, r5, #1, #7
 800377c:	f880 5029 	strb.w	r5, [r0, #41]	; 0x29
  cardinfo->SD_csd.Reserved4 = 1;
 8003780:	2101      	movs	r1, #1
 8003782:	f880 102a 	strb.w	r1, [r0, #42]	; 0x2a


  /*!< Byte 0 */
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
 8003786:	4b2e      	ldr	r3, [pc, #184]	; (8003840 <SD_GetCardInfo+0x288>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	0e14      	lsrs	r4, r2, #24
  cardinfo->SD_cid.ManufacturerID = tmp;
 800378c:	f880 402c 	strb.w	r4, [r0, #44]	; 0x2c

  /*!< Byte 1 */
  tmp = (uint8_t)((CID_Tab[0] & 0x00FF0000) >> 16);
 8003790:	f3c2 4507 	ubfx	r5, r2, #16, #8
  cardinfo->SD_cid.OEM_AppliID = tmp << 8;
 8003794:	022c      	lsls	r4, r5, #8
 8003796:	85c4      	strh	r4, [r0, #46]	; 0x2e

  /*!< Byte 2 */
  tmp = (uint8_t)((CID_Tab[0] & 0x000000FF00) >> 8);
  cardinfo->SD_cid.OEM_AppliID |= tmp;
 8003798:	8dc5      	ldrh	r5, [r0, #46]	; 0x2e
 800379a:	b2ac      	uxth	r4, r5
  /*!< Byte 1 */
  tmp = (uint8_t)((CID_Tab[0] & 0x00FF0000) >> 16);
  cardinfo->SD_cid.OEM_AppliID = tmp << 8;

  /*!< Byte 2 */
  tmp = (uint8_t)((CID_Tab[0] & 0x000000FF00) >> 8);
 800379c:	f3c2 2507 	ubfx	r5, r2, #8, #8
  cardinfo->SD_cid.OEM_AppliID |= tmp;
 80037a0:	432c      	orrs	r4, r5
 80037a2:	85c4      	strh	r4, [r0, #46]	; 0x2e

  /*!< Byte 3 */
  tmp = (uint8_t)(CID_Tab[0] & 0x000000FF);
  cardinfo->SD_cid.ProdName1 = tmp << 24;
 80037a4:	0612      	lsls	r2, r2, #24
 80037a6:	6302      	str	r2, [r0, #48]	; 0x30

  /*!< Byte 4 */
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
 80037a8:	685a      	ldr	r2, [r3, #4]
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
 80037aa:	6b04      	ldr	r4, [r0, #48]	; 0x30
  /*!< Byte 13 */
  tmp = (uint8_t)((SDSTATUS_Tab[13] & 0x3));
  cardstatus->ERASE_OFFSET = tmp;
 
  return(errorstatus);
}
 80037ac:	0e15      	lsrs	r5, r2, #24
  tmp = (uint8_t)(CID_Tab[0] & 0x000000FF);
  cardinfo->SD_cid.ProdName1 = tmp << 24;

  /*!< Byte 4 */
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
 80037ae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80037b2:	6304      	str	r4, [r0, #48]	; 0x30

  /*!< Byte 5 */
  tmp = (uint8_t)((CID_Tab[1] & 0x00FF0000) >> 16);
  cardinfo->SD_cid.ProdName1 |= tmp << 8;
 80037b4:	6b04      	ldr	r4, [r0, #48]	; 0x30
  /*!< Byte 4 */
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
  cardinfo->SD_cid.ProdName1 |= tmp << 16;

  /*!< Byte 5 */
  tmp = (uint8_t)((CID_Tab[1] & 0x00FF0000) >> 16);
 80037b6:	f3c2 4507 	ubfx	r5, r2, #16, #8
  cardinfo->SD_cid.ProdName1 |= tmp << 8;
 80037ba:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80037be:	6304      	str	r4, [r0, #48]	; 0x30

  /*!< Byte 6 */
  tmp = (uint8_t)((CID_Tab[1] & 0x0000FF00) >> 8);
  cardinfo->SD_cid.ProdName1 |= tmp;
 80037c0:	6b04      	ldr	r4, [r0, #48]	; 0x30
  /*!< Byte 5 */
  tmp = (uint8_t)((CID_Tab[1] & 0x00FF0000) >> 16);
  cardinfo->SD_cid.ProdName1 |= tmp << 8;

  /*!< Byte 6 */
  tmp = (uint8_t)((CID_Tab[1] & 0x0000FF00) >> 8);
 80037c2:	f3c2 2507 	ubfx	r5, r2, #8, #8
  cardinfo->SD_cid.ProdName1 |= tmp;
 80037c6:	432c      	orrs	r4, r5
 80037c8:	6304      	str	r4, [r0, #48]	; 0x30

  /*!< Byte 7 */
  tmp = (uint8_t)(CID_Tab[1] & 0x000000FF);
 80037ca:	b2d2      	uxtb	r2, r2
  cardinfo->SD_cid.ProdName2 = tmp;
 80037cc:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34

  /*!< Byte 8 */
  tmp = (uint8_t)((CID_Tab[2] & 0xFF000000) >> 24);
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	0e15      	lsrs	r5, r2, #24
  cardinfo->SD_cid.ProdRev = tmp;
 80037d4:	f880 5035 	strb.w	r5, [r0, #53]	; 0x35

  /*!< Byte 9 */
  tmp = (uint8_t)((CID_Tab[2] & 0x00FF0000) >> 16);
 80037d8:	f3c2 4407 	ubfx	r4, r2, #16, #8
  cardinfo->SD_cid.ProdSN = tmp << 24;
 80037dc:	0625      	lsls	r5, r4, #24
 80037de:	6385      	str	r5, [r0, #56]	; 0x38

  /*!< Byte 10 */
  tmp = (uint8_t)((CID_Tab[2] & 0x0000FF00) >> 8);
  cardinfo->SD_cid.ProdSN |= tmp << 16;
 80037e0:	6b84      	ldr	r4, [r0, #56]	; 0x38
  /*!< Byte 9 */
  tmp = (uint8_t)((CID_Tab[2] & 0x00FF0000) >> 16);
  cardinfo->SD_cid.ProdSN = tmp << 24;

  /*!< Byte 10 */
  tmp = (uint8_t)((CID_Tab[2] & 0x0000FF00) >> 8);
 80037e2:	f3c2 2507 	ubfx	r5, r2, #8, #8
  cardinfo->SD_cid.ProdSN |= tmp << 16;
 80037e6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80037ea:	6384      	str	r4, [r0, #56]	; 0x38

  /*!< Byte 11 */
  tmp = (uint8_t)(CID_Tab[2] & 0x000000FF);
  cardinfo->SD_cid.ProdSN |= tmp << 8;
 80037ec:	6b84      	ldr	r4, [r0, #56]	; 0x38
  /*!< Byte 13 */
  tmp = (uint8_t)((SDSTATUS_Tab[13] & 0x3));
  cardstatus->ERASE_OFFSET = tmp;
 
  return(errorstatus);
}
 80037ee:	b2d2      	uxtb	r2, r2
  tmp = (uint8_t)((CID_Tab[2] & 0x0000FF00) >> 8);
  cardinfo->SD_cid.ProdSN |= tmp << 16;

  /*!< Byte 11 */
  tmp = (uint8_t)(CID_Tab[2] & 0x000000FF);
  cardinfo->SD_cid.ProdSN |= tmp << 8;
 80037f0:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
 80037f4:	6384      	str	r4, [r0, #56]	; 0x38

  /*!< Byte 12 */
  tmp = (uint8_t)((CID_Tab[3] & 0xFF000000) >> 24);
 80037f6:	68db      	ldr	r3, [r3, #12]
  cardinfo->SD_cid.ProdSN |= tmp;
 80037f8:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80037fa:	ea42 6413 	orr.w	r4, r2, r3, lsr #24
 80037fe:	6384      	str	r4, [r0, #56]	; 0x38

  /*!< Byte 13 */
  tmp = (uint8_t)((CID_Tab[3] & 0x00FF0000) >> 16);
 8003800:	f3c3 4207 	ubfx	r2, r3, #16, #8
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 8003804:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8003808:	ea44 1412 	orr.w	r4, r4, r2, lsr #4
 800380c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 8003810:	f002 020f 	and.w	r2, r2, #15
 8003814:	0214      	lsls	r4, r2, #8
 8003816:	87c4      	strh	r4, [r0, #62]	; 0x3e

  /*!< Byte 14 */
  tmp = (uint8_t)((CID_Tab[3] & 0x0000FF00) >> 8);
  cardinfo->SD_cid.ManufactDate |= tmp;
 8003818:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 800381a:	b292      	uxth	r2, r2
  tmp = (uint8_t)((CID_Tab[3] & 0x00FF0000) >> 16);
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;

  /*!< Byte 14 */
  tmp = (uint8_t)((CID_Tab[3] & 0x0000FF00) >> 8);
 800381c:	f3c3 2407 	ubfx	r4, r3, #8, #8
  cardinfo->SD_cid.ManufactDate |= tmp;
 8003820:	4322      	orrs	r2, r4
 8003822:	87c2      	strh	r2, [r0, #62]	; 0x3e

  /*!< Byte 15 */
  tmp = (uint8_t)(CID_Tab[3] & 0x000000FF);
  cardinfo->SD_cid.CID_CRC = (tmp & 0xFE) >> 1;
 8003824:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8003828:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  cardinfo->SD_cid.Reserved2 = 1;
 800382c:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
  
  return(errorstatus);
}
 8003830:	202a      	movs	r0, #42	; 0x2a
 8003832:	bd70      	pop	{r4, r5, r6, pc}
 8003834:	200012bc 	.word	0x200012bc
 8003838:	200012f4 	.word	0x200012f4
 800383c:	20001240 	.word	0x20001240
 8003840:	200012c0 	.word	0x200012c0

08003844 <SD_EnableWideBusOperation>:
		@arg SDIO_BusWide_1b: 1-bit data transfer
    @retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_EnableWideBusOperation(uint32_t WideMode)
{
 8003844:	b538      	push	{r3, r4, r5, lr}
 8003846:	4605      	mov	r5, r0
  SD_Error errorstatus = SD_OK;

  /*!< MMC Card doesn't support this feature */
  if (SDIO_MULTIMEDIA_CARD == CardType)
 8003848:	4b19      	ldr	r3, [pc, #100]	; (80038b0 <SD_EnableWideBusOperation+0x6c>)
 800384a:	6818      	ldr	r0, [r3, #0]
 800384c:	2803      	cmp	r0, #3
 800384e:	d02b      	beq.n	80038a8 <SD_EnableWideBusOperation+0x64>
  {
    errorstatus = SD_UNSUPPORTED_FEATURE;
    return(errorstatus);
  }
  else if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 8003850:	2802      	cmp	r0, #2
 8003852:	d827      	bhi.n	80038a4 <SD_EnableWideBusOperation+0x60>
  {
    if (SDIO_BusWide_8b == WideMode)
 8003854:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8003858:	d026      	beq.n	80038a8 <SD_EnableWideBusOperation+0x64>
    {
      errorstatus = SD_UNSUPPORTED_FEATURE;
      return(errorstatus);
    }
    else if (SDIO_BusWide_4b == WideMode)
 800385a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800385e:	d10f      	bne.n	8003880 <SD_EnableWideBusOperation+0x3c>
    {
      errorstatus = SDEnWideBus(ENABLE);
 8003860:	2001      	movs	r0, #1
 8003862:	f7ff fc29 	bl	80030b8 <SDEnWideBus>
 8003866:	4604      	mov	r4, r0

      if (SD_OK == errorstatus)
 8003868:	282a      	cmp	r0, #42	; 0x2a
 800386a:	d11e      	bne.n	80038aa <SD_EnableWideBusOperation+0x66>
      {
        /*!< Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 800386c:	4811      	ldr	r0, [pc, #68]	; (80038b4 <SD_EnableWideBusOperation+0x70>)
 800386e:	2301      	movs	r3, #1
 8003870:	7503      	strb	r3, [r0, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003872:	2100      	movs	r1, #0
 8003874:	6001      	str	r1, [r0, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003876:	6041      	str	r1, [r0, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003878:	6081      	str	r1, [r0, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_4b;
 800387a:	60c5      	str	r5, [r0, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 800387c:	6101      	str	r1, [r0, #16]
 800387e:	e00e      	b.n	800389e <SD_EnableWideBusOperation+0x5a>
        SDIO_Init(&SDIO_InitStructure);
      }
    }
    else
    {
      errorstatus = SDEnWideBus(DISABLE);
 8003880:	2000      	movs	r0, #0
 8003882:	f7ff fc19 	bl	80030b8 <SDEnWideBus>
 8003886:	4604      	mov	r4, r0

      if (SD_OK == errorstatus)
 8003888:	282a      	cmp	r0, #42	; 0x2a
 800388a:	d10e      	bne.n	80038aa <SD_EnableWideBusOperation+0x66>
      {
        /*!< Configure the SDIO peripheral */
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 800388c:	4809      	ldr	r0, [pc, #36]	; (80038b4 <SD_EnableWideBusOperation+0x70>)
 800388e:	2101      	movs	r1, #1
 8003890:	7501      	strb	r1, [r0, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003892:	2200      	movs	r2, #0
 8003894:	6002      	str	r2, [r0, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003896:	6042      	str	r2, [r0, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003898:	6082      	str	r2, [r0, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 800389a:	60c2      	str	r2, [r0, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 800389c:	6102      	str	r2, [r0, #16]
        SDIO_Init(&SDIO_InitStructure);
 800389e:	f002 ff79 	bl	8006794 <SDIO_Init>
 80038a2:	e002      	b.n	80038aa <SD_EnableWideBusOperation+0x66>
    @retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_EnableWideBusOperation(uint32_t WideMode)
{
  SD_Error errorstatus = SD_OK;
 80038a4:	242a      	movs	r4, #42	; 0x2a
 80038a6:	e000      	b.n	80038aa <SD_EnableWideBusOperation+0x66>

  /*!< MMC Card doesn't support this feature */
  if (SDIO_MULTIMEDIA_CARD == CardType)
  {
    errorstatus = SD_UNSUPPORTED_FEATURE;
    return(errorstatus);
 80038a8:	2427      	movs	r4, #39	; 0x27
      }
    }
  }

  return(errorstatus);
}
 80038aa:	4620      	mov	r0, r4
 80038ac:	bd38      	pop	{r3, r4, r5, pc}
 80038ae:	bf00      	nop
 80038b0:	200012bc 	.word	0x200012bc
 80038b4:	200012d8 	.word	0x200012d8

080038b8 <SD_SetDeviceMode>:
/**************************************************************************/
SD_Error SD_SetDeviceMode(uint32_t Mode)
{
  SD_Error errorstatus = SD_OK;

  if ((Mode == SD_DMA_MODE) || (Mode == SD_INTERRUPT_MODE) || (Mode == SD_POLLING_MODE))
 80038b8:	2802      	cmp	r0, #2
 80038ba:	d803      	bhi.n	80038c4 <SD_SetDeviceMode+0xc>
  {
    DeviceMode = Mode;
 80038bc:	4b02      	ldr	r3, [pc, #8]	; (80038c8 <SD_SetDeviceMode+0x10>)
 80038be:	6018      	str	r0, [r3, #0]
    @retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_SetDeviceMode(uint32_t Mode)
{
  SD_Error errorstatus = SD_OK;
 80038c0:	202a      	movs	r0, #42	; 0x2a
 80038c2:	4770      	bx	lr
  {
    DeviceMode = Mode;
  }
  else
  {
    errorstatus = SD_INVALID_PARAMETER;
 80038c4:	2026      	movs	r0, #38	; 0x26
  }
  return(errorstatus);

}
 80038c6:	4770      	bx	lr
 80038c8:	20000028 	.word	0x20000028

080038cc <SD_SelectDeselect>:
	@param  addr: Address of the Card to be selected.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_SelectDeselect(uint32_t addr)
{
 80038cc:	b510      	push	{r4, lr}
  SD_Error errorstatus = SD_OK;

  /*!< Send CMD7 SDIO_SEL_DESEL_CARD */
  SDIO_CmdInitStructure.SDIO_Argument =  addr;
 80038ce:	4b09      	ldr	r3, [pc, #36]	; (80038f4 <SD_SelectDeselect+0x28>)
 80038d0:	6018      	str	r0, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEL_DESEL_CARD;
 80038d2:	2407      	movs	r4, #7
 80038d4:	605c      	str	r4, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80038d6:	2240      	movs	r2, #64	; 0x40
 80038d8:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80038da:	2000      	movs	r0, #0
 80038dc:	60d8      	str	r0, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80038de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038e2:	6119      	str	r1, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80038e4:	4618      	mov	r0, r3
 80038e6:	f002 ff93 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SEL_DESEL_CARD);
 80038ea:	4620      	mov	r0, r4

  return(errorstatus);
}
 80038ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
  SDIO_SendCommand(&SDIO_CmdInitStructure);

  errorstatus = CmdResp1Error(SD_CMD_SEL_DESEL_CARD);
 80038f0:	f7ff bb68 	b.w	8002fc4 <CmdResp1Error>
 80038f4:	200012fc 	.word	0x200012fc

080038f8 <SD_Init>:
	@param  None
    @retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_Init(void)
{
 80038f8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  NVIC_InitTypeDef NVIC_InitStructure;
  SD_Error errorstatus = SD_OK;
 
  /* SDIO Peripheral Low Level Init */
  /*!< GPIOC and GPIOD Periph clock enable */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD | SD_DETECT_GPIO_CLK, ENABLE);
 80038fa:	20b0      	movs	r0, #176	; 0xb0
 80038fc:	2101      	movs	r1, #1
 80038fe:	f002 fcc5 	bl	800628c <RCC_APB2PeriphClockCmd>

  /*!< Configure PC.08, PC.09, PC.10, PC.11, PC.12 pin: D0, D1, D2, D3, CLK pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 | GPIO_Pin_12;
 8003902:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003906:	f8ad 3000 	strh.w	r3, [sp]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800390a:	2003      	movs	r0, #3
 800390c:	f88d 0002 	strb.w	r0, [sp, #2]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003910:	2118      	movs	r1, #24
 8003912:	f88d 1003 	strb.w	r1, [sp, #3]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003916:	482a      	ldr	r0, [pc, #168]	; (80039c0 <SD_Init+0xc8>)
 8003918:	4669      	mov	r1, sp
 800391a:	f002 fb51 	bl	8005fc0 <GPIO_Init>

  /*!< Configure PD.02 CMD line */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 800391e:	2204      	movs	r2, #4
 8003920:	f8ad 2000 	strh.w	r2, [sp]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003924:	4827      	ldr	r0, [pc, #156]	; (80039c4 <SD_Init+0xcc>)
 8003926:	4669      	mov	r1, sp
 8003928:	f002 fb4a 	bl	8005fc0 <GPIO_Init>

  /*!< Configure SD_SPI_DETECT_PIN pin: SD Card detect pin */
  GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
 800392c:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8003930:	f8ad 5000 	strh.w	r5, [sp]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8003934:	2348      	movs	r3, #72	; 0x48
 8003936:	f88d 3003 	strb.w	r3, [sp, #3]
  GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);
 800393a:	4823      	ldr	r0, [pc, #140]	; (80039c8 <SD_Init+0xd0>)
 800393c:	4669      	mov	r1, sp
 800393e:	f002 fb3f 	bl	8005fc0 <GPIO_Init>
  
  /*!< Enable the SDIO AHB Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_SDIO, ENABLE);
 8003942:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003946:	2101      	movs	r1, #1
 8003948:	f002 fc94 	bl	8006274 <RCC_AHBPeriphClockCmd>

  /*!< Enable the DMA2 Clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA2, ENABLE);
 800394c:	2002      	movs	r0, #2
 800394e:	2101      	movs	r1, #1
 8003950:	f002 fc90 	bl	8006274 <RCC_AHBPeriphClockCmd>
  /* End of LowLevel Init */


  SDIO_DeInit();
 8003954:	f002 ff0c 	bl	8006770 <SDIO_DeInit>

  errorstatus = SD_PowerON();
 8003958:	f7ff fca6 	bl	80032a8 <SD_PowerON>

  if (errorstatus != SD_OK)
 800395c:	282a      	cmp	r0, #42	; 0x2a
 800395e:	d12e      	bne.n	80039be <SD_Init+0xc6>
  {
    /*!< CMD Response TimeOut (wait for CMDSENT flag) */
    return(errorstatus);
  }

  errorstatus = SD_InitializeCards();
 8003960:	f7ff fd78 	bl	8003454 <SD_InitializeCards>

  if (errorstatus != SD_OK)
 8003964:	282a      	cmp	r0, #42	; 0x2a
 8003966:	d12a      	bne.n	80039be <SD_Init+0xc6>
    return(errorstatus);
  }

  /*!< Configure the SDIO peripheral */
  /*!< SDIOCLK = HCLK, SDIO_CK = HCLK/(2 + SDIO_TRANSFER_CLK_DIV) */ 
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 8003968:	4818      	ldr	r0, [pc, #96]	; (80039cc <SD_Init+0xd4>)
 800396a:	2601      	movs	r6, #1
 800396c:	7506      	strb	r6, [r0, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 800396e:	2400      	movs	r4, #0
 8003970:	6004      	str	r4, [r0, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003972:	6044      	str	r4, [r0, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003974:	6084      	str	r4, [r0, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8003976:	60c4      	str	r4, [r0, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8003978:	6104      	str	r4, [r0, #16]
  SDIO_Init(&SDIO_InitStructure);
 800397a:	f002 ff0b 	bl	8006794 <SDIO_Init>

  /*!< Enable the SDIO Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 800397e:	2031      	movs	r0, #49	; 0x31
 8003980:	f88d 0004 	strb.w	r0, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003984:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003988:	f88d 4006 	strb.w	r4, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800398c:	f88d 6007 	strb.w	r6, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8003990:	a801      	add	r0, sp, #4
 8003992:	f002 facb 	bl	8005f2c <NVIC_Init>

  if (errorstatus == SD_OK)
  {
    /*----------------- Read CSD/CID MSD registers ------------------*/
    errorstatus = SD_GetCardInfo(&SDCardInfo);
 8003996:	4e0e      	ldr	r6, [pc, #56]	; (80039d0 <SD_Init+0xd8>)
 8003998:	4630      	mov	r0, r6
 800399a:	f7ff fe0d 	bl	80035b8 <SD_GetCardInfo>
  }

  if (errorstatus == SD_OK)
 800399e:	282a      	cmp	r0, #42	; 0x2a
 80039a0:	d10d      	bne.n	80039be <SD_Init+0xc6>
  {
    /*----------------- Select Card --------------------------------*/
    errorstatus = SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
 80039a2:	f8b6 1054 	ldrh.w	r1, [r6, #84]	; 0x54
 80039a6:	0408      	lsls	r0, r1, #16
 80039a8:	f7ff ff90 	bl	80038cc <SD_SelectDeselect>
  }

  if (errorstatus == SD_OK)
 80039ac:	282a      	cmp	r0, #42	; 0x2a
 80039ae:	d106      	bne.n	80039be <SD_Init+0xc6>
  {
    errorstatus = SD_EnableWideBusOperation(SDIO_BusWide_4b);
 80039b0:	4628      	mov	r0, r5
 80039b2:	f7ff ff47 	bl	8003844 <SD_EnableWideBusOperation>
  }  

  /* Set Device Transfer Mode to DMA */
  if (errorstatus == SD_OK)
 80039b6:	282a      	cmp	r0, #42	; 0x2a
{
  SD_Error errorstatus = SD_OK;

  if ((Mode == SD_DMA_MODE) || (Mode == SD_INTERRUPT_MODE) || (Mode == SD_POLLING_MODE))
  {
    DeviceMode = Mode;
 80039b8:	bf04      	itt	eq
 80039ba:	4a06      	ldreq	r2, [pc, #24]	; (80039d4 <SD_Init+0xdc>)
 80039bc:	6014      	streq	r4, [r2, #0]
  {  
    errorstatus = SD_SetDeviceMode(SD_DMA_MODE);
  }

  return(errorstatus);
}
 80039be:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 80039c0:	40011000 	.word	0x40011000
 80039c4:	40011400 	.word	0x40011400
 80039c8:	40011c00 	.word	0x40011c00
 80039cc:	200012d8 	.word	0x200012d8
 80039d0:	20001250 	.word	0x20001250
 80039d4:	20000028 	.word	0x20000028

080039d8 <SD_ReadBlock>:
	@param  BlockSize: the SD card Data block size.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_ReadBlock(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize)
{
 80039d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039dc:	4689      	mov	r9, r1
 80039de:	4616      	mov	r6, r2
  SD_Error errorstatus = SD_OK;
  uint32_t count = 0, *tempbuff = (uint32_t *)readbuff;
  uint8_t power = 0;

  if (NULL == readbuff)
 80039e0:	4680      	mov	r8, r0
 80039e2:	b908      	cbnz	r0, 80039e8 <SD_ReadBlock+0x10>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
 80039e4:	2426      	movs	r4, #38	; 0x26
 80039e6:	e0f2      	b.n	8003bce <SD_ReadBlock+0x1f6>
  }

  TransferError = SD_OK;
 80039e8:	222a      	movs	r2, #42	; 0x2a
 80039ea:	4b7a      	ldr	r3, [pc, #488]	; (8003bd4 <SD_ReadBlock+0x1fc>)
 80039ec:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 80039ee:	2400      	movs	r4, #0
 80039f0:	4879      	ldr	r0, [pc, #484]	; (8003bd8 <SD_ReadBlock+0x200>)
 80039f2:	6004      	str	r4, [r0, #0]
  TotalNumberOfBytes = 0;
 80039f4:	4979      	ldr	r1, [pc, #484]	; (8003bdc <SD_ReadBlock+0x204>)
 80039f6:	600c      	str	r4, [r1, #0]

  /*!< Clear all DPSM configuration */
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 80039f8:	4879      	ldr	r0, [pc, #484]	; (8003be0 <SD_ReadBlock+0x208>)
 80039fa:	4b7a      	ldr	r3, [pc, #488]	; (8003be4 <SD_ReadBlock+0x20c>)
  SDIO_DataInitStructure.SDIO_DataLength = 0;
 80039fc:	e880 0018 	stmia.w	r0, {r3, r4}
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8003a00:	6084      	str	r4, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8003a02:	60c4      	str	r4, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8003a04:	6104      	str	r4, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
 8003a06:	6144      	str	r4, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8003a08:	f002 ff2a 	bl	8006860 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
 8003a0c:	4620      	mov	r0, r4
 8003a0e:	f002 fef9 	bl	8006804 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 8003a12:	4620      	mov	r0, r4
 8003a14:	f002 ff18 	bl	8006848 <SDIO_GetResponse>
 8003a18:	0183      	lsls	r3, r0, #6
 8003a1a:	f100 80d7 	bmi.w	8003bcc <SD_ReadBlock+0x1f4>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
  }
  
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003a1e:	4c72      	ldr	r4, [pc, #456]	; (8003be8 <SD_ReadBlock+0x210>)
 8003a20:	6822      	ldr	r2, [r4, #0]
 8003a22:	2a02      	cmp	r2, #2
  {
    BlockSize = 512;
    ReadAddr /= 512;
 8003a24:	bf04      	itt	eq
 8003a26:	ea4f 2959 	moveq.w	r9, r9, lsr #9
    return(errorstatus);
  }
  
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
  {
    BlockSize = 512;
 8003a2a:	f44f 7600 	moveq.w	r6, #512	; 0x200
    ReadAddr /= 512;
  }
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
 8003a2e:	1e70      	subs	r0, r6, #1
 8003a30:	b283      	uxth	r3, r0
 8003a32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a36:	d2d5      	bcs.n	80039e4 <SD_ReadBlock+0xc>
 8003a38:	ea10 0106 	ands.w	r1, r0, r6
 8003a3c:	d1d2      	bne.n	80039e4 <SD_ReadBlock+0xc>
 8003a3e:	4637      	mov	r7, r6
/**************************************************************************/
static uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytes)
{
  uint8_t count = 0;

  while (NumberOfBytes != 1)
 8003a40:	2f01      	cmp	r7, #1
 8003a42:	d004      	beq.n	8003a4e <SD_ReadBlock+0x76>
  {
    NumberOfBytes >>= 1;
 8003a44:	f3c7 074f 	ubfx	r7, r7, #1, #16
    count++;
 8003a48:	1c4d      	adds	r5, r1, #1
 8003a4a:	b2e9      	uxtb	r1, r5
 8003a4c:	e7f8      	b.n	8003a40 <SD_ReadBlock+0x68>
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);

    /*!< Set Block Size for Card */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8003a4e:	4d67      	ldr	r5, [pc, #412]	; (8003bec <SD_ReadBlock+0x214>)
 8003a50:	602e      	str	r6, [r5, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8003a52:	2410      	movs	r4, #16
 8003a54:	606c      	str	r4, [r5, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003a56:	f04f 0b40 	mov.w	fp, #64	; 0x40
 8003a5a:	f8c5 b008 	str.w	fp, [r5, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003a5e:	f04f 0a00 	mov.w	sl, #0
 8003a62:	f8c5 a00c 	str.w	sl, [r5, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003a66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a6a:	612a      	str	r2, [r5, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003a6c:	4628      	mov	r0, r5
 8003a6e:	9101      	str	r1, [sp, #4]
 8003a70:	f002 fece 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8003a74:	4620      	mov	r0, r4
 8003a76:	f7ff faa5 	bl	8002fc4 <CmdResp1Error>
 8003a7a:	4604      	mov	r4, r0

    if (SD_OK != errorstatus)
 8003a7c:	282a      	cmp	r0, #42	; 0x2a
 8003a7e:	9b01      	ldr	r3, [sp, #4]
 8003a80:	f040 80a5 	bne.w	8003bce <SD_ReadBlock+0x1f6>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003a84:	4856      	ldr	r0, [pc, #344]	; (8003be0 <SD_ReadBlock+0x208>)
 8003a86:	4957      	ldr	r1, [pc, #348]	; (8003be4 <SD_ReadBlock+0x20c>)
  SDIO_DataInitStructure.SDIO_DataLength = BlockSize;
 8003a88:	e880 0042 	stmia.w	r0, {r1, r6}
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
 8003a8c:	0119      	lsls	r1, r3, #4
 8003a8e:	6081      	str	r1, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 8003a90:	2402      	movs	r4, #2
 8003a92:	60c4      	str	r4, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8003a94:	f8c0 a010 	str.w	sl, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8003a98:	6147      	str	r7, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8003a9a:	f002 fee1 	bl	8006860 <SDIO_DataConfig>

  TotalNumberOfBytes = BlockSize;
 8003a9e:	484f      	ldr	r0, [pc, #316]	; (8003bdc <SD_ReadBlock+0x204>)
 8003aa0:	6006      	str	r6, [r0, #0]
  StopCondition = 0;
 8003aa2:	4a53      	ldr	r2, [pc, #332]	; (8003bf0 <SD_ReadBlock+0x218>)
 8003aa4:	f8c2 a000 	str.w	sl, [r2]
  DestBuffer = (uint32_t *)readbuff;
 8003aa8:	4b52      	ldr	r3, [pc, #328]	; (8003bf4 <SD_ReadBlock+0x21c>)
 8003aaa:	f8c3 8000 	str.w	r8, [r3]

  /*!< Send CMD17 READ_SINGLE_BLOCK */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)ReadAddr;
 8003aae:	f8c5 9000 	str.w	r9, [r5]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_READ_SINGLE_BLOCK;
 8003ab2:	2411      	movs	r4, #17
 8003ab4:	606c      	str	r4, [r5, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003ab6:	f8c5 b008 	str.w	fp, [r5, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003aba:	f8c5 a00c 	str.w	sl, [r5, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003abe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ac2:	6129      	str	r1, [r5, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003ac4:	4628      	mov	r0, r5
 8003ac6:	f002 fea3 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_READ_SINGLE_BLOCK);
 8003aca:	4620      	mov	r0, r4
 8003acc:	f7ff fa7a 	bl	8002fc4 <CmdResp1Error>
 8003ad0:	4604      	mov	r4, r0

  if (errorstatus != SD_OK)
 8003ad2:	282a      	cmp	r0, #42	; 0x2a
 8003ad4:	d17b      	bne.n	8003bce <SD_ReadBlock+0x1f6>
  {
    return(errorstatus);
  }
  /*!< In case of single block transfer, no need of stop transfer at all.*/
  if (DeviceMode == SD_POLLING_MODE)
 8003ad6:	4848      	ldr	r0, [pc, #288]	; (8003bf8 <SD_ReadBlock+0x220>)
 8003ad8:	6802      	ldr	r2, [r0, #0]
 8003ada:	2a02      	cmp	r2, #2
 8003adc:	d149      	bne.n	8003b72 <SD_ReadBlock+0x19a>
 8003ade:	4645      	mov	r5, r8
  {
    /*!< Polling mode */
    while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
 8003ae0:	4e46      	ldr	r6, [pc, #280]	; (8003bfc <SD_ReadBlock+0x224>)
 8003ae2:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8003ae4:	f240 662a 	movw	r6, #1578	; 0x62a
 8003ae8:	401e      	ands	r6, r3
 8003aea:	b96e      	cbnz	r6, 8003b08 <SD_ReadBlock+0x130>
    {
      if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
 8003aec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003af0:	f002 fed8 	bl	80068a4 <SDIO_GetFlagStatus>
 8003af4:	2800      	cmp	r0, #0
 8003af6:	d0f3      	beq.n	8003ae0 <SD_ReadBlock+0x108>
      {
        for (count = 0; count < 8; count++)
        {
          *(tempbuff + count) = SDIO_ReadData();
 8003af8:	f002 fec8 	bl	800688c <SDIO_ReadData>
 8003afc:	51a8      	str	r0, [r5, r6]
 8003afe:	3604      	adds	r6, #4
    /*!< Polling mode */
    while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
    {
      if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
      {
        for (count = 0; count < 8; count++)
 8003b00:	2e20      	cmp	r6, #32
 8003b02:	d1f9      	bne.n	8003af8 <SD_ReadBlock+0x120>
        {
          *(tempbuff + count) = SDIO_ReadData();
        }
        tempbuff += 8;
 8003b04:	3520      	adds	r5, #32
 8003b06:	e7eb      	b.n	8003ae0 <SD_ReadBlock+0x108>
      }
    }

    if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 8003b08:	2008      	movs	r0, #8
 8003b0a:	f002 fecb 	bl	80068a4 <SDIO_GetFlagStatus>
 8003b0e:	b120      	cbz	r0, 8003b1a <SD_ReadBlock+0x142>
    {
      SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 8003b10:	2008      	movs	r0, #8
 8003b12:	f002 fed1 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_DATA_TIMEOUT;
      return(errorstatus);
 8003b16:	2404      	movs	r4, #4
 8003b18:	e059      	b.n	8003bce <SD_ReadBlock+0x1f6>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 8003b1a:	2002      	movs	r0, #2
 8003b1c:	f002 fec2 	bl	80068a4 <SDIO_GetFlagStatus>
 8003b20:	b120      	cbz	r0, 8003b2c <SD_ReadBlock+0x154>
    {
      SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 8003b22:	2002      	movs	r0, #2
 8003b24:	f002 fec8 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_DATA_CRC_FAIL;
      return(errorstatus);
 8003b28:	2402      	movs	r4, #2
 8003b2a:	e050      	b.n	8003bce <SD_ReadBlock+0x1f6>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 8003b2c:	2020      	movs	r0, #32
 8003b2e:	f002 feb9 	bl	80068a4 <SDIO_GetFlagStatus>
 8003b32:	b120      	cbz	r0, 8003b3e <SD_ReadBlock+0x166>
    {
      SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 8003b34:	2020      	movs	r0, #32
 8003b36:	f002 febf 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_RX_OVERRUN;
      return(errorstatus);
 8003b3a:	2406      	movs	r4, #6
 8003b3c:	e047      	b.n	8003bce <SD_ReadBlock+0x1f6>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 8003b3e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003b42:	f002 feaf 	bl	80068a4 <SDIO_GetFlagStatus>
 8003b46:	b128      	cbz	r0, 8003b54 <SD_ReadBlock+0x17c>
    {
      SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 8003b48:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003b4c:	f002 feb4 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_START_BIT_ERR;
      return(errorstatus);
 8003b50:	2407      	movs	r4, #7
 8003b52:	e03c      	b.n	8003bce <SD_ReadBlock+0x1f6>
    }
    while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 8003b54:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003b58:	f002 fea4 	bl	80068a4 <SDIO_GetFlagStatus>
 8003b5c:	b120      	cbz	r0, 8003b68 <SD_ReadBlock+0x190>
    {
      *tempbuff = SDIO_ReadData();
 8003b5e:	f002 fe95 	bl	800688c <SDIO_ReadData>
 8003b62:	f845 0b04 	str.w	r0, [r5], #4
 8003b66:	e7f5      	b.n	8003b54 <SD_ReadBlock+0x17c>
      tempbuff++;
    }

    /*!< Clear all the static flags */
    SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8003b68:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003b6c:	f002 fea4 	bl	80068b8 <SDIO_ClearFlag>
 8003b70:	e02d      	b.n	8003bce <SD_ReadBlock+0x1f6>
  }
  else if (DeviceMode == SD_INTERRUPT_MODE)
 8003b72:	2a01      	cmp	r2, #1
 8003b74:	d10c      	bne.n	8003b90 <SD_ReadBlock+0x1b8>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR, ENABLE);
 8003b76:	f248 302a 	movw	r0, #33578	; 0x832a
 8003b7a:	4639      	mov	r1, r7
 8003b7c:	f002 fe36 	bl	80067ec <SDIO_ITConfig>
    while ((TransferEnd == 0) && (TransferError == SD_OK))
 8003b80:	4b15      	ldr	r3, [pc, #84]	; (8003bd8 <SD_ReadBlock+0x200>)
 8003b82:	6819      	ldr	r1, [r3, #0]
 8003b84:	4b13      	ldr	r3, [pc, #76]	; (8003bd4 <SD_ReadBlock+0x1fc>)
 8003b86:	b9d9      	cbnz	r1, 8003bc0 <SD_ReadBlock+0x1e8>
 8003b88:	7818      	ldrb	r0, [r3, #0]
 8003b8a:	282a      	cmp	r0, #42	; 0x2a
 8003b8c:	d0f8      	beq.n	8003b80 <SD_ReadBlock+0x1a8>
 8003b8e:	e017      	b.n	8003bc0 <SD_ReadBlock+0x1e8>
    if (TransferError != SD_OK)
    {
      return(TransferError);
    }
  }
  else if (DeviceMode == SD_DMA_MODE)
 8003b90:	b9ea      	cbnz	r2, 8003bce <SD_ReadBlock+0x1f6>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8003b92:	f240 302a 	movw	r0, #810	; 0x32a
 8003b96:	4639      	mov	r1, r7
 8003b98:	f002 fe28 	bl	80067ec <SDIO_ITConfig>
    SDIO_DMACmd(ENABLE);
 8003b9c:	4638      	mov	r0, r7
 8003b9e:	f002 fe31 	bl	8006804 <SDIO_DMACmd>
    SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, BlockSize);
 8003ba2:	4640      	mov	r0, r8
 8003ba4:	4631      	mov	r1, r6
 8003ba6:	f7ff f9db 	bl	8002f60 <SD_LowLevel_DMA_RxConfig>
	@retval DMA SDIO Channel Status.
*/
/**************************************************************************/
uint32_t SD_DMAEndOfTransferStatus(void)
{
  return (uint32_t)DMA_GetFlagStatus(DMA2_FLAG_TC4);
 8003baa:	4815      	ldr	r0, [pc, #84]	; (8003c00 <SD_ReadBlock+0x228>)
 8003bac:	f002 fcf8 	bl	80065a0 <DMA_GetFlagStatus>
 8003bb0:	4b08      	ldr	r3, [pc, #32]	; (8003bd4 <SD_ReadBlock+0x1fc>)
  else if (DeviceMode == SD_DMA_MODE)
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
    SDIO_DMACmd(ENABLE);
    SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, BlockSize);
    while ((SD_DMAEndOfTransferStatus() == RESET) && (TransferEnd == 0) && (TransferError == SD_OK))
 8003bb2:	b928      	cbnz	r0, 8003bc0 <SD_ReadBlock+0x1e8>
 8003bb4:	4908      	ldr	r1, [pc, #32]	; (8003bd8 <SD_ReadBlock+0x200>)
 8003bb6:	6808      	ldr	r0, [r1, #0]
 8003bb8:	b910      	cbnz	r0, 8003bc0 <SD_ReadBlock+0x1e8>
 8003bba:	781a      	ldrb	r2, [r3, #0]
 8003bbc:	2a2a      	cmp	r2, #42	; 0x2a
 8003bbe:	d0f4      	beq.n	8003baa <SD_ReadBlock+0x1d2>
    {}
    if (TransferError != SD_OK)
 8003bc0:	781a      	ldrb	r2, [r3, #0]
 8003bc2:	2a2a      	cmp	r2, #42	; 0x2a
 8003bc4:	d003      	beq.n	8003bce <SD_ReadBlock+0x1f6>
    {
      return(TransferError);
 8003bc6:	4c03      	ldr	r4, [pc, #12]	; (8003bd4 <SD_ReadBlock+0x1fc>)
 8003bc8:	7824      	ldrb	r4, [r4, #0]
 8003bca:	e000      	b.n	8003bce <SD_ReadBlock+0x1f6>
  SDIO_DMACmd(DISABLE);

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
 8003bcc:	240e      	movs	r4, #14
    {
      return(TransferError);
    }
  }
  return(errorstatus);
}
 8003bce:	4620      	mov	r0, r4
 8003bd0:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd4:	20000024 	.word	0x20000024
 8003bd8:	200012d0 	.word	0x200012d0
 8003bdc:	200012f8 	.word	0x200012f8
 8003be0:	20001228 	.word	0x20001228
 8003be4:	000fffff 	.word	0x000fffff
 8003be8:	200012bc 	.word	0x200012bc
 8003bec:	200012fc 	.word	0x200012fc
 8003bf0:	20001310 	.word	0x20001310
 8003bf4:	200012d4 	.word	0x200012d4
 8003bf8:	20000028 	.word	0x20000028
 8003bfc:	40018000 	.word	0x40018000
 8003c00:	10002000 	.word	0x10002000

08003c04 <SD_ReadMultiBlocks>:
	@param  NumberOfBlocks: number of blocks to be read.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_ReadMultiBlocks(uint8_t *readbuff, uint32_t ReadAddr, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 8003c04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c08:	4688      	mov	r8, r1
 8003c0a:	4693      	mov	fp, r2
 8003c0c:	469a      	mov	sl, r3
  SD_Error errorstatus = SD_OK;
  uint32_t count = 0, *tempbuff = (uint32_t *)readbuff;
  uint8_t power = 0;

  if (NULL == readbuff)
 8003c0e:	4607      	mov	r7, r0
 8003c10:	b908      	cbnz	r0, 8003c16 <SD_ReadMultiBlocks+0x12>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
 8003c12:	2426      	movs	r4, #38	; 0x26
 8003c14:	e124      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
  }

  TransferError = SD_OK;
 8003c16:	212a      	movs	r1, #42	; 0x2a
 8003c18:	4b93      	ldr	r3, [pc, #588]	; (8003e68 <SD_ReadMultiBlocks+0x264>)
 8003c1a:	7019      	strb	r1, [r3, #0]
  TransferEnd = 0;
 8003c1c:	2400      	movs	r4, #0
 8003c1e:	4893      	ldr	r0, [pc, #588]	; (8003e6c <SD_ReadMultiBlocks+0x268>)
 8003c20:	6004      	str	r4, [r0, #0]
  TotalNumberOfBytes = 0;
 8003c22:	4a93      	ldr	r2, [pc, #588]	; (8003e70 <SD_ReadMultiBlocks+0x26c>)
 8003c24:	6014      	str	r4, [r2, #0]

  /*!< Clear all DPSM configuration */
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003c26:	4893      	ldr	r0, [pc, #588]	; (8003e74 <SD_ReadMultiBlocks+0x270>)
 8003c28:	4b93      	ldr	r3, [pc, #588]	; (8003e78 <SD_ReadMultiBlocks+0x274>)
  SDIO_DataInitStructure.SDIO_DataLength = 0;
 8003c2a:	e880 0018 	stmia.w	r0, {r3, r4}
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8003c2e:	6084      	str	r4, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8003c30:	60c4      	str	r4, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8003c32:	6104      	str	r4, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
 8003c34:	6144      	str	r4, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8003c36:	f002 fe13 	bl	8006860 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	f002 fde2 	bl	8006804 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 8003c40:	4620      	mov	r0, r4
 8003c42:	f002 fe01 	bl	8006848 <SDIO_GetResponse>
 8003c46:	0182      	lsls	r2, r0, #6
 8003c48:	f100 8107 	bmi.w	8003e5a <SD_ReadMultiBlocks+0x256>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003c4c:	4c8b      	ldr	r4, [pc, #556]	; (8003e7c <SD_ReadMultiBlocks+0x278>)
 8003c4e:	6821      	ldr	r1, [r4, #0]
 8003c50:	2902      	cmp	r1, #2
  {
    BlockSize = 512;
    ReadAddr /= 512;
 8003c52:	bf04      	itt	eq
 8003c54:	ea4f 2858 	moveq.w	r8, r8, lsr #9
    return(errorstatus);
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
  {
    BlockSize = 512;
 8003c58:	f44f 7b00 	moveq.w	fp, #512	; 0x200
    ReadAddr /= 512;
  }
  
  if ((BlockSize > 0) && (BlockSize <= 2048) && (0 == (BlockSize & (BlockSize - 1))))
 8003c5c:	f10b 3cff 	add.w	ip, fp, #4294967295
 8003c60:	fa1f f38c 	uxth.w	r3, ip
 8003c64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c68:	d2d3      	bcs.n	8003c12 <SD_ReadMultiBlocks+0xe>
 8003c6a:	ea1c 0e0b 	ands.w	lr, ip, fp
 8003c6e:	d1d0      	bne.n	8003c12 <SD_ReadMultiBlocks+0xe>
 8003c70:	465e      	mov	r6, fp
/**************************************************************************/
static uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytes)
{
  uint8_t count = 0;

  while (NumberOfBytes != 1)
 8003c72:	2e01      	cmp	r6, #1
 8003c74:	d006      	beq.n	8003c84 <SD_ReadMultiBlocks+0x80>
  {
    NumberOfBytes >>= 1;
 8003c76:	f3c6 064f 	ubfx	r6, r6, #1, #16
    count++;
 8003c7a:	f10e 0501 	add.w	r5, lr, #1
 8003c7e:	fa5f fe85 	uxtb.w	lr, r5
 8003c82:	e7f6      	b.n	8003c72 <SD_ReadMultiBlocks+0x6e>
  if ((BlockSize > 0) && (BlockSize <= 2048) && (0 == (BlockSize & (BlockSize - 1))))
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);

    /*!< Set Block Size for Card */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8003c84:	4d7e      	ldr	r5, [pc, #504]	; (8003e80 <SD_ReadMultiBlocks+0x27c>)
 8003c86:	f8c5 b000 	str.w	fp, [r5]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8003c8a:	2410      	movs	r4, #16
 8003c8c:	606c      	str	r4, [r5, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003c8e:	2040      	movs	r0, #64	; 0x40
 8003c90:	60a8      	str	r0, [r5, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003c92:	f04f 0900 	mov.w	r9, #0
 8003c96:	f8c5 900c 	str.w	r9, [r5, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003c9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c9e:	612a      	str	r2, [r5, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	f8cd e004 	str.w	lr, [sp, #4]
 8003ca6:	f002 fdb3 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8003caa:	4620      	mov	r0, r4
 8003cac:	f7ff f98a 	bl	8002fc4 <CmdResp1Error>
 8003cb0:	4604      	mov	r4, r0

    if (SD_OK != errorstatus)
 8003cb2:	282a      	cmp	r0, #42	; 0x2a
 8003cb4:	f8dd c004 	ldr.w	ip, [sp, #4]
 8003cb8:	f040 80d2 	bne.w	8003e60 <SD_ReadMultiBlocks+0x25c>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  if (NumberOfBlocks > 1)
 8003cbc:	f1ba 0f01 	cmp.w	sl, #1
 8003cc0:	f240 80ce 	bls.w	8003e60 <SD_ReadMultiBlocks+0x25c>
  {
    /*!< Common to all modes */
    if (NumberOfBlocks * BlockSize > SD_MAX_DATA_LENGTH)
 8003cc4:	fb0a fa0b 	mul.w	sl, sl, fp
 8003cc8:	f1ba 7f00 	cmp.w	sl, #33554432	; 0x2000000
 8003ccc:	d2a1      	bcs.n	8003c12 <SD_ReadMultiBlocks+0xe>
    {
      errorstatus = SD_INVALID_PARAMETER;
      return(errorstatus);
    }

    TotalNumberOfBytes = NumberOfBlocks * BlockSize;
 8003cce:	4968      	ldr	r1, [pc, #416]	; (8003e70 <SD_ReadMultiBlocks+0x26c>)
 8003cd0:	f8c1 a000 	str.w	sl, [r1]
    StopCondition = 1;
 8003cd4:	4b6b      	ldr	r3, [pc, #428]	; (8003e84 <SD_ReadMultiBlocks+0x280>)
 8003cd6:	601e      	str	r6, [r3, #0]
    DestBuffer = (uint32_t *)readbuff;
 8003cd8:	486b      	ldr	r0, [pc, #428]	; (8003e88 <SD_ReadMultiBlocks+0x284>)
 8003cda:	6007      	str	r7, [r0, #0]

    SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003cdc:	4865      	ldr	r0, [pc, #404]	; (8003e74 <SD_ReadMultiBlocks+0x270>)
 8003cde:	4a66      	ldr	r2, [pc, #408]	; (8003e78 <SD_ReadMultiBlocks+0x274>)
    SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 8003ce0:	e880 0404 	stmia.w	r0, {r2, sl}
    SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
 8003ce4:	ea4f 120c 	mov.w	r2, ip, lsl #4
 8003ce8:	6082      	str	r2, [r0, #8]
    SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 8003cea:	2102      	movs	r1, #2
 8003cec:	60c1      	str	r1, [r0, #12]
    SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8003cee:	f8c0 9010 	str.w	r9, [r0, #16]
    SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8003cf2:	6146      	str	r6, [r0, #20]
    SDIO_DataConfig(&SDIO_DataInitStructure);
 8003cf4:	f002 fdb4 	bl	8006860 <SDIO_DataConfig>

    /*!< Send CMD18 READ_MULT_BLOCK with argument data address */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)ReadAddr;
 8003cf8:	f8c5 8000 	str.w	r8, [r5]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_READ_MULT_BLOCK;
 8003cfc:	f04f 0812 	mov.w	r8, #18
 8003d00:	f8c5 8004 	str.w	r8, [r5, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003d04:	2340      	movs	r3, #64	; 0x40
 8003d06:	60ab      	str	r3, [r5, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003d08:	f8c5 900c 	str.w	r9, [r5, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003d0c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003d10:	6128      	str	r0, [r5, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003d12:	4628      	mov	r0, r5
 8003d14:	f002 fd7c 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SD_CMD_READ_MULT_BLOCK);
 8003d18:	4640      	mov	r0, r8
 8003d1a:	f7ff f953 	bl	8002fc4 <CmdResp1Error>

    if (errorstatus != SD_OK)
 8003d1e:	282a      	cmp	r0, #42	; 0x2a
 8003d20:	f040 809d 	bne.w	8003e5e <SD_ReadMultiBlocks+0x25a>
    {
      return(errorstatus);
    }

    if (DeviceMode == SD_POLLING_MODE)
 8003d24:	4a59      	ldr	r2, [pc, #356]	; (8003e8c <SD_ReadMultiBlocks+0x288>)
 8003d26:	6811      	ldr	r1, [r2, #0]
 8003d28:	2902      	cmp	r1, #2
 8003d2a:	d169      	bne.n	8003e00 <SD_ReadMultiBlocks+0x1fc>
    {
      /*!< Polling mode */
      while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
 8003d2c:	4b58      	ldr	r3, [pc, #352]	; (8003e90 <SD_ReadMultiBlocks+0x28c>)
 8003d2e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003d30:	f240 342a 	movw	r4, #810	; 0x32a
 8003d34:	4004      	ands	r4, r0
 8003d36:	b96c      	cbnz	r4, 8003d54 <SD_ReadMultiBlocks+0x150>
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
 8003d38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003d3c:	f002 fdb2 	bl	80068a4 <SDIO_GetFlagStatus>
 8003d40:	2800      	cmp	r0, #0
 8003d42:	d0f3      	beq.n	8003d2c <SD_ReadMultiBlocks+0x128>
        {
          for (count = 0; count < SD_HALFFIFO; count++)
          {
            *(tempbuff + count) = SDIO_ReadData();
 8003d44:	f002 fda2 	bl	800688c <SDIO_ReadData>
 8003d48:	5138      	str	r0, [r7, r4]
 8003d4a:	3404      	adds	r4, #4
      /*!< Polling mode */
      while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
        {
          for (count = 0; count < SD_HALFFIFO; count++)
 8003d4c:	2c20      	cmp	r4, #32
 8003d4e:	d1f9      	bne.n	8003d44 <SD_ReadMultiBlocks+0x140>
          {
            *(tempbuff + count) = SDIO_ReadData();
          }
          tempbuff += SD_HALFFIFO;
 8003d50:	3720      	adds	r7, #32
 8003d52:	e7eb      	b.n	8003d2c <SD_ReadMultiBlocks+0x128>
        }
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 8003d54:	2008      	movs	r0, #8
 8003d56:	f002 fda5 	bl	80068a4 <SDIO_GetFlagStatus>
 8003d5a:	b120      	cbz	r0, 8003d66 <SD_ReadMultiBlocks+0x162>
      {
        SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 8003d5c:	2008      	movs	r0, #8
 8003d5e:	f002 fdab 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_DATA_TIMEOUT;
        return(errorstatus);
 8003d62:	2404      	movs	r4, #4
 8003d64:	e07c      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 8003d66:	2002      	movs	r0, #2
 8003d68:	f002 fd9c 	bl	80068a4 <SDIO_GetFlagStatus>
 8003d6c:	b120      	cbz	r0, 8003d78 <SD_ReadMultiBlocks+0x174>
      {
        SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 8003d6e:	2002      	movs	r0, #2
 8003d70:	f002 fda2 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_DATA_CRC_FAIL;
        return(errorstatus);
 8003d74:	2402      	movs	r4, #2
 8003d76:	e073      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 8003d78:	2020      	movs	r0, #32
 8003d7a:	f002 fd93 	bl	80068a4 <SDIO_GetFlagStatus>
 8003d7e:	b120      	cbz	r0, 8003d8a <SD_ReadMultiBlocks+0x186>
      {
        SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 8003d80:	2020      	movs	r0, #32
 8003d82:	f002 fd99 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_RX_OVERRUN;
        return(errorstatus);
 8003d86:	2406      	movs	r4, #6
 8003d88:	e06a      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 8003d8a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003d8e:	f002 fd89 	bl	80068a4 <SDIO_GetFlagStatus>
 8003d92:	b128      	cbz	r0, 8003da0 <SD_ReadMultiBlocks+0x19c>
      {
        SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 8003d94:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003d98:	f002 fd8e 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_START_BIT_ERR;
        return(errorstatus);
 8003d9c:	2407      	movs	r4, #7
 8003d9e:	e05f      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
      }
      while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 8003da0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003da4:	f002 fd7e 	bl	80068a4 <SDIO_GetFlagStatus>
 8003da8:	b120      	cbz	r0, 8003db4 <SD_ReadMultiBlocks+0x1b0>
      {
        *tempbuff = SDIO_ReadData();
 8003daa:	f002 fd6f 	bl	800688c <SDIO_ReadData>
 8003dae:	f847 0b04 	str.w	r0, [r7], #4
 8003db2:	e7f5      	b.n	8003da0 <SD_ReadMultiBlocks+0x19c>
        tempbuff++;
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DATAEND) != RESET)
 8003db4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003db8:	f002 fd74 	bl	80068a4 <SDIO_GetFlagStatus>
 8003dbc:	b928      	cbnz	r0, 8003dca <SD_ReadMultiBlocks+0x1c6>
            return(errorstatus);
          }
        }
      }
      /*!< Clear all the static flags */
      SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8003dbe:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003dc2:	f002 fd79 	bl	80068b8 <SDIO_ClearFlag>
 8003dc6:	242a      	movs	r4, #42	; 0x2a
 8003dc8:	e04a      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DATAEND) != RESET)
      {
        /*!< In Case Of SD-CARD Send Command STOP_TRANSMISSION */
        if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType))
 8003dca:	4a2c      	ldr	r2, [pc, #176]	; (8003e7c <SD_ReadMultiBlocks+0x278>)
 8003dcc:	6811      	ldr	r1, [r2, #0]
 8003dce:	b119      	cbz	r1, 8003dd8 <SD_ReadMultiBlocks+0x1d4>
 8003dd0:	2902      	cmp	r1, #2
 8003dd2:	d001      	beq.n	8003dd8 <SD_ReadMultiBlocks+0x1d4>
 8003dd4:	2901      	cmp	r1, #1
 8003dd6:	d1f2      	bne.n	8003dbe <SD_ReadMultiBlocks+0x1ba>
        {
          /*!< Send CMD12 STOP_TRANSMISSION */
          SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8003dd8:	4829      	ldr	r0, [pc, #164]	; (8003e80 <SD_ReadMultiBlocks+0x27c>)
          SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 8003dda:	2200      	movs	r2, #0
 8003ddc:	240c      	movs	r4, #12
 8003dde:	e880 0014 	stmia.w	r0, {r2, r4}
          SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003de2:	2340      	movs	r3, #64	; 0x40
 8003de4:	6083      	str	r3, [r0, #8]
          SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003de6:	60c2      	str	r2, [r0, #12]
          SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003de8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003dec:	6102      	str	r2, [r0, #16]
          SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003dee:	f002 fd0f 	bl	8006810 <SDIO_SendCommand>

          errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 8003df2:	4620      	mov	r0, r4
 8003df4:	f7ff f8e6 	bl	8002fc4 <CmdResp1Error>
 8003df8:	4604      	mov	r4, r0

          if (errorstatus != SD_OK)
 8003dfa:	282a      	cmp	r0, #42	; 0x2a
 8003dfc:	d130      	bne.n	8003e60 <SD_ReadMultiBlocks+0x25c>
 8003dfe:	e7de      	b.n	8003dbe <SD_ReadMultiBlocks+0x1ba>
        }
      }
      /*!< Clear all the static flags */
      SDIO_ClearFlag(SDIO_STATIC_FLAGS);
    }
    else if (DeviceMode == SD_INTERRUPT_MODE)
 8003e00:	2901      	cmp	r1, #1
 8003e02:	d10c      	bne.n	8003e1e <SD_ReadMultiBlocks+0x21a>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR, ENABLE);
 8003e04:	f248 302a 	movw	r0, #33578	; 0x832a
 8003e08:	4631      	mov	r1, r6
 8003e0a:	f002 fcef 	bl	80067ec <SDIO_ITConfig>
      while ((TransferEnd == 0) && (TransferError == SD_OK))
 8003e0e:	4b17      	ldr	r3, [pc, #92]	; (8003e6c <SD_ReadMultiBlocks+0x268>)
 8003e10:	6818      	ldr	r0, [r3, #0]
 8003e12:	4b15      	ldr	r3, [pc, #84]	; (8003e68 <SD_ReadMultiBlocks+0x264>)
 8003e14:	b9d8      	cbnz	r0, 8003e4e <SD_ReadMultiBlocks+0x24a>
 8003e16:	781a      	ldrb	r2, [r3, #0]
 8003e18:	2a2a      	cmp	r2, #42	; 0x2a
 8003e1a:	d0f8      	beq.n	8003e0e <SD_ReadMultiBlocks+0x20a>
 8003e1c:	e017      	b.n	8003e4e <SD_ReadMultiBlocks+0x24a>
      if (TransferError != SD_OK)
      {
        return(TransferError);
      }
    }
    else if (DeviceMode == SD_DMA_MODE)
 8003e1e:	b9f9      	cbnz	r1, 8003e60 <SD_ReadMultiBlocks+0x25c>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8003e20:	f240 302a 	movw	r0, #810	; 0x32a
 8003e24:	4631      	mov	r1, r6
 8003e26:	f002 fce1 	bl	80067ec <SDIO_ITConfig>
      SDIO_DMACmd(ENABLE);
 8003e2a:	4630      	mov	r0, r6
 8003e2c:	f002 fcea 	bl	8006804 <SDIO_DMACmd>
      SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, (NumberOfBlocks * BlockSize));
 8003e30:	4638      	mov	r0, r7
 8003e32:	4651      	mov	r1, sl
 8003e34:	f7ff f894 	bl	8002f60 <SD_LowLevel_DMA_RxConfig>
	@retval DMA SDIO Channel Status.
*/
/**************************************************************************/
uint32_t SD_DMAEndOfTransferStatus(void)
{
  return (uint32_t)DMA_GetFlagStatus(DMA2_FLAG_TC4);
 8003e38:	4816      	ldr	r0, [pc, #88]	; (8003e94 <SD_ReadMultiBlocks+0x290>)
 8003e3a:	f002 fbb1 	bl	80065a0 <DMA_GetFlagStatus>
 8003e3e:	4b0a      	ldr	r3, [pc, #40]	; (8003e68 <SD_ReadMultiBlocks+0x264>)
    else if (DeviceMode == SD_DMA_MODE)
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
      SDIO_DMACmd(ENABLE);
      SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, (NumberOfBlocks * BlockSize));
      while ((SD_DMAEndOfTransferStatus() == RESET) && (TransferEnd == 0) && (TransferError == SD_OK))
 8003e40:	b928      	cbnz	r0, 8003e4e <SD_ReadMultiBlocks+0x24a>
 8003e42:	480a      	ldr	r0, [pc, #40]	; (8003e6c <SD_ReadMultiBlocks+0x268>)
 8003e44:	6802      	ldr	r2, [r0, #0]
 8003e46:	b912      	cbnz	r2, 8003e4e <SD_ReadMultiBlocks+0x24a>
 8003e48:	7819      	ldrb	r1, [r3, #0]
 8003e4a:	292a      	cmp	r1, #42	; 0x2a
 8003e4c:	d0f4      	beq.n	8003e38 <SD_ReadMultiBlocks+0x234>
      {}
      if (TransferError != SD_OK)
 8003e4e:	7819      	ldrb	r1, [r3, #0]
 8003e50:	292a      	cmp	r1, #42	; 0x2a
 8003e52:	d005      	beq.n	8003e60 <SD_ReadMultiBlocks+0x25c>
      {
        return(TransferError);
 8003e54:	4c04      	ldr	r4, [pc, #16]	; (8003e68 <SD_ReadMultiBlocks+0x264>)
 8003e56:	7824      	ldrb	r4, [r4, #0]
 8003e58:	e002      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
  SDIO_DMACmd(DISABLE);

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
 8003e5a:	240e      	movs	r4, #14
 8003e5c:	e000      	b.n	8003e60 <SD_ReadMultiBlocks+0x25c>
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
    SDIO_SendCommand(&SDIO_CmdInitStructure);

    errorstatus = CmdResp1Error(SD_CMD_READ_MULT_BLOCK);

    if (errorstatus != SD_OK)
 8003e5e:	4604      	mov	r4, r0
        return(TransferError);
      }
    }
  }
  return(errorstatus);
}
 8003e60:	4620      	mov	r0, r4
 8003e62:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e66:	bf00      	nop
 8003e68:	20000024 	.word	0x20000024
 8003e6c:	200012d0 	.word	0x200012d0
 8003e70:	200012f8 	.word	0x200012f8
 8003e74:	20001228 	.word	0x20001228
 8003e78:	000fffff 	.word	0x000fffff
 8003e7c:	200012bc 	.word	0x200012bc
 8003e80:	200012fc 	.word	0x200012fc
 8003e84:	20001310 	.word	0x20001310
 8003e88:	200012d4 	.word	0x200012d4
 8003e8c:	20000028 	.word	0x20000028
 8003e90:	40018000 	.word	0x40018000
 8003e94:	10002000 	.word	0x10002000

08003e98 <SD_WriteBlock>:
	@param  BlockSize: the SD card Data block size.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_WriteBlock(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize)
{
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	b085      	sub	sp, #20
 8003e9e:	460f      	mov	r7, r1
 8003ea0:	4615      	mov	r5, r2
  SD_Error errorstatus = SD_OK;
  uint8_t  power = 0, cardstate = 0;
 8003ea2:	2400      	movs	r4, #0
 8003ea4:	f88d 400f 	strb.w	r4, [sp, #15]
  uint32_t timeout = 0, bytestransferred = 0;
  uint32_t cardstatus = 0, count = 0, restwords = 0;
  uint32_t *tempbuff = (uint32_t *)writebuff;

  if (writebuff == NULL)
 8003ea8:	4606      	mov	r6, r0
 8003eaa:	b908      	cbnz	r0, 8003eb0 <SD_WriteBlock+0x18>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
 8003eac:	2026      	movs	r0, #38	; 0x26
 8003eae:	e150      	b.n	8004152 <SD_WriteBlock+0x2ba>
  }

  TransferError = SD_OK;
 8003eb0:	222a      	movs	r2, #42	; 0x2a
 8003eb2:	4ba9      	ldr	r3, [pc, #676]	; (8004158 <SD_WriteBlock+0x2c0>)
 8003eb4:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 8003eb6:	48a9      	ldr	r0, [pc, #676]	; (800415c <SD_WriteBlock+0x2c4>)
 8003eb8:	6004      	str	r4, [r0, #0]
  TotalNumberOfBytes = 0;
 8003eba:	49a9      	ldr	r1, [pc, #676]	; (8004160 <SD_WriteBlock+0x2c8>)
 8003ebc:	600c      	str	r4, [r1, #0]

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003ebe:	48a9      	ldr	r0, [pc, #676]	; (8004164 <SD_WriteBlock+0x2cc>)
 8003ec0:	4aa9      	ldr	r2, [pc, #676]	; (8004168 <SD_WriteBlock+0x2d0>)
  SDIO_DataInitStructure.SDIO_DataLength = 0;
 8003ec2:	e880 0014 	stmia.w	r0, {r2, r4}
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 8003ec6:	6084      	str	r4, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8003ec8:	60c4      	str	r4, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8003eca:	6104      	str	r4, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
 8003ecc:	6144      	str	r4, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8003ece:	f002 fcc7 	bl	8006860 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	f002 fc96 	bl	8006804 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 8003ed8:	4620      	mov	r0, r4
 8003eda:	f002 fcb5 	bl	8006848 <SDIO_GetResponse>
 8003ede:	0181      	lsls	r1, r0, #6
 8003ee0:	f100 8134 	bmi.w	800414c <SD_WriteBlock+0x2b4>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003ee4:	4aa1      	ldr	r2, [pc, #644]	; (800416c <SD_WriteBlock+0x2d4>)
 8003ee6:	6813      	ldr	r3, [r2, #0]
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d102      	bne.n	8003ef2 <SD_WriteBlock+0x5a>
  {
    BlockSize = 512;
    WriteAddr /= 512;
 8003eec:	0a7f      	lsrs	r7, r7, #9
    return(errorstatus);
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
  {
    BlockSize = 512;
 8003eee:	f44f 7500 	mov.w	r5, #512	; 0x200
    WriteAddr /= 512;
  }
  
  /*!< Set the block size, both on controller and card */
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
 8003ef2:	f105 38ff 	add.w	r8, r5, #4294967295
 8003ef6:	fa1f f088 	uxth.w	r0, r8
 8003efa:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8003efe:	d2d5      	bcs.n	8003eac <SD_WriteBlock+0x14>
 8003f00:	ea18 0805 	ands.w	r8, r8, r5
 8003f04:	d1d2      	bne.n	8003eac <SD_WriteBlock+0x14>
 8003f06:	462c      	mov	r4, r5
/**************************************************************************/
static uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytes)
{
  uint8_t count = 0;

  while (NumberOfBytes != 1)
 8003f08:	2c01      	cmp	r4, #1
 8003f0a:	d006      	beq.n	8003f1a <SD_WriteBlock+0x82>
  {
    NumberOfBytes >>= 1;
 8003f0c:	f3c4 044f 	ubfx	r4, r4, #1, #16
    count++;
 8003f10:	f108 0801 	add.w	r8, r8, #1
 8003f14:	fa5f f888 	uxtb.w	r8, r8
 8003f18:	e7f6      	b.n	8003f08 <SD_WriteBlock+0x70>
  /*!< Set the block size, both on controller and card */
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);

    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8003f1a:	4c95      	ldr	r4, [pc, #596]	; (8004170 <SD_WriteBlock+0x2d8>)
 8003f1c:	6025      	str	r5, [r4, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8003f1e:	f04f 0a10 	mov.w	sl, #16
 8003f22:	f8c4 a004 	str.w	sl, [r4, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003f26:	2140      	movs	r1, #64	; 0x40
 8003f28:	60a1      	str	r1, [r4, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003f2a:	f04f 0900 	mov.w	r9, #0
 8003f2e:	f8c4 900c 	str.w	r9, [r4, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003f32:	f44f 6b80 	mov.w	fp, #1024	; 0x400
 8003f36:	f8c4 b010 	str.w	fp, [r4, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	9101      	str	r1, [sp, #4]
 8003f3e:	f002 fc67 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8003f42:	4650      	mov	r0, sl
 8003f44:	f7ff f83e 	bl	8002fc4 <CmdResp1Error>

    if (errorstatus != SD_OK)
 8003f48:	282a      	cmp	r0, #42	; 0x2a
 8003f4a:	9b01      	ldr	r3, [sp, #4]
 8003f4c:	f040 8101 	bne.w	8004152 <SD_WriteBlock+0x2ba>
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  /*!< Wait till card is ready for data Added */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 8003f50:	4a88      	ldr	r2, [pc, #544]	; (8004174 <SD_WriteBlock+0x2dc>)
 8003f52:	6810      	ldr	r0, [r2, #0]
 8003f54:	fa00 f10a 	lsl.w	r1, r0, sl
 8003f58:	6021      	str	r1, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 8003f5a:	f04f 0a0d 	mov.w	sl, #13
 8003f5e:	f8c4 a004 	str.w	sl, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003f62:	60a3      	str	r3, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003f64:	f8c4 900c 	str.w	r9, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003f68:	f8c4 b010 	str.w	fp, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003f6c:	4620      	mov	r0, r4
 8003f6e:	f002 fc4f 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SEND_STATUS);
 8003f72:	4650      	mov	r0, sl
 8003f74:	f7ff f826 	bl	8002fc4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 8003f78:	282a      	cmp	r0, #42	; 0x2a
 8003f7a:	f040 80ea 	bne.w	8004152 <SD_WriteBlock+0x2ba>
  {
    return(errorstatus);
  }

  cardstatus = SDIO_GetResponse(SDIO_RESP1);
 8003f7e:	4648      	mov	r0, r9
 8003f80:	f002 fc62 	bl	8006848 <SDIO_GetResponse>

  timeout = SD_DATATIMEOUT;
 8003f84:	4c78      	ldr	r4, [pc, #480]	; (8004168 <SD_WriteBlock+0x2d0>)

  while (((cardstatus & 0x00000100) == 0) && (timeout > 0))
 8003f86:	f410 7980 	ands.w	r9, r0, #256	; 0x100
 8003f8a:	d11f      	bne.n	8003fcc <SD_WriteBlock+0x134>
 8003f8c:	2c00      	cmp	r4, #0
 8003f8e:	f000 80df 	beq.w	8004150 <SD_WriteBlock+0x2b8>
  {
    timeout--;
 8003f92:	3c01      	subs	r4, #1
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 8003f94:	4876      	ldr	r0, [pc, #472]	; (8004170 <SD_WriteBlock+0x2d8>)
 8003f96:	4a77      	ldr	r2, [pc, #476]	; (8004174 <SD_WriteBlock+0x2dc>)
 8003f98:	6813      	ldr	r3, [r2, #0]
 8003f9a:	0419      	lsls	r1, r3, #16
 8003f9c:	6001      	str	r1, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 8003f9e:	f04f 0a0d 	mov.w	sl, #13
 8003fa2:	f8c0 a004 	str.w	sl, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003fa6:	2240      	movs	r2, #64	; 0x40
 8003fa8:	6082      	str	r2, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003faa:	f8c0 900c 	str.w	r9, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003fae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fb2:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003fb4:	f002 fc2c 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SD_CMD_SEND_STATUS);
 8003fb8:	4650      	mov	r0, sl
 8003fba:	f7ff f803 	bl	8002fc4 <CmdResp1Error>

    if (errorstatus != SD_OK)
 8003fbe:	282a      	cmp	r0, #42	; 0x2a
 8003fc0:	f040 80c7 	bne.w	8004152 <SD_WriteBlock+0x2ba>
    {
      return(errorstatus);
    }
    cardstatus = SDIO_GetResponse(SDIO_RESP1);
 8003fc4:	4648      	mov	r0, r9
 8003fc6:	f002 fc3f 	bl	8006848 <SDIO_GetResponse>
 8003fca:	e7dc      	b.n	8003f86 <SD_WriteBlock+0xee>
  }

  if (timeout == 0)
 8003fcc:	2c00      	cmp	r4, #0
 8003fce:	f000 80bf 	beq.w	8004150 <SD_WriteBlock+0x2b8>
  {
    return(SD_ERROR);
  }

  /*!< Send CMD24 WRITE_SINGLE_BLOCK */
  SDIO_CmdInitStructure.SDIO_Argument = WriteAddr;
 8003fd2:	4867      	ldr	r0, [pc, #412]	; (8004170 <SD_WriteBlock+0x2d8>)
 8003fd4:	6007      	str	r7, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_WRITE_SINGLE_BLOCK;
 8003fd6:	2418      	movs	r4, #24
 8003fd8:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003fda:	2740      	movs	r7, #64	; 0x40
 8003fdc:	6087      	str	r7, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003fde:	2700      	movs	r7, #0
 8003fe0:	60c7      	str	r7, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003fe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fe6:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003fe8:	f002 fc12 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_WRITE_SINGLE_BLOCK);
 8003fec:	4620      	mov	r0, r4
 8003fee:	f7fe ffe9 	bl	8002fc4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 8003ff2:	282a      	cmp	r0, #42	; 0x2a
 8003ff4:	f040 80ad 	bne.w	8004152 <SD_WriteBlock+0x2ba>
  {
    return(errorstatus);
  }

  TotalNumberOfBytes = BlockSize;
 8003ff8:	4c59      	ldr	r4, [pc, #356]	; (8004160 <SD_WriteBlock+0x2c8>)
 8003ffa:	6025      	str	r5, [r4, #0]
  StopCondition = 0;
 8003ffc:	4a5e      	ldr	r2, [pc, #376]	; (8004178 <SD_WriteBlock+0x2e0>)
 8003ffe:	6017      	str	r7, [r2, #0]
  SrcBuffer = (uint32_t *)writebuff;
 8004000:	485e      	ldr	r0, [pc, #376]	; (800417c <SD_WriteBlock+0x2e4>)
 8004002:	6006      	str	r6, [r0, #0]

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8004004:	4857      	ldr	r0, [pc, #348]	; (8004164 <SD_WriteBlock+0x2cc>)
 8004006:	4a58      	ldr	r2, [pc, #352]	; (8004168 <SD_WriteBlock+0x2d0>)
  SDIO_DataInitStructure.SDIO_DataLength = BlockSize;
 8004008:	e880 0024 	stmia.w	r0, {r2, r5}
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
 800400c:	ea4f 1108 	mov.w	r1, r8, lsl #4
 8004010:	6081      	str	r1, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8004012:	60c7      	str	r7, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8004014:	6107      	str	r7, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8004016:	2401      	movs	r4, #1
 8004018:	6144      	str	r4, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 800401a:	f002 fc21 	bl	8006860 <SDIO_DataConfig>

  /*!< In case of single data block transfer no need of stop command at all */
  if (DeviceMode == SD_POLLING_MODE)
 800401e:	4b58      	ldr	r3, [pc, #352]	; (8004180 <SD_WriteBlock+0x2e8>)
 8004020:	6819      	ldr	r1, [r3, #0]
 8004022:	2902      	cmp	r1, #2
 8004024:	d156      	bne.n	80040d4 <SD_WriteBlock+0x23c>
 8004026:	4634      	mov	r4, r6
 8004028:	463d      	mov	r5, r7
  {
    while (!(SDIO->STA & (SDIO_FLAG_DBCKEND | SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
 800402a:	4e56      	ldr	r6, [pc, #344]	; (8004184 <SD_WriteBlock+0x2ec>)
 800402c:	6b72      	ldr	r2, [r6, #52]	; 0x34
 800402e:	f240 661a 	movw	r6, #1562	; 0x61a
 8004032:	4016      	ands	r6, r2
 8004034:	bb3e      	cbnz	r6, 8004086 <SD_WriteBlock+0x1ee>
    {
      if (SDIO_GetFlagStatus(SDIO_FLAG_TXFIFOHE) != RESET)
 8004036:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800403a:	f002 fc33 	bl	80068a4 <SDIO_GetFlagStatus>
 800403e:	2800      	cmp	r0, #0
 8004040:	d0f3      	beq.n	800402a <SD_WriteBlock+0x192>
      {
        if ((TotalNumberOfBytes - bytestransferred) < 32)
 8004042:	4847      	ldr	r0, [pc, #284]	; (8004160 <SD_WriteBlock+0x2c8>)
 8004044:	6802      	ldr	r2, [r0, #0]
 8004046:	1b53      	subs	r3, r2, r5
 8004048:	2b1f      	cmp	r3, #31
 800404a:	d813      	bhi.n	8004074 <SD_WriteBlock+0x1dc>
        {
          restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) : (( TotalNumberOfBytes -  bytestransferred) / 4 + 1);
 800404c:	f013 0f03 	tst.w	r3, #3
 8004050:	ea4f 0793 	mov.w	r7, r3, lsr #2
 8004054:	bf18      	it	ne
 8004056:	3701      	addne	r7, #1

          for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
 8004058:	2600      	movs	r6, #0
 800405a:	42be      	cmp	r6, r7
 800405c:	ea4f 0186 	mov.w	r1, r6, lsl #2
 8004060:	d005      	beq.n	800406e <SD_WriteBlock+0x1d6>
          {
            SDIO_WriteData(*tempbuff);
 8004062:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8004066:	f002 fc17 	bl	8006898 <SDIO_WriteData>
      {
        if ((TotalNumberOfBytes - bytestransferred) < 32)
        {
          restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) : (( TotalNumberOfBytes -  bytestransferred) / 4 + 1);

          for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
 800406a:	3601      	adds	r6, #1
 800406c:	e7f5      	b.n	800405a <SD_WriteBlock+0x1c2>
 800406e:	186d      	adds	r5, r5, r1
 8004070:	1864      	adds	r4, r4, r1
 8004072:	e7da      	b.n	800402a <SD_WriteBlock+0x192>
        }
        else
        {
          for (count = 0; count < 8; count++)
          {
            SDIO_WriteData(*(tempbuff + count));
 8004074:	59a0      	ldr	r0, [r4, r6]
 8004076:	f002 fc0f 	bl	8006898 <SDIO_WriteData>
 800407a:	3604      	adds	r6, #4
            SDIO_WriteData(*tempbuff);
          }
        }
        else
        {
          for (count = 0; count < 8; count++)
 800407c:	2e20      	cmp	r6, #32
 800407e:	d1f9      	bne.n	8004074 <SD_WriteBlock+0x1dc>
          {
            SDIO_WriteData(*(tempbuff + count));
          }
          tempbuff += 8;
 8004080:	3420      	adds	r4, #32
          bytestransferred += 32;
 8004082:	3520      	adds	r5, #32
 8004084:	e7d1      	b.n	800402a <SD_WriteBlock+0x192>
        }
      }
    }
    if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 8004086:	2008      	movs	r0, #8
 8004088:	f002 fc0c 	bl	80068a4 <SDIO_GetFlagStatus>
 800408c:	b120      	cbz	r0, 8004098 <SD_WriteBlock+0x200>
    {
      SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 800408e:	2008      	movs	r0, #8
 8004090:	f002 fc12 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_DATA_TIMEOUT;
      return(errorstatus);
 8004094:	2004      	movs	r0, #4
 8004096:	e05c      	b.n	8004152 <SD_WriteBlock+0x2ba>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 8004098:	2002      	movs	r0, #2
 800409a:	f002 fc03 	bl	80068a4 <SDIO_GetFlagStatus>
 800409e:	b120      	cbz	r0, 80040aa <SD_WriteBlock+0x212>
    {
      SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 80040a0:	2002      	movs	r0, #2
 80040a2:	f002 fc09 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_DATA_CRC_FAIL;
      return(errorstatus);
 80040a6:	2002      	movs	r0, #2
 80040a8:	e053      	b.n	8004152 <SD_WriteBlock+0x2ba>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_TXUNDERR) != RESET)
 80040aa:	2010      	movs	r0, #16
 80040ac:	f002 fbfa 	bl	80068a4 <SDIO_GetFlagStatus>
 80040b0:	b120      	cbz	r0, 80040bc <SD_WriteBlock+0x224>
    {
      SDIO_ClearFlag(SDIO_FLAG_TXUNDERR);
 80040b2:	2010      	movs	r0, #16
 80040b4:	f002 fc00 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_TX_UNDERRUN;
      return(errorstatus);
 80040b8:	2005      	movs	r0, #5
 80040ba:	e04a      	b.n	8004152 <SD_WriteBlock+0x2ba>
    }
    else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 80040bc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80040c0:	f002 fbf0 	bl	80068a4 <SDIO_GetFlagStatus>
 80040c4:	2800      	cmp	r0, #0
 80040c6:	d031      	beq.n	800412c <SD_WriteBlock+0x294>
    {
      SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 80040c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80040cc:	f002 fbf4 	bl	80068b8 <SDIO_ClearFlag>
      errorstatus = SD_START_BIT_ERR;
      return(errorstatus);
 80040d0:	2007      	movs	r0, #7
 80040d2:	e03e      	b.n	8004152 <SD_WriteBlock+0x2ba>
    }
  }
  else if (DeviceMode == SD_INTERRUPT_MODE)
 80040d4:	2901      	cmp	r1, #1
 80040d6:	d10b      	bne.n	80040f0 <SD_WriteBlock+0x258>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_FLAG_TXFIFOHE | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
 80040d8:	f244 301a 	movw	r0, #17178	; 0x431a
 80040dc:	f002 fb86 	bl	80067ec <SDIO_ITConfig>
    while ((TransferEnd == 0) && (TransferError == SD_OK))
 80040e0:	491e      	ldr	r1, [pc, #120]	; (800415c <SD_WriteBlock+0x2c4>)
 80040e2:	680a      	ldr	r2, [r1, #0]
 80040e4:	491c      	ldr	r1, [pc, #112]	; (8004158 <SD_WriteBlock+0x2c0>)
 80040e6:	b9da      	cbnz	r2, 8004120 <SD_WriteBlock+0x288>
 80040e8:	7808      	ldrb	r0, [r1, #0]
 80040ea:	282a      	cmp	r0, #42	; 0x2a
 80040ec:	d0f8      	beq.n	80040e0 <SD_WriteBlock+0x248>
 80040ee:	e017      	b.n	8004120 <SD_WriteBlock+0x288>
    if (TransferError != SD_OK)
    {
      return(TransferError);
    }
  }
  else if (DeviceMode == SD_DMA_MODE)
 80040f0:	b9e1      	cbnz	r1, 800412c <SD_WriteBlock+0x294>
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
 80040f2:	f240 301a 	movw	r0, #794	; 0x31a
 80040f6:	4621      	mov	r1, r4
 80040f8:	f002 fb78 	bl	80067ec <SDIO_ITConfig>
    SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, BlockSize);
 80040fc:	4630      	mov	r0, r6
 80040fe:	4629      	mov	r1, r5
 8004100:	f7fe fefc 	bl	8002efc <SD_LowLevel_DMA_TxConfig>
    SDIO_DMACmd(ENABLE);
 8004104:	4620      	mov	r0, r4
 8004106:	f002 fb7d 	bl	8006804 <SDIO_DMACmd>
	@retval DMA SDIO Channel Status.
*/
/**************************************************************************/
uint32_t SD_DMAEndOfTransferStatus(void)
{
  return (uint32_t)DMA_GetFlagStatus(DMA2_FLAG_TC4);
 800410a:	481f      	ldr	r0, [pc, #124]	; (8004188 <SD_WriteBlock+0x2f0>)
 800410c:	f002 fa48 	bl	80065a0 <DMA_GetFlagStatus>
 8004110:	4911      	ldr	r1, [pc, #68]	; (8004158 <SD_WriteBlock+0x2c0>)
  else if (DeviceMode == SD_DMA_MODE)
  {
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
    SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, BlockSize);
    SDIO_DMACmd(ENABLE);
    while ((SD_DMAEndOfTransferStatus() == RESET) && (TransferEnd == 0) && (TransferError == SD_OK))
 8004112:	b928      	cbnz	r0, 8004120 <SD_WriteBlock+0x288>
 8004114:	4a11      	ldr	r2, [pc, #68]	; (800415c <SD_WriteBlock+0x2c4>)
 8004116:	6810      	ldr	r0, [r2, #0]
 8004118:	b910      	cbnz	r0, 8004120 <SD_WriteBlock+0x288>
 800411a:	780b      	ldrb	r3, [r1, #0]
 800411c:	2b2a      	cmp	r3, #42	; 0x2a
 800411e:	d0f4      	beq.n	800410a <SD_WriteBlock+0x272>
    {}
    if (TransferError != SD_OK)
 8004120:	780b      	ldrb	r3, [r1, #0]
 8004122:	2b2a      	cmp	r3, #42	; 0x2a
 8004124:	d002      	beq.n	800412c <SD_WriteBlock+0x294>
    {
      return(TransferError);
 8004126:	490c      	ldr	r1, [pc, #48]	; (8004158 <SD_WriteBlock+0x2c0>)
 8004128:	7808      	ldrb	r0, [r1, #0]
 800412a:	e012      	b.n	8004152 <SD_WriteBlock+0x2ba>
    }
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800412c:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8004130:	f002 fbc2 	bl	80068b8 <SDIO_ClearFlag>
  /*!< Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
  {
    errorstatus = IsCardProgramming(&cardstate);
 8004134:	f10d 000f 	add.w	r0, sp, #15
 8004138:	f7fe fe32 	bl	8002da0 <IsCardProgramming>
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);

  /*!< Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
 800413c:	282a      	cmp	r0, #42	; 0x2a
 800413e:	d108      	bne.n	8004152 <SD_WriteBlock+0x2ba>
 8004140:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8004144:	1f99      	subs	r1, r3, #6
 8004146:	2901      	cmp	r1, #1
 8004148:	d9f4      	bls.n	8004134 <SD_WriteBlock+0x29c>
 800414a:	e002      	b.n	8004152 <SD_WriteBlock+0x2ba>
  SDIO_DMACmd(DISABLE);

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
 800414c:	200e      	movs	r0, #14
 800414e:	e000      	b.n	8004152 <SD_WriteBlock+0x2ba>
    cardstatus = SDIO_GetResponse(SDIO_RESP1);
  }

  if (timeout == 0)
  {
    return(SD_ERROR);
 8004150:	2029      	movs	r0, #41	; 0x29
  {
    errorstatus = IsCardProgramming(&cardstate);
  }

  return(errorstatus);
}
 8004152:	b005      	add	sp, #20
 8004154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004158:	20000024 	.word	0x20000024
 800415c:	200012d0 	.word	0x200012d0
 8004160:	200012f8 	.word	0x200012f8
 8004164:	20001228 	.word	0x20001228
 8004168:	000fffff 	.word	0x000fffff
 800416c:	200012bc 	.word	0x200012bc
 8004170:	200012fc 	.word	0x200012fc
 8004174:	200012f4 	.word	0x200012f4
 8004178:	20001310 	.word	0x20001310
 800417c:	200012f0 	.word	0x200012f0
 8004180:	20000028 	.word	0x20000028
 8004184:	40018000 	.word	0x40018000
 8004188:	10002000 	.word	0x10002000

0800418c <SD_WriteMultiBlocks>:
	@param  NumberOfBlocks: number of blocks to be written.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_WriteMultiBlocks(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize, uint32_t NumberOfBlocks)
{
 800418c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004190:	b087      	sub	sp, #28
 8004192:	468a      	mov	sl, r1
 8004194:	4614      	mov	r4, r2
 8004196:	469b      	mov	fp, r3
  SD_Error errorstatus = SD_OK;
  uint8_t  power = 0, cardstate = 0;
 8004198:	2600      	movs	r6, #0
 800419a:	f88d 6013 	strb.w	r6, [sp, #19]
  uint32_t bytestransferred = 0;
  uint32_t restwords = 0;
  uint32_t *tempbuff = (uint32_t *)writebuff;
  __IO uint32_t count = 0;
 800419e:	9605      	str	r6, [sp, #20]
  
  if (writebuff == NULL)
 80041a0:	9003      	str	r0, [sp, #12]
 80041a2:	b908      	cbnz	r0, 80041a8 <SD_WriteMultiBlocks+0x1c>
  {
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
 80041a4:	2026      	movs	r0, #38	; 0x26
 80041a6:	e1a8      	b.n	80044fa <SD_WriteMultiBlocks+0x36e>
  }

  TransferError = SD_OK;
 80041a8:	222a      	movs	r2, #42	; 0x2a
 80041aa:	4bab      	ldr	r3, [pc, #684]	; (8004458 <SD_WriteMultiBlocks+0x2cc>)
 80041ac:	701a      	strb	r2, [r3, #0]
  TransferEnd = 0;
 80041ae:	48ab      	ldr	r0, [pc, #684]	; (800445c <SD_WriteMultiBlocks+0x2d0>)
 80041b0:	6006      	str	r6, [r0, #0]
  TotalNumberOfBytes = 0;
 80041b2:	49ab      	ldr	r1, [pc, #684]	; (8004460 <SD_WriteMultiBlocks+0x2d4>)
 80041b4:	600e      	str	r6, [r1, #0]

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 80041b6:	48ab      	ldr	r0, [pc, #684]	; (8004464 <SD_WriteMultiBlocks+0x2d8>)
 80041b8:	4bab      	ldr	r3, [pc, #684]	; (8004468 <SD_WriteMultiBlocks+0x2dc>)
  SDIO_DataInitStructure.SDIO_DataLength = 0;
 80041ba:	e880 0048 	stmia.w	r0, {r3, r6}
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 80041be:	6086      	str	r6, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 80041c0:	60c6      	str	r6, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 80041c2:	6106      	str	r6, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Disable;
 80041c4:	6146      	str	r6, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 80041c6:	f002 fb4b 	bl	8006860 <SDIO_DataConfig>
  SDIO_DMACmd(DISABLE);
 80041ca:	4630      	mov	r0, r6
 80041cc:	f002 fb1a 	bl	8006804 <SDIO_DMACmd>

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 80041d0:	4630      	mov	r0, r6
 80041d2:	f002 fb39 	bl	8006848 <SDIO_GetResponse>
 80041d6:	0180      	lsls	r0, r0, #6
 80041d8:	f100 818e 	bmi.w	80044f8 <SD_WriteMultiBlocks+0x36c>
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 80041dc:	4aa3      	ldr	r2, [pc, #652]	; (800446c <SD_WriteMultiBlocks+0x2e0>)
 80041de:	6813      	ldr	r3, [r2, #0]
 80041e0:	2b02      	cmp	r3, #2
  {
    BlockSize = 512;
    WriteAddr /= 512;
 80041e2:	bf04      	itt	eq
 80041e4:	ea4f 2a5a 	moveq.w	sl, sl, lsr #9
    return(errorstatus);
  }

  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
  {
    BlockSize = 512;
 80041e8:	f44f 7400 	moveq.w	r4, #512	; 0x200
    WriteAddr /= 512;
  }
  
  /*!< Set the block size, both on controller and card */
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
 80041ec:	f104 39ff 	add.w	r9, r4, #4294967295
 80041f0:	fa1f f089 	uxth.w	r0, r9
 80041f4:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 80041f8:	d2d4      	bcs.n	80041a4 <SD_WriteMultiBlocks+0x18>
 80041fa:	ea19 0904 	ands.w	r9, r9, r4
 80041fe:	d1d1      	bne.n	80041a4 <SD_WriteMultiBlocks+0x18>
 8004200:	4625      	mov	r5, r4
/**************************************************************************/
static uint8_t convert_from_bytes_to_power_of_two(uint16_t NumberOfBytes)
{
  uint8_t count = 0;

  while (NumberOfBytes != 1)
 8004202:	2d01      	cmp	r5, #1
 8004204:	d006      	beq.n	8004214 <SD_WriteMultiBlocks+0x88>
  {
    NumberOfBytes >>= 1;
 8004206:	f3c5 054f 	ubfx	r5, r5, #1, #16
    count++;
 800420a:	f109 0901 	add.w	r9, r9, #1
 800420e:	fa5f f989 	uxtb.w	r9, r9
 8004212:	e7f6      	b.n	8004202 <SD_WriteMultiBlocks+0x76>
  /*!< Set the block size, both on controller and card */
  if ((BlockSize > 0) && (BlockSize <= 2048) && ((BlockSize & (BlockSize - 1)) == 0))
  {
    power = convert_from_bytes_to_power_of_two(BlockSize);

    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8004214:	4d96      	ldr	r5, [pc, #600]	; (8004470 <SD_WriteMultiBlocks+0x2e4>)
 8004216:	602c      	str	r4, [r5, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8004218:	2110      	movs	r1, #16
 800421a:	6069      	str	r1, [r5, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800421c:	f04f 0840 	mov.w	r8, #64	; 0x40
 8004220:	f8c5 8008 	str.w	r8, [r5, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8004224:	2700      	movs	r7, #0
 8004226:	60ef      	str	r7, [r5, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8004228:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800422c:	612e      	str	r6, [r5, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 800422e:	4628      	mov	r0, r5
 8004230:	9101      	str	r1, [sp, #4]
 8004232:	f002 faed 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8004236:	9a01      	ldr	r2, [sp, #4]
 8004238:	4610      	mov	r0, r2
 800423a:	f7fe fec3 	bl	8002fc4 <CmdResp1Error>

    if (errorstatus != SD_OK)
 800423e:	282a      	cmp	r0, #42	; 0x2a
 8004240:	f040 815b 	bne.w	80044fa <SD_WriteMultiBlocks+0x36e>
    errorstatus = SD_INVALID_PARAMETER;
    return(errorstatus);
  }

  /*!< Wait till card is ready for data Added */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 8004244:	4b8b      	ldr	r3, [pc, #556]	; (8004474 <SD_WriteMultiBlocks+0x2e8>)
 8004246:	6818      	ldr	r0, [r3, #0]
 8004248:	0401      	lsls	r1, r0, #16
 800424a:	6029      	str	r1, [r5, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 800424c:	220d      	movs	r2, #13
 800424e:	606a      	str	r2, [r5, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8004250:	f8c5 8008 	str.w	r8, [r5, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8004254:	60ef      	str	r7, [r5, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8004256:	612e      	str	r6, [r5, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8004258:	4628      	mov	r0, r5
 800425a:	9202      	str	r2, [sp, #8]
 800425c:	9301      	str	r3, [sp, #4]
 800425e:	f002 fad7 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SEND_STATUS);
 8004262:	9b02      	ldr	r3, [sp, #8]
 8004264:	4618      	mov	r0, r3
 8004266:	f7fe fead 	bl	8002fc4 <CmdResp1Error>

  if (errorstatus != SD_OK)
 800426a:	282a      	cmp	r0, #42	; 0x2a
 800426c:	9a01      	ldr	r2, [sp, #4]
 800426e:	f040 8144 	bne.w	80044fa <SD_WriteMultiBlocks+0x36e>
  {
    return(errorstatus);
  }

  if (NumberOfBlocks > 1)
 8004272:	f1bb 0f01 	cmp.w	fp, #1
 8004276:	f240 8125 	bls.w	80044c4 <SD_WriteMultiBlocks+0x338>
  {
    /*!< Common to all modes */
    if (NumberOfBlocks * BlockSize > SD_MAX_DATA_LENGTH)
 800427a:	fb0b f404 	mul.w	r4, fp, r4
 800427e:	f1b4 7f00 	cmp.w	r4, #33554432	; 0x2000000
 8004282:	d28f      	bcs.n	80041a4 <SD_WriteMultiBlocks+0x18>
    {
      errorstatus = SD_INVALID_PARAMETER;
      return(errorstatus);
    }

    if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 8004284:	4879      	ldr	r0, [pc, #484]	; (800446c <SD_WriteMultiBlocks+0x2e0>)
 8004286:	6801      	ldr	r1, [r0, #0]
 8004288:	2902      	cmp	r1, #2
 800428a:	d914      	bls.n	80042b6 <SD_WriteMultiBlocks+0x12a>
        return(errorstatus);
      }
    }

    /*!< Send CMD25 WRITE_MULT_BLOCK with argument data address */
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)WriteAddr;
 800428c:	4878      	ldr	r0, [pc, #480]	; (8004470 <SD_WriteMultiBlocks+0x2e4>)
 800428e:	f8c0 a000 	str.w	sl, [r0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8004292:	2719      	movs	r7, #25
 8004294:	6047      	str	r7, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8004296:	2640      	movs	r6, #64	; 0x40
 8004298:	6086      	str	r6, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800429a:	2600      	movs	r6, #0
 800429c:	60c6      	str	r6, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800429e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042a2:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 80042a4:	f002 fab4 	bl	8006810 <SDIO_SendCommand>

    errorstatus = CmdResp1Error(SD_CMD_WRITE_MULT_BLOCK);
 80042a8:	4638      	mov	r0, r7
 80042aa:	f7fe fe8b 	bl	8002fc4 <CmdResp1Error>

    if (SD_OK != errorstatus)
 80042ae:	282a      	cmp	r0, #42	; 0x2a
 80042b0:	f040 8123 	bne.w	80044fa <SD_WriteMultiBlocks+0x36e>
 80042b4:	e026      	b.n	8004304 <SD_WriteMultiBlocks+0x178>
    }

    if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
    {
      /*!< To improve performance */
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 80042b6:	6813      	ldr	r3, [r2, #0]
 80042b8:	041a      	lsls	r2, r3, #16
 80042ba:	602a      	str	r2, [r5, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80042bc:	2137      	movs	r1, #55	; 0x37
 80042be:	6069      	str	r1, [r5, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80042c0:	f8c5 8008 	str.w	r8, [r5, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80042c4:	60ef      	str	r7, [r5, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80042c6:	612e      	str	r6, [r5, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80042c8:	4628      	mov	r0, r5
 80042ca:	9101      	str	r1, [sp, #4]
 80042cc:	f002 faa0 	bl	8006810 <SDIO_SendCommand>


      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80042d0:	9801      	ldr	r0, [sp, #4]
 80042d2:	f7fe fe77 	bl	8002fc4 <CmdResp1Error>

      if (errorstatus != SD_OK)
 80042d6:	282a      	cmp	r0, #42	; 0x2a
 80042d8:	f040 810f 	bne.w	80044fa <SD_WriteMultiBlocks+0x36e>
      {
        return(errorstatus);
      }
      /*!< To improve performance */
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)NumberOfBlocks;
 80042dc:	f8c5 b000 	str.w	fp, [r5]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCK_COUNT;
 80042e0:	f04f 0b17 	mov.w	fp, #23
 80042e4:	f8c5 b004 	str.w	fp, [r5, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80042e8:	f8c5 8008 	str.w	r8, [r5, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80042ec:	60ef      	str	r7, [r5, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80042ee:	612e      	str	r6, [r5, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80042f0:	4628      	mov	r0, r5
 80042f2:	f002 fa8d 	bl	8006810 <SDIO_SendCommand>

      errorstatus = CmdResp1Error(SD_CMD_SET_BLOCK_COUNT);
 80042f6:	4658      	mov	r0, fp
 80042f8:	f7fe fe64 	bl	8002fc4 <CmdResp1Error>

      if (errorstatus != SD_OK)
 80042fc:	282a      	cmp	r0, #42	; 0x2a
 80042fe:	f040 80fc 	bne.w	80044fa <SD_WriteMultiBlocks+0x36e>
 8004302:	e7c3      	b.n	800428c <SD_WriteMultiBlocks+0x100>
    if (SD_OK != errorstatus)
    {
      return(errorstatus);
    }

    TotalNumberOfBytes = NumberOfBlocks * BlockSize;
 8004304:	4f56      	ldr	r7, [pc, #344]	; (8004460 <SD_WriteMultiBlocks+0x2d4>)
 8004306:	603c      	str	r4, [r7, #0]
    StopCondition = 1;
 8004308:	2701      	movs	r7, #1
 800430a:	4a5b      	ldr	r2, [pc, #364]	; (8004478 <SD_WriteMultiBlocks+0x2ec>)
 800430c:	6017      	str	r7, [r2, #0]
    SrcBuffer = (uint32_t *)writebuff;
 800430e:	495b      	ldr	r1, [pc, #364]	; (800447c <SD_WriteMultiBlocks+0x2f0>)
 8004310:	9803      	ldr	r0, [sp, #12]
 8004312:	6008      	str	r0, [r1, #0]

    SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8004314:	4853      	ldr	r0, [pc, #332]	; (8004464 <SD_WriteMultiBlocks+0x2d8>)
 8004316:	4a54      	ldr	r2, [pc, #336]	; (8004468 <SD_WriteMultiBlocks+0x2dc>)
    SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 8004318:	e880 0014 	stmia.w	r0, {r2, r4}
    SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) power << 4;
 800431c:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8004320:	6083      	str	r3, [r0, #8]
    SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8004322:	60c6      	str	r6, [r0, #12]
    SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8004324:	6106      	str	r6, [r0, #16]
    SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 8004326:	6147      	str	r7, [r0, #20]
    SDIO_DataConfig(&SDIO_DataInitStructure);
 8004328:	f002 fa9a 	bl	8006860 <SDIO_DataConfig>

    if (DeviceMode == SD_POLLING_MODE)
 800432c:	4a54      	ldr	r2, [pc, #336]	; (8004480 <SD_WriteMultiBlocks+0x2f4>)
 800432e:	6811      	ldr	r1, [r2, #0]
 8004330:	2902      	cmp	r1, #2
 8004332:	f040 8081 	bne.w	8004438 <SD_WriteMultiBlocks+0x2ac>
 8004336:	9d03      	ldr	r5, [sp, #12]
    {
      while (!(SDIO->STA & (SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DATAEND | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_STBITERR)))
 8004338:	4c52      	ldr	r4, [pc, #328]	; (8004484 <SD_WriteMultiBlocks+0x2f8>)
 800433a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800433c:	f240 341a 	movw	r4, #794	; 0x31a
 8004340:	4004      	ands	r4, r0
 8004342:	2c00      	cmp	r4, #0
 8004344:	d135      	bne.n	80043b2 <SD_WriteMultiBlocks+0x226>
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_TXFIFOHE) != RESET)
 8004346:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800434a:	f002 faab 	bl	80068a4 <SDIO_GetFlagStatus>
 800434e:	2800      	cmp	r0, #0
 8004350:	d0f2      	beq.n	8004338 <SD_WriteMultiBlocks+0x1ac>
        {
          if (!((TotalNumberOfBytes - bytestransferred) < SD_HALFFIFOBYTES))
 8004352:	4943      	ldr	r1, [pc, #268]	; (8004460 <SD_WriteMultiBlocks+0x2d4>)
 8004354:	680b      	ldr	r3, [r1, #0]
 8004356:	1b98      	subs	r0, r3, r6
 8004358:	281f      	cmp	r0, #31
 800435a:	d911      	bls.n	8004380 <SD_WriteMultiBlocks+0x1f4>
          {
            for (count = 0; count < SD_HALFFIFO; count++)
 800435c:	9405      	str	r4, [sp, #20]
 800435e:	9905      	ldr	r1, [sp, #20]
 8004360:	2907      	cmp	r1, #7
 8004362:	d808      	bhi.n	8004376 <SD_WriteMultiBlocks+0x1ea>
            {
              SDIO_WriteData(*(tempbuff + count));
 8004364:	9b05      	ldr	r3, [sp, #20]
 8004366:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 800436a:	f002 fa95 	bl	8006898 <SDIO_WriteData>
      {
        if (SDIO_GetFlagStatus(SDIO_FLAG_TXFIFOHE) != RESET)
        {
          if (!((TotalNumberOfBytes - bytestransferred) < SD_HALFFIFOBYTES))
          {
            for (count = 0; count < SD_HALFFIFO; count++)
 800436e:	9c05      	ldr	r4, [sp, #20]
 8004370:	1c60      	adds	r0, r4, #1
 8004372:	9005      	str	r0, [sp, #20]
 8004374:	e7f3      	b.n	800435e <SD_WriteMultiBlocks+0x1d2>
            {
              SDIO_WriteData(*(tempbuff + count));
            }
            tempbuff += SD_HALFFIFO;
 8004376:	f105 0420 	add.w	r4, r5, #32
            bytestransferred += SD_HALFFIFOBYTES;
 800437a:	f106 0120 	add.w	r1, r6, #32
 800437e:	e015      	b.n	80043ac <SD_WriteMultiBlocks+0x220>
          }
          else
          {
            restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) :
 8004380:	f010 0f03 	tst.w	r0, #3
 8004384:	ea4f 0790 	mov.w	r7, r0, lsr #2
 8004388:	bf18      	it	ne
 800438a:	3701      	addne	r7, #1
                        ((TotalNumberOfBytes - bytestransferred) / 4 + 1);

            for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
 800438c:	2400      	movs	r4, #0
 800438e:	9405      	str	r4, [sp, #20]
 8004390:	462c      	mov	r4, r5
	@param  BlockSize: the SD card Data block size.
	@param  NumberOfBlocks: number of blocks to be written.
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_WriteMultiBlocks(uint8_t *writebuff, uint32_t WriteAddr, uint16_t BlockSize, uint32_t NumberOfBlocks)
 8004392:	1b72      	subs	r2, r6, r5
 8004394:	18a1      	adds	r1, r4, r2
          else
          {
            restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) :
                        ((TotalNumberOfBytes - bytestransferred) / 4 + 1);

            for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
 8004396:	9b05      	ldr	r3, [sp, #20]
 8004398:	42bb      	cmp	r3, r7
 800439a:	d207      	bcs.n	80043ac <SD_WriteMultiBlocks+0x220>
            {
              SDIO_WriteData(*tempbuff);
 800439c:	f854 0b04 	ldr.w	r0, [r4], #4
 80043a0:	f002 fa7a 	bl	8006898 <SDIO_WriteData>
          else
          {
            restwords = ((TotalNumberOfBytes - bytestransferred) % 4 == 0) ? ((TotalNumberOfBytes - bytestransferred) / 4) :
                        ((TotalNumberOfBytes - bytestransferred) / 4 + 1);

            for (count = 0; count < restwords; count++, tempbuff++, bytestransferred += 4)
 80043a4:	9805      	ldr	r0, [sp, #20]
 80043a6:	1c42      	adds	r2, r0, #1
 80043a8:	9205      	str	r2, [sp, #20]
 80043aa:	e7f2      	b.n	8004392 <SD_WriteMultiBlocks+0x206>
    SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
    SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
    SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
    SDIO_DataConfig(&SDIO_DataInitStructure);

    if (DeviceMode == SD_POLLING_MODE)
 80043ac:	4625      	mov	r5, r4
 80043ae:	460e      	mov	r6, r1
 80043b0:	e7c2      	b.n	8004338 <SD_WriteMultiBlocks+0x1ac>
            }
          }
        }
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 80043b2:	2008      	movs	r0, #8
 80043b4:	f002 fa76 	bl	80068a4 <SDIO_GetFlagStatus>
 80043b8:	b120      	cbz	r0, 80043c4 <SD_WriteMultiBlocks+0x238>
      {
        SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 80043ba:	2008      	movs	r0, #8
 80043bc:	f002 fa7c 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_DATA_TIMEOUT;
        return(errorstatus);
 80043c0:	2004      	movs	r0, #4
 80043c2:	e09a      	b.n	80044fa <SD_WriteMultiBlocks+0x36e>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 80043c4:	2002      	movs	r0, #2
 80043c6:	f002 fa6d 	bl	80068a4 <SDIO_GetFlagStatus>
 80043ca:	b120      	cbz	r0, 80043d6 <SD_WriteMultiBlocks+0x24a>
      {
        SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 80043cc:	2002      	movs	r0, #2
 80043ce:	f002 fa73 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_DATA_CRC_FAIL;
        return(errorstatus);
 80043d2:	2002      	movs	r0, #2
 80043d4:	e091      	b.n	80044fa <SD_WriteMultiBlocks+0x36e>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_TXUNDERR) != RESET)
 80043d6:	2010      	movs	r0, #16
 80043d8:	f002 fa64 	bl	80068a4 <SDIO_GetFlagStatus>
 80043dc:	b120      	cbz	r0, 80043e8 <SD_WriteMultiBlocks+0x25c>
      {
        SDIO_ClearFlag(SDIO_FLAG_TXUNDERR);
 80043de:	2010      	movs	r0, #16
 80043e0:	f002 fa6a 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_TX_UNDERRUN;
        return(errorstatus);
 80043e4:	2005      	movs	r0, #5
 80043e6:	e088      	b.n	80044fa <SD_WriteMultiBlocks+0x36e>
      }
      else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 80043e8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80043ec:	f002 fa5a 	bl	80068a4 <SDIO_GetFlagStatus>
 80043f0:	4604      	mov	r4, r0
 80043f2:	b128      	cbz	r0, 8004400 <SD_WriteMultiBlocks+0x274>
      {
        SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 80043f4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80043f8:	f002 fa5e 	bl	80068b8 <SDIO_ClearFlag>
        errorstatus = SD_START_BIT_ERR;
        return(errorstatus);
 80043fc:	2007      	movs	r0, #7
 80043fe:	e07c      	b.n	80044fa <SD_WriteMultiBlocks+0x36e>
      }

      if (SDIO_GetFlagStatus(SDIO_FLAG_DATAEND) != RESET)
 8004400:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004404:	f002 fa4e 	bl	80068a4 <SDIO_GetFlagStatus>
 8004408:	2800      	cmp	r0, #0
 800440a:	d05b      	beq.n	80044c4 <SD_WriteMultiBlocks+0x338>
      {
       if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 800440c:	4b17      	ldr	r3, [pc, #92]	; (800446c <SD_WriteMultiBlocks+0x2e0>)
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	2a02      	cmp	r2, #2
 8004412:	d857      	bhi.n	80044c4 <SD_WriteMultiBlocks+0x338>
        {
          /*!< Send CMD12 STOP_TRANSMISSION */
          SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8004414:	4816      	ldr	r0, [pc, #88]	; (8004470 <SD_WriteMultiBlocks+0x2e4>)
 8004416:	6004      	str	r4, [r0, #0]
          SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 8004418:	250c      	movs	r5, #12
 800441a:	6045      	str	r5, [r0, #4]
          SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800441c:	2140      	movs	r1, #64	; 0x40
 800441e:	6081      	str	r1, [r0, #8]
          SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8004420:	60c4      	str	r4, [r0, #12]
          SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8004422:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004426:	6103      	str	r3, [r0, #16]
          SDIO_SendCommand(&SDIO_CmdInitStructure);
 8004428:	f002 f9f2 	bl	8006810 <SDIO_SendCommand>


          errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 800442c:	4628      	mov	r0, r5
 800442e:	f7fe fdc9 	bl	8002fc4 <CmdResp1Error>

          if (errorstatus != SD_OK)
 8004432:	282a      	cmp	r0, #42	; 0x2a
 8004434:	d161      	bne.n	80044fa <SD_WriteMultiBlocks+0x36e>
 8004436:	e045      	b.n	80044c4 <SD_WriteMultiBlocks+0x338>
            return(errorstatus);
          }
        }
      }
    }
    else if (DeviceMode == SD_INTERRUPT_MODE)
 8004438:	2901      	cmp	r1, #1
 800443a:	d125      	bne.n	8004488 <SD_WriteMultiBlocks+0x2fc>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXFIFOHE | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
 800443c:	f244 301a 	movw	r0, #17178	; 0x431a
 8004440:	f002 f9d4 	bl	80067ec <SDIO_ITConfig>
      while ((TransferEnd == 0) && (TransferError == SD_OK))
 8004444:	4905      	ldr	r1, [pc, #20]	; (800445c <SD_WriteMultiBlocks+0x2d0>)
 8004446:	6808      	ldr	r0, [r1, #0]
 8004448:	4903      	ldr	r1, [pc, #12]	; (8004458 <SD_WriteMultiBlocks+0x2cc>)
 800444a:	2800      	cmp	r0, #0
 800444c:	d134      	bne.n	80044b8 <SD_WriteMultiBlocks+0x32c>
 800444e:	780b      	ldrb	r3, [r1, #0]
 8004450:	2b2a      	cmp	r3, #42	; 0x2a
 8004452:	d0f7      	beq.n	8004444 <SD_WriteMultiBlocks+0x2b8>
 8004454:	e030      	b.n	80044b8 <SD_WriteMultiBlocks+0x32c>
 8004456:	bf00      	nop
 8004458:	20000024 	.word	0x20000024
 800445c:	200012d0 	.word	0x200012d0
 8004460:	200012f8 	.word	0x200012f8
 8004464:	20001228 	.word	0x20001228
 8004468:	000fffff 	.word	0x000fffff
 800446c:	200012bc 	.word	0x200012bc
 8004470:	200012fc 	.word	0x200012fc
 8004474:	200012f4 	.word	0x200012f4
 8004478:	20001310 	.word	0x20001310
 800447c:	200012f0 	.word	0x200012f0
 8004480:	20000028 	.word	0x20000028
 8004484:	40018000 	.word	0x40018000
      if (TransferError != SD_OK)
      {
        return(TransferError);
      }
    }
    else if (DeviceMode == SD_DMA_MODE)
 8004488:	b9e1      	cbnz	r1, 80044c4 <SD_WriteMultiBlocks+0x338>
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
 800448a:	f240 301a 	movw	r0, #794	; 0x31a
 800448e:	4639      	mov	r1, r7
 8004490:	f002 f9ac 	bl	80067ec <SDIO_ITConfig>
      SDIO_DMACmd(ENABLE);
 8004494:	4638      	mov	r0, r7
 8004496:	f002 f9b5 	bl	8006804 <SDIO_DMACmd>
      SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, (NumberOfBlocks * BlockSize));
 800449a:	9803      	ldr	r0, [sp, #12]
 800449c:	4621      	mov	r1, r4
 800449e:	f7fe fd2d 	bl	8002efc <SD_LowLevel_DMA_TxConfig>
	@retval DMA SDIO Channel Status.
*/
/**************************************************************************/
uint32_t SD_DMAEndOfTransferStatus(void)
{
  return (uint32_t)DMA_GetFlagStatus(DMA2_FLAG_TC4);
 80044a2:	4817      	ldr	r0, [pc, #92]	; (8004500 <SD_WriteMultiBlocks+0x374>)
 80044a4:	f002 f87c 	bl	80065a0 <DMA_GetFlagStatus>
 80044a8:	4916      	ldr	r1, [pc, #88]	; (8004504 <SD_WriteMultiBlocks+0x378>)
    else if (DeviceMode == SD_DMA_MODE)
    {
      SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR, ENABLE);
      SDIO_DMACmd(ENABLE);
      SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, (NumberOfBlocks * BlockSize));
      while ((SD_DMAEndOfTransferStatus() == RESET) && (TransferEnd == 0) && (TransferError == SD_OK))
 80044aa:	b928      	cbnz	r0, 80044b8 <SD_WriteMultiBlocks+0x32c>
 80044ac:	4816      	ldr	r0, [pc, #88]	; (8004508 <SD_WriteMultiBlocks+0x37c>)
 80044ae:	6803      	ldr	r3, [r0, #0]
 80044b0:	b913      	cbnz	r3, 80044b8 <SD_WriteMultiBlocks+0x32c>
 80044b2:	780a      	ldrb	r2, [r1, #0]
 80044b4:	2a2a      	cmp	r2, #42	; 0x2a
 80044b6:	d0f4      	beq.n	80044a2 <SD_WriteMultiBlocks+0x316>
      {}
      if (TransferError != SD_OK)
 80044b8:	780a      	ldrb	r2, [r1, #0]
 80044ba:	2a2a      	cmp	r2, #42	; 0x2a
 80044bc:	d002      	beq.n	80044c4 <SD_WriteMultiBlocks+0x338>
      {
        return(TransferError);
 80044be:	4911      	ldr	r1, [pc, #68]	; (8004504 <SD_WriteMultiBlocks+0x378>)
 80044c0:	7808      	ldrb	r0, [r1, #0]
 80044c2:	e01a      	b.n	80044fa <SD_WriteMultiBlocks+0x36e>
      }
    }
  }
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80044c4:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80044c8:	f002 f9f6 	bl	80068b8 <SDIO_ClearFlag>
  
  /*!< Add some delay before checking the Card Status */
  for(count = 0; count < 0xFFFF; count++)
 80044cc:	2200      	movs	r2, #0
 80044ce:	9205      	str	r2, [sp, #20]
 80044d0:	9805      	ldr	r0, [sp, #20]
 80044d2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80044d6:	4290      	cmp	r0, r2
 80044d8:	d807      	bhi.n	80044ea <SD_WriteMultiBlocks+0x35e>
 80044da:	9805      	ldr	r0, [sp, #20]
 80044dc:	1c42      	adds	r2, r0, #1
 80044de:	e7f6      	b.n	80044ce <SD_WriteMultiBlocks+0x342>
  {
  }
  /*!< Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
 80044e0:	f89d 1013 	ldrb.w	r1, [sp, #19]
 80044e4:	1f8b      	subs	r3, r1, #6
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d807      	bhi.n	80044fa <SD_WriteMultiBlocks+0x36e>
  {
    errorstatus = IsCardProgramming(&cardstate);
 80044ea:	f10d 0013 	add.w	r0, sp, #19
 80044ee:	f7fe fc57 	bl	8002da0 <IsCardProgramming>
  {
  }
  /*!< Wait till the card is in programming state */
  errorstatus = IsCardProgramming(&cardstate);

  while ((errorstatus == SD_OK) && ((cardstate == SD_CARD_PROGRAMMING) || (cardstate == SD_CARD_RECEIVING)))
 80044f2:	282a      	cmp	r0, #42	; 0x2a
 80044f4:	d0f4      	beq.n	80044e0 <SD_WriteMultiBlocks+0x354>
 80044f6:	e000      	b.n	80044fa <SD_WriteMultiBlocks+0x36e>
  SDIO_DMACmd(DISABLE);

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
 80044f8:	200e      	movs	r0, #14
  {
    errorstatus = IsCardProgramming(&cardstate);
  }

  return(errorstatus);
}
 80044fa:	b007      	add	sp, #28
 80044fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004500:	10002000 	.word	0x10002000
 8004504:	20000024 	.word	0x20000024
 8004508:	200012d0 	.word	0x200012d0

0800450c <SD_StopTransfer>:
	@param  None
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_StopTransfer(void)
{
 800450c:	b510      	push	{r4, lr}
  SD_Error errorstatus = SD_OK;

  /*!< Send CMD12 STOP_TRANSMISSION  */
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 800450e:	4809      	ldr	r0, [pc, #36]	; (8004534 <SD_StopTransfer+0x28>)
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 8004510:	2200      	movs	r2, #0
 8004512:	240c      	movs	r4, #12
 8004514:	e880 0014 	stmia.w	r0, {r2, r4}
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8004518:	2140      	movs	r1, #64	; 0x40
 800451a:	6081      	str	r1, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800451c:	60c2      	str	r2, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800451e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004522:	6102      	str	r2, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8004524:	f002 f974 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 8004528:	4620      	mov	r0, r4

  return(errorstatus);
}
 800452a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
  SDIO_SendCommand(&SDIO_CmdInitStructure);

  errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 800452e:	f7fe bd49 	b.w	8002fc4 <CmdResp1Error>
 8004532:	bf00      	nop
 8004534:	200012fc 	.word	0x200012fc

08004538 <SD_SendSDStatus>:
			(SD Status register).
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_SendSDStatus(uint32_t *psdstatus)
{
 8004538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800453c:	4606      	mov	r6, r0
  SD_Error errorstatus = SD_OK;
  uint32_t count = 0;

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 800453e:	2000      	movs	r0, #0
 8004540:	f002 f982 	bl	8006848 <SDIO_GetResponse>
 8004544:	f010 7700 	ands.w	r7, r0, #33554432	; 0x2000000
 8004548:	f040 809b 	bne.w	8004682 <SD_SendSDStatus+0x14a>
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
  }

  /*!< Set block size for card if it is not equal to current block size for card. */
  SDIO_CmdInitStructure.SDIO_Argument = 64;
 800454c:	4c4f      	ldr	r4, [pc, #316]	; (800468c <SD_SendSDStatus+0x154>)
 800454e:	f04f 0840 	mov.w	r8, #64	; 0x40
 8004552:	f8c4 8000 	str.w	r8, [r4]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8004556:	2510      	movs	r5, #16
 8004558:	6065      	str	r5, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800455a:	f8c4 8008 	str.w	r8, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800455e:	60e7      	str	r7, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8004560:	f44f 6980 	mov.w	r9, #1024	; 0x400
 8004564:	f8c4 9010 	str.w	r9, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8004568:	4620      	mov	r0, r4
 800456a:	f002 f951 	bl	8006810 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 800456e:	4628      	mov	r0, r5
 8004570:	f7fe fd28 	bl	8002fc4 <CmdResp1Error>
 8004574:	4605      	mov	r5, r0

  if (errorstatus != SD_OK)
 8004576:	282a      	cmp	r0, #42	; 0x2a
 8004578:	f040 8084 	bne.w	8004684 <SD_SendSDStatus+0x14c>
  {
    return(errorstatus);
  }

  /*!< CMD55 */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 800457c:	4b44      	ldr	r3, [pc, #272]	; (8004690 <SD_SendSDStatus+0x158>)
 800457e:	6818      	ldr	r0, [r3, #0]
 8004580:	0401      	lsls	r1, r0, #16
 8004582:	6021      	str	r1, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8004584:	2537      	movs	r5, #55	; 0x37
 8004586:	6065      	str	r5, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8004588:	f8c4 8008 	str.w	r8, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800458c:	60e7      	str	r7, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800458e:	f8c4 9010 	str.w	r9, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8004592:	4620      	mov	r0, r4
 8004594:	f002 f93c 	bl	8006810 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8004598:	4628      	mov	r0, r5
 800459a:	f7fe fd13 	bl	8002fc4 <CmdResp1Error>
 800459e:	4605      	mov	r5, r0

  if (errorstatus != SD_OK)
 80045a0:	282a      	cmp	r0, #42	; 0x2a
 80045a2:	d16f      	bne.n	8004684 <SD_SendSDStatus+0x14c>
  {
    return(errorstatus);
  }

  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 80045a4:	483b      	ldr	r0, [pc, #236]	; (8004694 <SD_SendSDStatus+0x15c>)
 80045a6:	4b3c      	ldr	r3, [pc, #240]	; (8004698 <SD_SendSDStatus+0x160>)
  SDIO_DataInitStructure.SDIO_DataLength = 64;
 80045a8:	e880 0108 	stmia.w	r0, {r3, r8}
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_64b;
 80045ac:	2260      	movs	r2, #96	; 0x60
 80045ae:	6082      	str	r2, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 80045b0:	2302      	movs	r3, #2
 80045b2:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 80045b4:	6107      	str	r7, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 80045b6:	2101      	movs	r1, #1
 80045b8:	6141      	str	r1, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 80045ba:	f002 f951 	bl	8006860 <SDIO_DataConfig>

  /*!< Send ACMD13 SD_APP_STAUS  with argument as card's RCA.*/
  SDIO_CmdInitStructure.SDIO_Argument = 0;
 80045be:	6027      	str	r7, [r4, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_STAUS;
 80045c0:	250d      	movs	r5, #13
 80045c2:	6065      	str	r5, [r4, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80045c4:	f8c4 8008 	str.w	r8, [r4, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80045c8:	60e7      	str	r7, [r4, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80045ca:	f8c4 9010 	str.w	r9, [r4, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80045ce:	4620      	mov	r0, r4
 80045d0:	f002 f91e 	bl	8006810 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SD_APP_STAUS);
 80045d4:	4628      	mov	r0, r5
 80045d6:	f7fe fcf5 	bl	8002fc4 <CmdResp1Error>
 80045da:	4605      	mov	r5, r0

  if (errorstatus != SD_OK)
 80045dc:	282a      	cmp	r0, #42	; 0x2a
 80045de:	d151      	bne.n	8004684 <SD_SendSDStatus+0x14c>
  {
    return(errorstatus);
  }

  while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
 80045e0:	4c2e      	ldr	r4, [pc, #184]	; (800469c <SD_SendSDStatus+0x164>)
 80045e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80045e4:	f240 642a 	movw	r4, #1578	; 0x62a
 80045e8:	4004      	ands	r4, r0
 80045ea:	b96c      	cbnz	r4, 8004608 <SD_SendSDStatus+0xd0>
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
 80045ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80045f0:	f002 f958 	bl	80068a4 <SDIO_GetFlagStatus>
 80045f4:	2800      	cmp	r0, #0
 80045f6:	d0f3      	beq.n	80045e0 <SD_SendSDStatus+0xa8>
    {
      for (count = 0; count < 8; count++)
      {
        *(psdstatus + count) = SDIO_ReadData();
 80045f8:	f002 f948 	bl	800688c <SDIO_ReadData>
 80045fc:	5130      	str	r0, [r6, r4]
 80045fe:	3404      	adds	r4, #4

  while (!(SDIO->STA &(SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
  {
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXFIFOHF) != RESET)
    {
      for (count = 0; count < 8; count++)
 8004600:	2c20      	cmp	r4, #32
 8004602:	d1f9      	bne.n	80045f8 <SD_SendSDStatus+0xc0>
      {
        *(psdstatus + count) = SDIO_ReadData();
      }
      psdstatus += 8;
 8004604:	3620      	adds	r6, #32
 8004606:	e7eb      	b.n	80045e0 <SD_SendSDStatus+0xa8>
    }
  }

  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 8004608:	2008      	movs	r0, #8
 800460a:	f002 f94b 	bl	80068a4 <SDIO_GetFlagStatus>
 800460e:	b120      	cbz	r0, 800461a <SD_SendSDStatus+0xe2>
  {
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 8004610:	2008      	movs	r0, #8
 8004612:	f002 f951 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_DATA_TIMEOUT;
    return(errorstatus);
 8004616:	2504      	movs	r5, #4
 8004618:	e034      	b.n	8004684 <SD_SendSDStatus+0x14c>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 800461a:	2002      	movs	r0, #2
 800461c:	f002 f942 	bl	80068a4 <SDIO_GetFlagStatus>
 8004620:	b120      	cbz	r0, 800462c <SD_SendSDStatus+0xf4>
  {
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 8004622:	2002      	movs	r0, #2
 8004624:	f002 f948 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_DATA_CRC_FAIL;
    return(errorstatus);
 8004628:	2502      	movs	r5, #2
 800462a:	e02b      	b.n	8004684 <SD_SendSDStatus+0x14c>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 800462c:	2020      	movs	r0, #32
 800462e:	f002 f939 	bl	80068a4 <SDIO_GetFlagStatus>
 8004632:	b120      	cbz	r0, 800463e <SD_SendSDStatus+0x106>
  {
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 8004634:	2020      	movs	r0, #32
 8004636:	f002 f93f 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_RX_OVERRUN;
    return(errorstatus);
 800463a:	2506      	movs	r5, #6
 800463c:	e022      	b.n	8004684 <SD_SendSDStatus+0x14c>
  }
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 800463e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004642:	f002 f92f 	bl	80068a4 <SDIO_GetFlagStatus>
 8004646:	b128      	cbz	r0, 8004654 <SD_SendSDStatus+0x11c>
  {
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 8004648:	f44f 7000 	mov.w	r0, #512	; 0x200
 800464c:	f002 f934 	bl	80068b8 <SDIO_ClearFlag>
    errorstatus = SD_START_BIT_ERR;
    return(errorstatus);
 8004650:	2507      	movs	r5, #7
 8004652:	e017      	b.n	8004684 <SD_SendSDStatus+0x14c>
  }

  while (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 8004654:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004658:	f002 f924 	bl	80068a4 <SDIO_GetFlagStatus>
 800465c:	b120      	cbz	r0, 8004668 <SD_SendSDStatus+0x130>
  {
    *psdstatus = SDIO_ReadData();
 800465e:	f002 f915 	bl	800688c <SDIO_ReadData>
 8004662:	f846 0b04 	str.w	r0, [r6], #4
 8004666:	e7f5      	b.n	8004654 <SD_SendSDStatus+0x11c>
    psdstatus++;
  }

  /*!< Clear all the static status flags*/
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8004668:	f240 50ff 	movw	r0, #1535	; 0x5ff
 800466c:	f002 f924 	bl	80068b8 <SDIO_ClearFlag>
  psdstatus -= 16;
 8004670:	f1a6 0340 	sub.w	r3, r6, #64	; 0x40
  for (count = 0; count < 16; count++)
  {
    psdstatus[count] = ((psdstatus[count] & SD_0TO7BITS) << 24) |((psdstatus[count] & SD_8TO15BITS) << 8) |
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	ba11      	rev	r1, r2
 8004678:	f843 1b04 	str.w	r1, [r3], #4
  }

  /*!< Clear all the static status flags*/
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
  psdstatus -= 16;
  for (count = 0; count < 16; count++)
 800467c:	42b3      	cmp	r3, r6
 800467e:	d1f9      	bne.n	8004674 <SD_SendSDStatus+0x13c>
 8004680:	e000      	b.n	8004684 <SD_SendSDStatus+0x14c>
  uint32_t count = 0;

  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
  {
    errorstatus = SD_LOCK_UNLOCK_FAILED;
    return(errorstatus);
 8004682:	250e      	movs	r5, #14
  {
    psdstatus[count] = ((psdstatus[count] & SD_0TO7BITS) << 24) |((psdstatus[count] & SD_8TO15BITS) << 8) |
                       ((psdstatus[count] & SD_16TO23BITS) >> 8) |((psdstatus[count] & SD_24TO31BITS) >> 24);
  }
  return(errorstatus);
}
 8004684:	4628      	mov	r0, r5
 8004686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800468a:	bf00      	nop
 800468c:	200012fc 	.word	0x200012fc
 8004690:	200012f4 	.word	0x200012f4
 8004694:	20001228 	.word	0x20001228
 8004698:	000fffff 	.word	0x000fffff
 800469c:	40018000 	.word	0x40018000

080046a0 <SD_ProcessIRQSrc>:
	@param  None
	@retval SD_Error: SD Card Error code.
*/
/**************************************************************************/
SD_Error SD_ProcessIRQSrc(void)
{
 80046a0:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0, restwords = 0;

  if (DeviceMode == SD_INTERRUPT_MODE)
 80046a2:	4b72      	ldr	r3, [pc, #456]	; (800486c <SD_ProcessIRQSrc+0x1cc>)
 80046a4:	6818      	ldr	r0, [r3, #0]
 80046a6:	2801      	cmp	r0, #1
 80046a8:	d147      	bne.n	800473a <SD_ProcessIRQSrc+0x9a>
  {
    if (SDIO_GetITStatus(SDIO_IT_RXFIFOHF) != RESET)
 80046aa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80046ae:	f002 f909 	bl	80068c4 <SDIO_GetITStatus>
 80046b2:	4604      	mov	r4, r0
 80046b4:	b148      	cbz	r0, 80046ca <SD_ProcessIRQSrc+0x2a>
 80046b6:	2400      	movs	r4, #0
    {
      for (count = 0; count < SD_HALFFIFO; count++)
      {
        *(DestBuffer + count) = SDIO_ReadData();
 80046b8:	4d6d      	ldr	r5, [pc, #436]	; (8004870 <SD_ProcessIRQSrc+0x1d0>)
 80046ba:	682e      	ldr	r6, [r5, #0]
 80046bc:	f002 f8e6 	bl	800688c <SDIO_ReadData>
 80046c0:	5130      	str	r0, [r6, r4]
 80046c2:	3404      	adds	r4, #4

  if (DeviceMode == SD_INTERRUPT_MODE)
  {
    if (SDIO_GetITStatus(SDIO_IT_RXFIFOHF) != RESET)
    {
      for (count = 0; count < SD_HALFFIFO; count++)
 80046c4:	2c20      	cmp	r4, #32
 80046c6:	d1f7      	bne.n	80046b8 <SD_ProcessIRQSrc+0x18>
 80046c8:	e030      	b.n	800472c <SD_ProcessIRQSrc+0x8c>
        *(DestBuffer + count) = SDIO_ReadData();
      }
      DestBuffer += SD_HALFFIFO;
      NumberOfBytes += SD_HALFFIFOBYTES;
    }
    else if (SDIO_GetITStatus(SDIO_IT_TXFIFOHE) != RESET)
 80046ca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80046ce:	f002 f8f9 	bl	80068c4 <SDIO_GetITStatus>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d031      	beq.n	800473a <SD_ProcessIRQSrc+0x9a>
    {
      if ((TotalNumberOfBytes - NumberOfBytes) < SD_HALFFIFOBYTES)
 80046d6:	4967      	ldr	r1, [pc, #412]	; (8004874 <SD_ProcessIRQSrc+0x1d4>)
 80046d8:	680b      	ldr	r3, [r1, #0]
 80046da:	4a67      	ldr	r2, [pc, #412]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 80046dc:	6810      	ldr	r0, [r2, #0]
 80046de:	1a19      	subs	r1, r3, r0
 80046e0:	291f      	cmp	r1, #31
 80046e2:	d81b      	bhi.n	800471c <SD_ProcessIRQSrc+0x7c>
      {
        restwords = ((TotalNumberOfBytes - NumberOfBytes) %  4 == 0) ?
 80046e4:	6816      	ldr	r6, [r2, #0]
 80046e6:	1b98      	subs	r0, r3, r6
                    ((TotalNumberOfBytes - NumberOfBytes) / 4) :
 80046e8:	6812      	ldr	r2, [r2, #0]
 80046ea:	0781      	lsls	r1, r0, #30
 80046ec:	d102      	bne.n	80046f4 <SD_ProcessIRQSrc+0x54>
 80046ee:	1a9c      	subs	r4, r3, r2
 80046f0:	08a6      	lsrs	r6, r4, #2
 80046f2:	e002      	b.n	80046fa <SD_ProcessIRQSrc+0x5a>
                    ((TotalNumberOfBytes - NumberOfBytes) / 4 + 1);
 80046f4:	1a99      	subs	r1, r3, r2
 80046f6:	088b      	lsrs	r3, r1, #2
    else if (SDIO_GetITStatus(SDIO_IT_TXFIFOHE) != RESET)
    {
      if ((TotalNumberOfBytes - NumberOfBytes) < SD_HALFFIFOBYTES)
      {
        restwords = ((TotalNumberOfBytes - NumberOfBytes) %  4 == 0) ?
                    ((TotalNumberOfBytes - NumberOfBytes) / 4) :
 80046f8:	1c5e      	adds	r6, r3, #1
                    ((TotalNumberOfBytes - NumberOfBytes) / 4 + 1);

        for (count = 0; count < restwords;  count++, SrcBuffer++, NumberOfBytes += 4)
 80046fa:	2400      	movs	r4, #0
 80046fc:	42b4      	cmp	r4, r6
 80046fe:	d01c      	beq.n	800473a <SD_ProcessIRQSrc+0x9a>
        {
          SDIO_WriteData(*SrcBuffer);
 8004700:	4d5e      	ldr	r5, [pc, #376]	; (800487c <SD_ProcessIRQSrc+0x1dc>)
 8004702:	6828      	ldr	r0, [r5, #0]
 8004704:	6800      	ldr	r0, [r0, #0]
 8004706:	f002 f8c7 	bl	8006898 <SDIO_WriteData>
      {
        restwords = ((TotalNumberOfBytes - NumberOfBytes) %  4 == 0) ?
                    ((TotalNumberOfBytes - NumberOfBytes) / 4) :
                    ((TotalNumberOfBytes - NumberOfBytes) / 4 + 1);

        for (count = 0; count < restwords;  count++, SrcBuffer++, NumberOfBytes += 4)
 800470a:	3401      	adds	r4, #1
 800470c:	682a      	ldr	r2, [r5, #0]
 800470e:	1d11      	adds	r1, r2, #4
 8004710:	6029      	str	r1, [r5, #0]
 8004712:	4b59      	ldr	r3, [pc, #356]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 8004714:	6818      	ldr	r0, [r3, #0]
 8004716:	1d02      	adds	r2, r0, #4
 8004718:	601a      	str	r2, [r3, #0]
 800471a:	e7ef      	b.n	80046fc <SD_ProcessIRQSrc+0x5c>
      }
      else
      {
        for (count = 0; count < SD_HALFFIFO; count++)
        {
          SDIO_WriteData(*(SrcBuffer + count));
 800471c:	4d57      	ldr	r5, [pc, #348]	; (800487c <SD_ProcessIRQSrc+0x1dc>)
 800471e:	682b      	ldr	r3, [r5, #0]
 8004720:	5918      	ldr	r0, [r3, r4]
 8004722:	f002 f8b9 	bl	8006898 <SDIO_WriteData>
 8004726:	3404      	adds	r4, #4
          SDIO_WriteData(*SrcBuffer);
        }
      }
      else
      {
        for (count = 0; count < SD_HALFFIFO; count++)
 8004728:	2c20      	cmp	r4, #32
 800472a:	d1f7      	bne.n	800471c <SD_ProcessIRQSrc+0x7c>
        {
          SDIO_WriteData(*(SrcBuffer + count));
        }

        SrcBuffer += SD_HALFFIFO;
 800472c:	6829      	ldr	r1, [r5, #0]
 800472e:	3120      	adds	r1, #32
 8004730:	6029      	str	r1, [r5, #0]
        NumberOfBytes += SD_HALFFIFOBYTES;
 8004732:	4b51      	ldr	r3, [pc, #324]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 8004734:	6818      	ldr	r0, [r3, #0]
 8004736:	3020      	adds	r0, #32
 8004738:	6018      	str	r0, [r3, #0]
      }
    }
  }

  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
 800473a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800473e:	f002 f8c1 	bl	80068c4 <SDIO_GetITStatus>
 8004742:	4604      	mov	r4, r0
 8004744:	2800      	cmp	r0, #0
 8004746:	d037      	beq.n	80047b8 <SD_ProcessIRQSrc+0x118>
  {
    if (DeviceMode != SD_DMA_MODE)
 8004748:	4c48      	ldr	r4, [pc, #288]	; (800486c <SD_ProcessIRQSrc+0x1cc>)
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	b9cb      	cbnz	r3, 8004782 <SD_ProcessIRQSrc+0xe2>
        DestBuffer++;
        NumberOfBytes += 4;
      }
    }

    if (StopCondition == 1)
 800474e:	4b4c      	ldr	r3, [pc, #304]	; (8004880 <SD_ProcessIRQSrc+0x1e0>)
 8004750:	681c      	ldr	r4, [r3, #0]
 8004752:	2c01      	cmp	r4, #1
 8004754:	4c4b      	ldr	r4, [pc, #300]	; (8004884 <SD_ProcessIRQSrc+0x1e4>)
 8004756:	d11b      	bne.n	8004790 <SD_ProcessIRQSrc+0xf0>
    {
      TransferError = SD_StopTransfer();
 8004758:	f7ff fed8 	bl	800450c <SD_StopTransfer>
 800475c:	7020      	strb	r0, [r4, #0]
 800475e:	e019      	b.n	8004794 <SD_ProcessIRQSrc+0xf4>

  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
  {
    if (DeviceMode != SD_DMA_MODE)
    {
      while ((SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)  &&  (NumberOfBytes < TotalNumberOfBytes))
 8004760:	4c45      	ldr	r4, [pc, #276]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 8004762:	6820      	ldr	r0, [r4, #0]
 8004764:	4a43      	ldr	r2, [pc, #268]	; (8004874 <SD_ProcessIRQSrc+0x1d4>)
 8004766:	6811      	ldr	r1, [r2, #0]
 8004768:	4288      	cmp	r0, r1
 800476a:	d2f0      	bcs.n	800474e <SD_ProcessIRQSrc+0xae>
      {
        *DestBuffer = SDIO_ReadData();
 800476c:	4d40      	ldr	r5, [pc, #256]	; (8004870 <SD_ProcessIRQSrc+0x1d0>)
 800476e:	682e      	ldr	r6, [r5, #0]
 8004770:	f002 f88c 	bl	800688c <SDIO_ReadData>
 8004774:	6030      	str	r0, [r6, #0]
        DestBuffer++;
 8004776:	6829      	ldr	r1, [r5, #0]
 8004778:	1d08      	adds	r0, r1, #4
 800477a:	6028      	str	r0, [r5, #0]
        NumberOfBytes += 4;
 800477c:	6823      	ldr	r3, [r4, #0]
 800477e:	1d1a      	adds	r2, r3, #4
 8004780:	6022      	str	r2, [r4, #0]

  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
  {
    if (DeviceMode != SD_DMA_MODE)
    {
      while ((SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)  &&  (NumberOfBytes < TotalNumberOfBytes))
 8004782:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004786:	f002 f88d 	bl	80068a4 <SDIO_GetFlagStatus>
 800478a:	2800      	cmp	r0, #0
 800478c:	d1e8      	bne.n	8004760 <SD_ProcessIRQSrc+0xc0>
 800478e:	e7de      	b.n	800474e <SD_ProcessIRQSrc+0xae>
    {
      TransferError = SD_StopTransfer();
    }
    else
    {
      TransferError = SD_OK;
 8004790:	202a      	movs	r0, #42	; 0x2a
 8004792:	7020      	strb	r0, [r4, #0]
    }
    SDIO_ClearITPendingBit(SDIO_IT_DATAEND);
 8004794:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004798:	f002 f89e 	bl	80068d8 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 800479c:	f24c 303a 	movw	r0, #49978	; 0xc33a
 80047a0:	2100      	movs	r1, #0
 80047a2:	f002 f823 	bl	80067ec <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    TransferEnd = 1;
 80047a6:	2201      	movs	r2, #1
 80047a8:	4937      	ldr	r1, [pc, #220]	; (8004888 <SD_ProcessIRQSrc+0x1e8>)
 80047aa:	600a      	str	r2, [r1, #0]
    NumberOfBytes = 0;
 80047ac:	2000      	movs	r0, #0
 80047ae:	4b32      	ldr	r3, [pc, #200]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 80047b0:	6018      	str	r0, [r3, #0]
    return(TransferError);
 80047b2:	4a34      	ldr	r2, [pc, #208]	; (8004884 <SD_ProcessIRQSrc+0x1e4>)
 80047b4:	7810      	ldrb	r0, [r2, #0]
 80047b6:	bd70      	pop	{r4, r5, r6, pc}
  }

  if (SDIO_GetITStatus(SDIO_IT_DCRCFAIL) != RESET)
 80047b8:	2002      	movs	r0, #2
 80047ba:	f002 f883 	bl	80068c4 <SDIO_GetITStatus>
 80047be:	4605      	mov	r5, r0
 80047c0:	b158      	cbz	r0, 80047da <SD_ProcessIRQSrc+0x13a>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DCRCFAIL);
 80047c2:	2002      	movs	r0, #2
 80047c4:	f002 f888 	bl	80068d8 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 80047c8:	f24c 303a 	movw	r0, #49978	; 0xc33a
 80047cc:	4621      	mov	r1, r4
 80047ce:	f002 f80d 	bl	80067ec <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
 80047d2:	4a29      	ldr	r2, [pc, #164]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 80047d4:	6014      	str	r4, [r2, #0]
    TransferError = SD_DATA_CRC_FAIL;
 80047d6:	2002      	movs	r0, #2
 80047d8:	e043      	b.n	8004862 <SD_ProcessIRQSrc+0x1c2>
    return(SD_DATA_CRC_FAIL);
  }

  if (SDIO_GetITStatus(SDIO_IT_DTIMEOUT) != RESET)
 80047da:	2008      	movs	r0, #8
 80047dc:	f002 f872 	bl	80068c4 <SDIO_GetITStatus>
 80047e0:	4604      	mov	r4, r0
 80047e2:	b158      	cbz	r0, 80047fc <SD_ProcessIRQSrc+0x15c>
  {
    SDIO_ClearITPendingBit(SDIO_IT_DTIMEOUT);
 80047e4:	2008      	movs	r0, #8
 80047e6:	f002 f877 	bl	80068d8 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 80047ea:	f24c 303a 	movw	r0, #49978	; 0xc33a
 80047ee:	4629      	mov	r1, r5
 80047f0:	f001 fffc 	bl	80067ec <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
 80047f4:	4820      	ldr	r0, [pc, #128]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 80047f6:	6005      	str	r5, [r0, #0]
    TransferError = SD_DATA_TIMEOUT;
 80047f8:	2004      	movs	r0, #4
 80047fa:	e032      	b.n	8004862 <SD_ProcessIRQSrc+0x1c2>
    return(SD_DATA_TIMEOUT);
  }

  if (SDIO_GetITStatus(SDIO_IT_RXOVERR) != RESET)
 80047fc:	2020      	movs	r0, #32
 80047fe:	f002 f861 	bl	80068c4 <SDIO_GetITStatus>
 8004802:	4605      	mov	r5, r0
 8004804:	b158      	cbz	r0, 800481e <SD_ProcessIRQSrc+0x17e>
  {
    SDIO_ClearITPendingBit(SDIO_IT_RXOVERR);
 8004806:	2020      	movs	r0, #32
 8004808:	f002 f866 	bl	80068d8 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 800480c:	f24c 303a 	movw	r0, #49978	; 0xc33a
 8004810:	4621      	mov	r1, r4
 8004812:	f001 ffeb 	bl	80067ec <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
 8004816:	4b18      	ldr	r3, [pc, #96]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 8004818:	601c      	str	r4, [r3, #0]
    TransferError = SD_RX_OVERRUN;
 800481a:	2006      	movs	r0, #6
 800481c:	e021      	b.n	8004862 <SD_ProcessIRQSrc+0x1c2>
    return(SD_RX_OVERRUN);
  }

  if (SDIO_GetITStatus(SDIO_IT_TXUNDERR) != RESET)
 800481e:	2010      	movs	r0, #16
 8004820:	f002 f850 	bl	80068c4 <SDIO_GetITStatus>
 8004824:	4604      	mov	r4, r0
 8004826:	b158      	cbz	r0, 8004840 <SD_ProcessIRQSrc+0x1a0>
  {
    SDIO_ClearITPendingBit(SDIO_IT_TXUNDERR);
 8004828:	2010      	movs	r0, #16
 800482a:	f002 f855 	bl	80068d8 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 800482e:	f24c 303a 	movw	r0, #49978	; 0xc33a
 8004832:	4629      	mov	r1, r5
 8004834:	f001 ffda 	bl	80067ec <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
 8004838:	490f      	ldr	r1, [pc, #60]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 800483a:	600d      	str	r5, [r1, #0]
    TransferError = SD_TX_UNDERRUN;
 800483c:	2005      	movs	r0, #5
 800483e:	e010      	b.n	8004862 <SD_ProcessIRQSrc+0x1c2>
    return(SD_TX_UNDERRUN);
  }

  if (SDIO_GetITStatus(SDIO_IT_STBITERR) != RESET)
 8004840:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004844:	f002 f83e 	bl	80068c4 <SDIO_GetITStatus>
 8004848:	b170      	cbz	r0, 8004868 <SD_ProcessIRQSrc+0x1c8>
  {
    SDIO_ClearITPendingBit(SDIO_IT_STBITERR);
 800484a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800484e:	f002 f843 	bl	80068d8 <SDIO_ClearITPendingBit>
    SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 8004852:	f24c 303a 	movw	r0, #49978	; 0xc33a
 8004856:	4621      	mov	r1, r4
 8004858:	f001 ffc8 	bl	80067ec <SDIO_ITConfig>
                  SDIO_IT_TXFIFOHE | SDIO_IT_RXFIFOHF | SDIO_IT_TXUNDERR |
                  SDIO_IT_RXOVERR | SDIO_IT_STBITERR, DISABLE);
    NumberOfBytes = 0;
 800485c:	4a06      	ldr	r2, [pc, #24]	; (8004878 <SD_ProcessIRQSrc+0x1d8>)
 800485e:	6014      	str	r4, [r2, #0]
    TransferError = SD_START_BIT_ERR;
 8004860:	2007      	movs	r0, #7
 8004862:	4908      	ldr	r1, [pc, #32]	; (8004884 <SD_ProcessIRQSrc+0x1e4>)
 8004864:	7008      	strb	r0, [r1, #0]
    return(SD_START_BIT_ERR);
 8004866:	bd70      	pop	{r4, r5, r6, pc}
  }

  return(SD_OK);
 8004868:	202a      	movs	r0, #42	; 0x2a
}
 800486a:	bd70      	pop	{r4, r5, r6, pc}
 800486c:	20000028 	.word	0x20000028
 8004870:	200012d4 	.word	0x200012d4
 8004874:	200012f8 	.word	0x200012f8
 8004878:	200012a8 	.word	0x200012a8
 800487c:	200012f0 	.word	0x200012f0
 8004880:	20001310 	.word	0x20001310
 8004884:	20000024 	.word	0x20000024
 8004888:	200012d0 	.word	0x200012d0

0800488c <SDIO_IRQHandler>:
*/
/**************************************************************************/
void SDIO_IRQHandler(void)
{
  /* Process All SDIO Interrupt Sources */
  SD_ProcessIRQSrc();
 800488c:	f7ff bf08 	b.w	80046a0 <SD_ProcessIRQSrc>

08004890 <SD_GetCardStatus>:
  *     @arg SDIO_BusWide_4b: 4-bit data transfer
  *     @arg SDIO_BusWide_1b: 1-bit data transfer
  * @retval SD_Error: SD Card Error code.
  */
SD_Error SD_GetCardStatus(SD_CardStatus *cardstatus)
{
 8004890:	b538      	push	{r3, r4, r5, lr}
 8004892:	4604      	mov	r4, r0
  SD_Error errorstatus = SD_OK;
  uint8_t tmp = 0;

  errorstatus = SD_SendSDStatus((uint32_t *)SDSTATUS_Tab);
 8004894:	4d1e      	ldr	r5, [pc, #120]	; (8004910 <SD_GetCardStatus+0x80>)
 8004896:	4628      	mov	r0, r5
 8004898:	f7ff fe4e 	bl	8004538 <SD_SendSDStatus>

  if (errorstatus  != SD_OK)
 800489c:	282a      	cmp	r0, #42	; 0x2a
 800489e:	d135      	bne.n	800490c <SD_GetCardStatus+0x7c>
  {
    return(errorstatus);
  }

  /*!< Byte 0 */
  tmp = (uint8_t)((SDSTATUS_Tab[0] & 0xC0) >> 6);
 80048a0:	782b      	ldrb	r3, [r5, #0]
 80048a2:	0999      	lsrs	r1, r3, #6
  cardstatus->DAT_BUS_WIDTH = tmp;
 80048a4:	7021      	strb	r1, [r4, #0]

  /*!< Byte 0 */
  tmp = (uint8_t)((SDSTATUS_Tab[0] & 0x20) >> 5);
 80048a6:	782a      	ldrb	r2, [r5, #0]
 80048a8:	f3c2 1340 	ubfx	r3, r2, #5, #1
  cardstatus->SECURED_MODE = tmp;
 80048ac:	7063      	strb	r3, [r4, #1]

  /*!< Byte 2 */
  tmp = (uint8_t)((SDSTATUS_Tab[2] & 0xFF));
  cardstatus->SD_CARD_TYPE = tmp << 8;
 80048ae:	78a9      	ldrb	r1, [r5, #2]
 80048b0:	020a      	lsls	r2, r1, #8
 80048b2:	8062      	strh	r2, [r4, #2]

  /*!< Byte 3 */
  tmp = (uint8_t)((SDSTATUS_Tab[3] & 0xFF));
  cardstatus->SD_CARD_TYPE |= tmp;
 80048b4:	8863      	ldrh	r3, [r4, #2]
 80048b6:	b299      	uxth	r1, r3
 80048b8:	78ea      	ldrb	r2, [r5, #3]
 80048ba:	4311      	orrs	r1, r2
 80048bc:	8061      	strh	r1, [r4, #2]

  /*!< Byte 4 */
  tmp = (uint8_t)(SDSTATUS_Tab[4] & 0xFF);
  cardstatus->SIZE_OF_PROTECTED_AREA = tmp << 24;
 80048be:	792b      	ldrb	r3, [r5, #4]
 80048c0:	0619      	lsls	r1, r3, #24
 80048c2:	6061      	str	r1, [r4, #4]

  /*!< Byte 5 */
  tmp = (uint8_t)(SDSTATUS_Tab[5] & 0xFF);
  cardstatus->SIZE_OF_PROTECTED_AREA |= tmp << 16;
 80048c4:	6863      	ldr	r3, [r4, #4]
 80048c6:	796a      	ldrb	r2, [r5, #5]
 80048c8:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
 80048cc:	6061      	str	r1, [r4, #4]

  /*!< Byte 6 */
  tmp = (uint8_t)(SDSTATUS_Tab[6] & 0xFF);
  cardstatus->SIZE_OF_PROTECTED_AREA |= tmp << 8;
 80048ce:	6863      	ldr	r3, [r4, #4]
 80048d0:	79aa      	ldrb	r2, [r5, #6]
 80048d2:	ea43 2102 	orr.w	r1, r3, r2, lsl #8
 80048d6:	6061      	str	r1, [r4, #4]

  /*!< Byte 7 */
  tmp = (uint8_t)(SDSTATUS_Tab[7] & 0xFF);
  cardstatus->SIZE_OF_PROTECTED_AREA |= tmp;
 80048d8:	6863      	ldr	r3, [r4, #4]
 80048da:	79ea      	ldrb	r2, [r5, #7]
 80048dc:	ea42 0103 	orr.w	r1, r2, r3
 80048e0:	6061      	str	r1, [r4, #4]

  /*!< Byte 8 */
  tmp = (uint8_t)((SDSTATUS_Tab[8] & 0xFF));
 80048e2:	7a2b      	ldrb	r3, [r5, #8]
  cardstatus->SPEED_CLASS = tmp;
 80048e4:	7223      	strb	r3, [r4, #8]

  /*!< Byte 9 */
  tmp = (uint8_t)((SDSTATUS_Tab[9] & 0xFF));
 80048e6:	7a6a      	ldrb	r2, [r5, #9]
  cardstatus->PERFORMANCE_MOVE = tmp;
 80048e8:	7262      	strb	r2, [r4, #9]

  /*!< Byte 10 */
  tmp = (uint8_t)((SDSTATUS_Tab[10] & 0xF0) >> 4);
 80048ea:	7aa9      	ldrb	r1, [r5, #10]
 80048ec:	090b      	lsrs	r3, r1, #4
  cardstatus->AU_SIZE = tmp;
 80048ee:	72a3      	strb	r3, [r4, #10]

  /*!< Byte 11 */
  tmp = (uint8_t)(SDSTATUS_Tab[11] & 0xFF);
  cardstatus->ERASE_SIZE = tmp << 8;
 80048f0:	7aea      	ldrb	r2, [r5, #11]
 80048f2:	0211      	lsls	r1, r2, #8
 80048f4:	81a1      	strh	r1, [r4, #12]

  /*!< Byte 12 */
  tmp = (uint8_t)(SDSTATUS_Tab[12] & 0xFF);
  cardstatus->ERASE_SIZE |= tmp;
 80048f6:	89a3      	ldrh	r3, [r4, #12]
 80048f8:	b299      	uxth	r1, r3
 80048fa:	7b2a      	ldrb	r2, [r5, #12]
 80048fc:	4311      	orrs	r1, r2
 80048fe:	81a1      	strh	r1, [r4, #12]

  /*!< Byte 13 */
  tmp = (uint8_t)((SDSTATUS_Tab[13] & 0xFC) >> 2);
 8004900:	7b6b      	ldrb	r3, [r5, #13]
 8004902:	0899      	lsrs	r1, r3, #2
  cardstatus->ERASE_TIMEOUT = tmp;
 8004904:	73a1      	strb	r1, [r4, #14]

  /*!< Byte 13 */
  tmp = (uint8_t)((SDSTATUS_Tab[13] & 0x3));
 8004906:	f003 0203 	and.w	r2, r3, #3
  cardstatus->ERASE_OFFSET = tmp;
 800490a:	73e2      	strb	r2, [r4, #15]
 
  return(errorstatus);
}
 800490c:	bd38      	pop	{r3, r4, r5, pc}
 800490e:	bf00      	nop
 8004910:	200012ac 	.word	0x200012ac

08004914 <disk_initialize>:
/* Initialize a Drive                                                    */

DSTATUS disk_initialize (
                         BYTE drv				/* Physical drive nmuber (0..) */
                           )
{ 
 8004914:	b508      	push	{r3, lr}
  switch (drv) 
 8004916:	b940      	cbnz	r0, 800492a <disk_initialize+0x16>
  {
    case SDIO_DRIVE:
    {     
      /* Initialize SD Card */
      Status = SD_Init(); 
 8004918:	f7fe ffee 	bl	80038f8 <SD_Init>
 800491c:	4b04      	ldr	r3, [pc, #16]	; (8004930 <disk_initialize+0x1c>)
 800491e:	7018      	strb	r0, [r3, #0]
      
      if (Status != SD_OK)
 8004920:	7818      	ldrb	r0, [r3, #0]
        return STA_NOINIT;
 8004922:	382a      	subs	r0, #42	; 0x2a
 8004924:	bf18      	it	ne
 8004926:	2001      	movne	r0, #1
 8004928:	bd08      	pop	{r3, pc}
      else
        return 0x00;
    }
  }
  
  return STA_NOINIT;
 800492a:	2001      	movs	r0, #1
  
}
 800492c:	bd08      	pop	{r3, pc}
 800492e:	bf00      	nop
 8004930:	2000002c 	.word	0x2000002c

08004934 <disk_status>:
/* Return Disk Status                                                    */

DSTATUS disk_status (
                     BYTE drv		/* Physical drive nmuber (0..) */
                       )
{
 8004934:	b508      	push	{r3, lr}
  switch (drv) 
 8004936:	b948      	cbnz	r0, 800494c <disk_status+0x18>
  {
    case SDIO_DRIVE:
    {
      Status = SD_GetCardInfo(&SDCardInfo);
 8004938:	4805      	ldr	r0, [pc, #20]	; (8004950 <disk_status+0x1c>)
 800493a:	f7fe fe3d 	bl	80035b8 <SD_GetCardInfo>
 800493e:	4b05      	ldr	r3, [pc, #20]	; (8004954 <disk_status+0x20>)
 8004940:	7018      	strb	r0, [r3, #0]

      if (Status != SD_OK)
 8004942:	7818      	ldrb	r0, [r3, #0]
        return STA_NOINIT;
 8004944:	382a      	subs	r0, #42	; 0x2a
 8004946:	bf18      	it	ne
 8004948:	2001      	movne	r0, #1
 800494a:	bd08      	pop	{r3, pc}
      else
        return 0x00;
    }
  }
  
  return STA_NOINIT;
 800494c:	2001      	movs	r0, #1
}
 800494e:	bd08      	pop	{r3, pc}
 8004950:	20001250 	.word	0x20001250
 8004954:	2000002c 	.word	0x2000002c

08004958 <disk_read>:
                   BYTE drv,		/* Physical drive nmuber (0..) */
                   BYTE *buff,		/* Data buffer to store read data */
                   DWORD sector,	/* Sector address (LBA) */
                   BYTE count		/* Number of sectors to read (1..255) */
                     )
{
 8004958:	b510      	push	{r4, lr}
 800495a:	460c      	mov	r4, r1
  switch (drv) 
 800495c:	b978      	cbnz	r0, 800497e <disk_read+0x26>
      SD_Error status = SD_OK;
	  
	 
	if(count==1)
    {
		status = SD_ReadBlock((uint8_t*)(buff), 
 800495e:	4620      	mov	r0, r4
    case SDIO_DRIVE:
    {     
      SD_Error status = SD_OK;
	  
	 
	if(count==1)
 8004960:	2b01      	cmp	r3, #1
 8004962:	ea4f 2142 	mov.w	r1, r2, lsl #9
    {
		status = SD_ReadBlock((uint8_t*)(buff), 
 8004966:	f44f 7200 	mov.w	r2, #512	; 0x200
    case SDIO_DRIVE:
    {     
      SD_Error status = SD_OK;
	  
	 
	if(count==1)
 800496a:	d102      	bne.n	8004972 <disk_read+0x1a>
    {
		status = SD_ReadBlock((uint8_t*)(buff), 
 800496c:	f7ff f834 	bl	80039d8 <SD_ReadBlock>
 8004970:	e001      	b.n	8004976 <disk_read+0x1e>
                              (sector)*SECTOR_SIZE,
                              SECTOR_SIZE);
	}
	else
    {
		status = SD_ReadMultiBlocks((uint8_t*)(buff), 
 8004972:	f7ff f947 	bl	8003c04 <SD_ReadMultiBlocks>
									SECTOR_SIZE
									,count);
	}
	 
	  
	if (status == SD_OK)	return RES_OK;
 8004976:	382a      	subs	r0, #42	; 0x2a
 8004978:	bf18      	it	ne
 800497a:	2001      	movne	r0, #1
 800497c:	bd10      	pop	{r4, pc}
	else					return RES_ERROR;
    }

  }
  return RES_PARERR;
 800497e:	2004      	movs	r0, #4
}
 8004980:	bd10      	pop	{r4, pc}

08004982 <disk_write>:
                    BYTE drv,			/* Physical drive nmuber (0..) */
                    const BYTE *buff,	/* Data to be written */
                    DWORD sector,		/* Sector address (LBA) */
                    BYTE count			/* Number of sectors to write (1..255) */
                      )
{
 8004982:	b510      	push	{r4, lr}
 8004984:	460c      	mov	r4, r1
  switch (drv) 
 8004986:	b978      	cbnz	r0, 80049a8 <disk_write+0x26>
      SD_Error status = SD_OK;
	  
	 
	if(count==1)
    {
		status = SD_WriteBlock((uint8_t*)(buff), 
 8004988:	4620      	mov	r0, r4
    case SDIO_DRIVE:
    {     
      SD_Error status = SD_OK;
	  
	 
	if(count==1)
 800498a:	2b01      	cmp	r3, #1
 800498c:	ea4f 2142 	mov.w	r1, r2, lsl #9
    {
		status = SD_WriteBlock((uint8_t*)(buff), 
 8004990:	f44f 7200 	mov.w	r2, #512	; 0x200
    case SDIO_DRIVE:
    {     
      SD_Error status = SD_OK;
	  
	 
	if(count==1)
 8004994:	d102      	bne.n	800499c <disk_write+0x1a>
    {
		status = SD_WriteBlock((uint8_t*)(buff), 
 8004996:	f7ff fa7f 	bl	8003e98 <SD_WriteBlock>
 800499a:	e001      	b.n	80049a0 <disk_write+0x1e>
                              (sector)*SECTOR_SIZE,
                              SECTOR_SIZE);
	}
	else
    {
		status = SD_WriteMultiBlocks((uint8_t*)(buff), 
 800499c:	f7ff fbf6 	bl	800418c <SD_WriteMultiBlocks>
									SECTOR_SIZE
									,count);
	}
	 
	  
	if (status == SD_OK)	return RES_OK;
 80049a0:	382a      	subs	r0, #42	; 0x2a
 80049a2:	bf18      	it	ne
 80049a4:	2001      	movne	r0, #1
 80049a6:	bd10      	pop	{r4, pc}
	else					return RES_ERROR;
    }

  }
  return RES_PARERR;
 80049a8:	2004      	movs	r0, #4
}
 80049aa:	bd10      	pop	{r4, pc}

080049ac <disk_ioctl>:
DRESULT disk_ioctl (
                    BYTE drv,		/* Physical drive nmuber (0..) */
                    BYTE ctrl,		/* Control code */
                    void *buff		/* Buffer to send/receive control data */
                      )
{
 80049ac:	b510      	push	{r4, lr}
 80049ae:	4614      	mov	r4, r2
  switch (drv) 
 80049b0:	2800      	cmp	r0, #0
 80049b2:	d132      	bne.n	8004a1a <disk_ioctl+0x6e>
  {
    case SDIO_DRIVE:
    {      
      switch (ctrl)
 80049b4:	3901      	subs	r1, #1
 80049b6:	290d      	cmp	r1, #13
 80049b8:	d831      	bhi.n	8004a1e <disk_ioctl+0x72>
 80049ba:	e8df f001 	tbb	[pc, r1]
 80049be:	070b      	.short	0x070b
 80049c0:	30303012 	.word	0x30303012
 80049c4:	15303030 	.word	0x15303030
 80049c8:	25211d1a 	.word	0x25211d1a
      {
        case CTRL_SYNC:
          /* no synchronization to do since not buffering in this module */
          return RES_OK;
        case GET_SECTOR_SIZE:
          *(uint16_t*)buff = SECTOR_SIZE;
 80049cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80049d0:	8010      	strh	r0, [r2, #0]
 80049d2:	e024      	b.n	8004a1e <disk_ioctl+0x72>
          return RES_OK;
        case GET_SECTOR_COUNT:
          *(uint32_t*)buff = SDCardInfo.CardCapacity / SECTOR_SIZE;
 80049d4:	4913      	ldr	r1, [pc, #76]	; (8004a24 <disk_ioctl+0x78>)
 80049d6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80049d8:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 80049da:	0a58      	lsrs	r0, r3, #9
 80049dc:	ea40 50c2 	orr.w	r0, r0, r2, lsl #23
 80049e0:	e010      	b.n	8004a04 <disk_ioctl+0x58>
          return RES_OK;
        case GET_BLOCK_SIZE:
          *(uint32_t*)buff = SDCardInfo.CardBlockSize;
 80049e2:	4b10      	ldr	r3, [pc, #64]	; (8004a24 <disk_ioctl+0x78>)
 80049e4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80049e6:	e00d      	b.n	8004a04 <disk_ioctl+0x58>
		  return RES_OK;
		/* Following command are not used by FatFs module */
		case MMC_GET_TYPE :		/* Get MMC/SDC type (uint8_t) */
			*(uint8_t*)buff = SDCardInfo.CardType;
 80049e8:	4a0e      	ldr	r2, [pc, #56]	; (8004a24 <disk_ioctl+0x78>)
 80049ea:	f892 1056 	ldrb.w	r1, [r2, #86]	; 0x56
 80049ee:	7021      	strb	r1, [r4, #0]
 80049f0:	e015      	b.n	8004a1e <disk_ioctl+0x72>
			return RES_OK;
		case MMC_GET_CSD :		/* Read CSD (16 bytes) */
			memcpy((void *)buff,&SDCardInfo.SD_csd,16);
 80049f2:	4610      	mov	r0, r2
 80049f4:	490b      	ldr	r1, [pc, #44]	; (8004a24 <disk_ioctl+0x78>)
 80049f6:	e001      	b.n	80049fc <disk_ioctl+0x50>
			return RES_OK;
		case MMC_GET_CID :		/* Read CID (16 bytes) */
			memcpy((void *)buff,&SDCardInfo.SD_cid,16);
 80049f8:	4610      	mov	r0, r2
 80049fa:	490b      	ldr	r1, [pc, #44]	; (8004a28 <disk_ioctl+0x7c>)
 80049fc:	2210      	movs	r2, #16
 80049fe:	e009      	b.n	8004a14 <disk_ioctl+0x68>
			return RES_OK;
		case MMC_GET_OCR :		/* Read OCR (4 bytes) */
			*(uint32_t*)buff = SDCardInfo.SD_csd.MaxRdCurrentVDDMin;
 8004a00:	4b08      	ldr	r3, [pc, #32]	; (8004a24 <disk_ioctl+0x78>)
 8004a02:	7d18      	ldrb	r0, [r3, #20]
 8004a04:	6020      	str	r0, [r4, #0]
 8004a06:	e00a      	b.n	8004a1e <disk_ioctl+0x72>
			return RES_OK;
		case MMC_GET_SDSTAT :	/* Read SD status (64 bytes) */
			SD_GetCardStatus(&SDCardStatus);
 8004a08:	4808      	ldr	r0, [pc, #32]	; (8004a2c <disk_ioctl+0x80>)
 8004a0a:	f7ff ff41 	bl	8004890 <SD_GetCardStatus>
			memcpy((void *)buff,&SDCardStatus,64);
 8004a0e:	4620      	mov	r0, r4
 8004a10:	4906      	ldr	r1, [pc, #24]	; (8004a2c <disk_ioctl+0x80>)
 8004a12:	2240      	movs	r2, #64	; 0x40
 8004a14:	f003 f862 	bl	8007adc <memcpy>
 8004a18:	e001      	b.n	8004a1e <disk_ioctl+0x72>
			return RES_OK;

      }
    }
  }
  return RES_PARERR;
 8004a1a:	2004      	movs	r0, #4
 8004a1c:	bd10      	pop	{r4, pc}
    {      
      switch (ctrl)
      {
        case CTRL_SYNC:
          /* no synchronization to do since not buffering in this module */
          return RES_OK;
 8004a1e:	2000      	movs	r0, #0

      }
    }
  }
  return RES_PARERR;
}
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	bf00      	nop
 8004a24:	20001250 	.word	0x20001250
 8004a28:	2000127c 	.word	0x2000127c
 8004a2c:	20001314 	.word	0x20001314

08004a30 <rtc_gettime>:
	@param  RTC : rtc structure
    @retval : 1
*/
/**************************************************************************/
int rtc_gettime(FF_RTC *ff_rtc)
{
 8004a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a32:	b08b      	sub	sp, #44	; 0x2c
 8004a34:	4607      	mov	r7, r0

#ifdef USE_STM32RTC
	/* See rtc_support.h */
	rtc = Time_GetCalendarTime();
 8004a36:	4e0e      	ldr	r6, [pc, #56]	; (8004a70 <rtc_gettime+0x40>)
 8004a38:	4668      	mov	r0, sp
 8004a3a:	f7fc f842 	bl	8000ac2 <Time_GetCalendarTime>
 8004a3e:	4634      	mov	r4, r6
 8004a40:	466d      	mov	r5, sp
 8004a42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a4a:	682b      	ldr	r3, [r5, #0]
 8004a4c:	6023      	str	r3, [r4, #0]

	ff_rtc->sec   = ts_sec;
 8004a4e:	6830      	ldr	r0, [r6, #0]
 8004a50:	71f8      	strb	r0, [r7, #7]
	ff_rtc->min   = ts_min;
 8004a52:	6871      	ldr	r1, [r6, #4]
 8004a54:	71b9      	strb	r1, [r7, #6]
	ff_rtc->hour  = ts_hour;
 8004a56:	68b2      	ldr	r2, [r6, #8]
 8004a58:	717a      	strb	r2, [r7, #5]
	ff_rtc->mday  = ts_mday;
 8004a5a:	68f3      	ldr	r3, [r6, #12]
 8004a5c:	70fb      	strb	r3, [r7, #3]
	ff_rtc->month = ts_mon+1;
 8004a5e:	6930      	ldr	r0, [r6, #16]
 8004a60:	1c41      	adds	r1, r0, #1
 8004a62:	70b9      	strb	r1, [r7, #2]
	ff_rtc->year  = ts_year;
 8004a64:	6972      	ldr	r2, [r6, #20]
 8004a66:	803a      	strh	r2, [r7, #0]
	ff_rtc->month = 11;
	ff_rtc->year  = 2011;
#endif

	return 1;
}
 8004a68:	2001      	movs	r0, #1
 8004a6a:	b00b      	add	sp, #44	; 0x2c
 8004a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	20000340 	.word	0x20000340

08004a74 <PowerOn>:
	@param  None.
    @retval USB_SUCCESS.
*/
/**************************************************************************/
RESULT PowerOn(void)
{
 8004a74:	b508      	push	{r3, lr}
#ifndef STM32F10X_CL
  uint16_t wRegVal;
  
  /*** cable plugged-in ? ***/
  /*while(!CablePluggedIn());*/
  USB_Cable_Config(ENABLE);
 8004a76:	2001      	movs	r0, #1
 8004a78:	f7fb fea4 	bl	80007c4 <USB_Cable_Config>

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8004a7c:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <PowerOn+0x24>)
 8004a7e:	2201      	movs	r2, #1
 8004a80:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
 8004a82:	2000      	movs	r0, #0
  _SetCNTR(wInterrupt_Mask);
 8004a84:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8004a86:	4905      	ldr	r1, [pc, #20]	; (8004a9c <PowerOn+0x28>)
 8004a88:	6008      	str	r0, [r1, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8004a8a:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8004a8e:	4904      	ldr	r1, [pc, #16]	; (8004aa0 <PowerOn+0x2c>)
 8004a90:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 8004a92:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */
  
  return USB_SUCCESS;
}
 8004a94:	bd08      	pop	{r3, pc}
 8004a96:	bf00      	nop
 8004a98:	40005c40 	.word	0x40005c40
 8004a9c:	40005c44 	.word	0x40005c44
 8004aa0:	200016c8 	.word	0x200016c8

08004aa4 <USB_Istr>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void USB_Istr(void)
{
 8004aa4:	b508      	push	{r3, lr}
	xUSB_Istr();
 8004aa6:	4b02      	ldr	r3, [pc, #8]	; (8004ab0 <USB_Istr+0xc>)
 8004aa8:	6818      	ldr	r0, [r3, #0]
 8004aaa:	4780      	blx	r0
 8004aac:	bd08      	pop	{r3, pc}
 8004aae:	bf00      	nop
 8004ab0:	20001328 	.word	0x20001328

08004ab4 <CDC_USB_Istr>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void CDC_USB_Istr(void)
{
 8004ab4:	b538      	push	{r3, r4, r5, lr}
	  wIstr = _GetISTR();
 8004ab6:	4b19      	ldr	r3, [pc, #100]	; (8004b1c <CDC_USB_Istr+0x68>)
 8004ab8:	6819      	ldr	r1, [r3, #0]
 8004aba:	b288      	uxth	r0, r1
 8004abc:	4a18      	ldr	r2, [pc, #96]	; (8004b20 <CDC_USB_Istr+0x6c>)
 8004abe:	8010      	strh	r0, [r2, #0]

#if (CDC_IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8004ac0:	8814      	ldrh	r4, [r2, #0]
 8004ac2:	4d18      	ldr	r5, [pc, #96]	; (8004b24 <CDC_USB_Istr+0x70>)
 8004ac4:	8829      	ldrh	r1, [r5, #0]
 8004ac6:	4021      	ands	r1, r4
 8004ac8:	f401 7000 	and.w	r0, r1, #512	; 0x200
 8004acc:	b282      	uxth	r2, r0
 8004ace:	b14a      	cbz	r2, 8004ae4 <CDC_USB_Istr+0x30>
  {
    _SetISTR((uint16_t)CLR_SOF);
 8004ad0:	f64f 54ff 	movw	r4, #65023	; 0xfdff
 8004ad4:	601c      	str	r4, [r3, #0]
    bIntPackSOF++;
 8004ad6:	4b14      	ldr	r3, [pc, #80]	; (8004b28 <CDC_USB_Istr+0x74>)
 8004ad8:	781d      	ldrb	r5, [r3, #0]
 8004ada:	1c69      	adds	r1, r5, #1
 8004adc:	b2c8      	uxtb	r0, r1
 8004ade:	7018      	strb	r0, [r3, #0]

#ifdef CDC_SOF_CALLBACK
    SOF_Callback();
 8004ae0:	f000 f868 	bl	8004bb4 <SOF_Callback>
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  
#if (CDC_IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 8004ae4:	4a0e      	ldr	r2, [pc, #56]	; (8004b20 <CDC_USB_Istr+0x6c>)
 8004ae6:	8814      	ldrh	r4, [r2, #0]
 8004ae8:	4b0e      	ldr	r3, [pc, #56]	; (8004b24 <CDC_USB_Istr+0x70>)
 8004aea:	881d      	ldrh	r5, [r3, #0]
 8004aec:	4025      	ands	r5, r4
 8004aee:	f405 4100 	and.w	r1, r5, #32768	; 0x8000
 8004af2:	b288      	uxth	r0, r1
 8004af4:	4615      	mov	r5, r2
 8004af6:	461c      	mov	r4, r3
 8004af8:	b108      	cbz	r0, 8004afe <CDC_USB_Istr+0x4a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 8004afa:	f002 fc21 	bl	8007340 <CTR_LP>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (CDC_IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8004afe:	882a      	ldrh	r2, [r5, #0]
 8004b00:	8823      	ldrh	r3, [r4, #0]
 8004b02:	4013      	ands	r3, r2
 8004b04:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004b08:	b288      	uxth	r0, r1
 8004b0a:	b130      	cbz	r0, 8004b1a <CDC_USB_Istr+0x66>
  {
    _SetISTR((uint16_t)CLR_RESET);
 8004b0c:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8004b10:	4b02      	ldr	r3, [pc, #8]	; (8004b1c <CDC_USB_Istr+0x68>)
 8004b12:	601a      	str	r2, [r3, #0]
    Device_Property.Reset();
 8004b14:	4905      	ldr	r1, [pc, #20]	; (8004b2c <CDC_USB_Istr+0x78>)
 8004b16:	6848      	ldr	r0, [r1, #4]
 8004b18:	4780      	blx	r0
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	40005c44 	.word	0x40005c44
 8004b20:	2000132e 	.word	0x2000132e
 8004b24:	200016c8 	.word	0x200016c8
 8004b28:	2000132c 	.word	0x2000132c
 8004b2c:	2000008c 	.word	0x2000008c

08004b30 <MSC_USB_Istr>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void MSC_USB_Istr(void)
{
 8004b30:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8004b32:	4b10      	ldr	r3, [pc, #64]	; (8004b74 <MSC_USB_Istr+0x44>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	b290      	uxth	r0, r2
 8004b38:	4c0f      	ldr	r4, [pc, #60]	; (8004b78 <MSC_USB_Istr+0x48>)
 8004b3a:	8020      	strh	r0, [r4, #0]

#if (MSC_IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 8004b3c:	8825      	ldrh	r5, [r4, #0]
 8004b3e:	4b0f      	ldr	r3, [pc, #60]	; (8004b7c <MSC_USB_Istr+0x4c>)
 8004b40:	8819      	ldrh	r1, [r3, #0]
 8004b42:	4029      	ands	r1, r5
 8004b44:	f401 4200 	and.w	r2, r1, #32768	; 0x8000
 8004b48:	b290      	uxth	r0, r2
 8004b4a:	4625      	mov	r5, r4
 8004b4c:	461c      	mov	r4, r3
 8004b4e:	b108      	cbz	r0, 8004b54 <MSC_USB_Istr+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 8004b50:	f002 fbf6 	bl	8007340 <CTR_LP>
#endif
  }
#endif  
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (MSC_IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8004b54:	8829      	ldrh	r1, [r5, #0]
 8004b56:	8823      	ldrh	r3, [r4, #0]
 8004b58:	400b      	ands	r3, r1
 8004b5a:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8004b5e:	b290      	uxth	r0, r2
 8004b60:	b130      	cbz	r0, 8004b70 <MSC_USB_Istr+0x40>
  {
    _SetISTR((uint16_t)CLR_RESET);
 8004b62:	f64f 31ff 	movw	r1, #64511	; 0xfbff
 8004b66:	4b03      	ldr	r3, [pc, #12]	; (8004b74 <MSC_USB_Istr+0x44>)
 8004b68:	6019      	str	r1, [r3, #0]
    Device_Property.Reset();
 8004b6a:	4a05      	ldr	r2, [pc, #20]	; (8004b80 <MSC_USB_Istr+0x50>)
 8004b6c:	6850      	ldr	r0, [r2, #4]
 8004b6e:	4780      	blx	r0
 8004b70:	bd38      	pop	{r3, r4, r5, pc}
 8004b72:	bf00      	nop
 8004b74:	40005c44 	.word	0x40005c44
 8004b78:	2000132e 	.word	0x2000132e
 8004b7c:	200016c8 	.word	0x200016c8
 8004b80:	2000008c 	.word	0x2000008c

08004b84 <EP1_IN_Callback>:

/* Constants -----------------------------------------------------------------*/

/* Function prototypes -------------------------------------------------------*/
void EP1_IN_Callback(void)
{
 8004b84:	b508      	push	{r3, lr}
	xEP1_IN_Callback();
 8004b86:	4b02      	ldr	r3, [pc, #8]	; (8004b90 <EP1_IN_Callback+0xc>)
 8004b88:	6818      	ldr	r0, [r3, #0]
 8004b8a:	4780      	blx	r0
 8004b8c:	bd08      	pop	{r3, pc}
 8004b8e:	bf00      	nop
 8004b90:	20001334 	.word	0x20001334

08004b94 <EP3_OUT_Callback>:
}

void EP3_OUT_Callback(void)
{
 8004b94:	b508      	push	{r3, lr}
	xEP3_OUT_Callback();
 8004b96:	4b02      	ldr	r3, [pc, #8]	; (8004ba0 <EP3_OUT_Callback+0xc>)
 8004b98:	6818      	ldr	r0, [r3, #0]
 8004b9a:	4780      	blx	r0
 8004b9c:	bd08      	pop	{r3, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20001338 	.word	0x20001338

08004ba4 <EP2_OUT_Callback>:
}

void EP2_OUT_Callback(void)
{
 8004ba4:	b508      	push	{r3, lr}
	xEP2_OUT_Callback();
 8004ba6:	4b02      	ldr	r3, [pc, #8]	; (8004bb0 <EP2_OUT_Callback+0xc>)
 8004ba8:	6818      	ldr	r0, [r3, #0]
 8004baa:	4780      	blx	r0
 8004bac:	bd08      	pop	{r3, pc}
 8004bae:	bf00      	nop
 8004bb0:	20001330 	.word	0x20001330

08004bb4 <SOF_Callback>:
}

void SOF_Callback(void)
{
 8004bb4:	b508      	push	{r3, lr}
	xSOF_Callback();
 8004bb6:	4b02      	ldr	r3, [pc, #8]	; (8004bc0 <SOF_Callback+0xc>)
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	4780      	blx	r0
 8004bbc:	bd08      	pop	{r3, pc}
 8004bbe:	bf00      	nop
 8004bc0:	2000133c 	.word	0x2000133c

08004bc4 <nxinit>:
/*! 
    init wrapper
*/
/**************************************************************************/
void nxinit(void)
{
 8004bc4:	b508      	push	{r3, lr}
	xinit();
 8004bc6:	4b02      	ldr	r3, [pc, #8]	; (8004bd0 <nxinit+0xc>)
 8004bc8:	6818      	ldr	r0, [r3, #0]
 8004bca:	4780      	blx	r0
 8004bcc:	bd08      	pop	{r3, pc}
 8004bce:	bf00      	nop
 8004bd0:	20001384 	.word	0x20001384

08004bd4 <nxReset>:
/*! 
    Reset wrapper
*/
/**************************************************************************/
void nxReset(void)
{
 8004bd4:	b508      	push	{r3, lr}
	xReset();
 8004bd6:	4b02      	ldr	r3, [pc, #8]	; (8004be0 <nxReset+0xc>)
 8004bd8:	6818      	ldr	r0, [r3, #0]
 8004bda:	4780      	blx	r0
 8004bdc:	bd08      	pop	{r3, pc}
 8004bde:	bf00      	nop
 8004be0:	20001348 	.word	0x20001348

08004be4 <nxStatus_In>:
/*! 
    Status_In wrapper
*/
/**************************************************************************/
void nxStatus_In(void)
{
 8004be4:	b508      	push	{r3, lr}
	xStatus_In();
 8004be6:	4b02      	ldr	r3, [pc, #8]	; (8004bf0 <nxStatus_In+0xc>)
 8004be8:	6818      	ldr	r0, [r3, #0]
 8004bea:	4780      	blx	r0
 8004bec:	bd08      	pop	{r3, pc}
 8004bee:	bf00      	nop
 8004bf0:	20001378 	.word	0x20001378

08004bf4 <nxStatus_Out>:
/*! 
    Status_Out wrapper
*/
/**************************************************************************/
void nxStatus_Out(void)
{
 8004bf4:	b508      	push	{r3, lr}
	xStatus_Out();
 8004bf6:	4b02      	ldr	r3, [pc, #8]	; (8004c00 <nxStatus_Out+0xc>)
 8004bf8:	6818      	ldr	r0, [r3, #0]
 8004bfa:	4780      	blx	r0
 8004bfc:	bd08      	pop	{r3, pc}
 8004bfe:	bf00      	nop
 8004c00:	20001388 	.word	0x20001388

08004c04 <nxData_Setup>:
/*! 
    Data_Setup Wrapper
*/
/**************************************************************************/
RESULT nxData_Setup(uint8_t RequestNo)
{
 8004c04:	b508      	push	{r3, lr}
	return xData_Setup(RequestNo);
 8004c06:	4b02      	ldr	r3, [pc, #8]	; (8004c10 <nxData_Setup+0xc>)
 8004c08:	6819      	ldr	r1, [r3, #0]
 8004c0a:	4788      	blx	r1
}
 8004c0c:	bd08      	pop	{r3, pc}
 8004c0e:	bf00      	nop
 8004c10:	20001364 	.word	0x20001364

08004c14 <nxNoData_Setup>:
/*! 
    NoData_Setup wrapper
*/
/**************************************************************************/
RESULT nxNoData_Setup(uint8_t RequestNo)
{
 8004c14:	b508      	push	{r3, lr}
	return xNoData_Setup(RequestNo);
 8004c16:	4b02      	ldr	r3, [pc, #8]	; (8004c20 <nxNoData_Setup+0xc>)
 8004c18:	6819      	ldr	r1, [r3, #0]
 8004c1a:	4788      	blx	r1
}
 8004c1c:	bd08      	pop	{r3, pc}
 8004c1e:	bf00      	nop
 8004c20:	20001350 	.word	0x20001350

08004c24 <nxGet_Interface_Setting>:
/*! 
    Get_Interface_Setting wrapper
*/
/**************************************************************************/
RESULT nxGet_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
 8004c24:	b508      	push	{r3, lr}
	return xGet_Interface_Setting(Interface,AlternateSetting);
 8004c26:	4b02      	ldr	r3, [pc, #8]	; (8004c30 <nxGet_Interface_Setting+0xc>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	4790      	blx	r2
}
 8004c2c:	bd08      	pop	{r3, pc}
 8004c2e:	bf00      	nop
 8004c30:	20001340 	.word	0x20001340

08004c34 <nxGetDeviceDescriptor>:
/*! 
    GetDeviceDescriptor wrapper
*/
/**************************************************************************/
uint8_t *nxGetDeviceDescriptor(uint16_t Length)
{
 8004c34:	b508      	push	{r3, lr}
	return xGetDeviceDescriptor(Length);
 8004c36:	4b02      	ldr	r3, [pc, #8]	; (8004c40 <nxGetDeviceDescriptor+0xc>)
 8004c38:	6819      	ldr	r1, [r3, #0]
 8004c3a:	4788      	blx	r1
}
 8004c3c:	bd08      	pop	{r3, pc}
 8004c3e:	bf00      	nop
 8004c40:	20001358 	.word	0x20001358

08004c44 <nxGetConfigDescriptor>:
/*! 
    GetConfigDescriptor wrapper
*/
/**************************************************************************/
uint8_t *nxGetConfigDescriptor(uint16_t Length)
{
 8004c44:	b508      	push	{r3, lr}
	return xGetConfigDescriptor(Length);
 8004c46:	4b02      	ldr	r3, [pc, #8]	; (8004c50 <nxGetConfigDescriptor+0xc>)
 8004c48:	6819      	ldr	r1, [r3, #0]
 8004c4a:	4788      	blx	r1
}
 8004c4c:	bd08      	pop	{r3, pc}
 8004c4e:	bf00      	nop
 8004c50:	2000135c 	.word	0x2000135c

08004c54 <nxGetStringDescriptor>:
/*! 
    GetStringDescriptor wrapper
*/
/**************************************************************************/
uint8_t *nxGetStringDescriptor(uint16_t Length)
{
 8004c54:	b508      	push	{r3, lr}
	return xGetStringDescriptor(Length);
 8004c56:	4b02      	ldr	r3, [pc, #8]	; (8004c60 <nxGetStringDescriptor+0xc>)
 8004c58:	6819      	ldr	r1, [r3, #0]
 8004c5a:	4788      	blx	r1
}
 8004c5c:	bd08      	pop	{r3, pc}
 8004c5e:	bf00      	nop
 8004c60:	20001360 	.word	0x20001360

08004c64 <nxGetConfiguration>:
/**************************************************************************/
/*! 
    GetConfiguration wrapper
*/
/**************************************************************************/
void nxGetConfiguration(void){
 8004c64:	b508      	push	{r3, lr}
	xGetConfiguration();
 8004c66:	4b02      	ldr	r3, [pc, #8]	; (8004c70 <nxGetConfiguration+0xc>)
 8004c68:	6818      	ldr	r0, [r3, #0]
 8004c6a:	4780      	blx	r0
 8004c6c:	bd08      	pop	{r3, pc}
 8004c6e:	bf00      	nop
 8004c70:	20001354 	.word	0x20001354

08004c74 <nxSetConfiguration>:
/**************************************************************************/
/*! 
    GetConfiguration wrapper
*/
/**************************************************************************/
void nxSetConfiguration(void){
 8004c74:	b508      	push	{r3, lr}
	xSetConfiguration();
 8004c76:	4b02      	ldr	r3, [pc, #8]	; (8004c80 <nxSetConfiguration+0xc>)
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	4780      	blx	r0
 8004c7c:	bd08      	pop	{r3, pc}
 8004c7e:	bf00      	nop
 8004c80:	20001374 	.word	0x20001374

08004c84 <nxGetInterface>:
/**************************************************************************/
/*! 
    GetConfiguration wrapper
*/
/**************************************************************************/
void nxGetInterface(void){
 8004c84:	b508      	push	{r3, lr}
	xGetInterface();
 8004c86:	4b02      	ldr	r3, [pc, #8]	; (8004c90 <nxGetInterface+0xc>)
 8004c88:	6818      	ldr	r0, [r3, #0]
 8004c8a:	4780      	blx	r0
 8004c8c:	bd08      	pop	{r3, pc}
 8004c8e:	bf00      	nop
 8004c90:	20001344 	.word	0x20001344

08004c94 <nxSetInterface>:
/**************************************************************************/
/*! 
    SetInterface wrapper
*/
/**************************************************************************/
void nxSetInterface(){
 8004c94:	b508      	push	{r3, lr}
	xSetInterface();
 8004c96:	4b02      	ldr	r3, [pc, #8]	; (8004ca0 <nxSetInterface+0xc>)
 8004c98:	6818      	ldr	r0, [r3, #0]
 8004c9a:	4780      	blx	r0
 8004c9c:	bd08      	pop	{r3, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20001380 	.word	0x20001380

08004ca4 <nxGetStatus>:
/**************************************************************************/
/*! 
    GetStatus wrapper
*/
/**************************************************************************/
void nxGetStatus(void){
 8004ca4:	b508      	push	{r3, lr}
	xGetStatus();
 8004ca6:	4b02      	ldr	r3, [pc, #8]	; (8004cb0 <nxGetStatus+0xc>)
 8004ca8:	6818      	ldr	r0, [r3, #0]
 8004caa:	4780      	blx	r0
 8004cac:	bd08      	pop	{r3, pc}
 8004cae:	bf00      	nop
 8004cb0:	2000134c 	.word	0x2000134c

08004cb4 <nxClearFeature>:
/**************************************************************************/
/*! 
    ClearFeature wrapper
*/
/**************************************************************************/
void nxClearFeature(void){
 8004cb4:	b508      	push	{r3, lr}
	xClearFeature();
 8004cb6:	4b02      	ldr	r3, [pc, #8]	; (8004cc0 <nxClearFeature+0xc>)
 8004cb8:	6818      	ldr	r0, [r3, #0]
 8004cba:	4780      	blx	r0
 8004cbc:	bd08      	pop	{r3, pc}
 8004cbe:	bf00      	nop
 8004cc0:	20001370 	.word	0x20001370

08004cc4 <nxSetEndPointFeature>:
/**************************************************************************/
/*! 
    SetEndPointFeature wrapper
*/
/**************************************************************************/
void nxSetEndPointFeature(void){
 8004cc4:	b508      	push	{r3, lr}
	xSetEndPointFeature();
 8004cc6:	4b02      	ldr	r3, [pc, #8]	; (8004cd0 <nxSetEndPointFeature+0xc>)
 8004cc8:	6818      	ldr	r0, [r3, #0]
 8004cca:	4780      	blx	r0
 8004ccc:	bd08      	pop	{r3, pc}
 8004cce:	bf00      	nop
 8004cd0:	2000137c 	.word	0x2000137c

08004cd4 <nxSetDeviceFeature>:
/**************************************************************************/
/*! 
    SetDeviceFeature wrapper
*/
/**************************************************************************/
void nxSetDeviceFeature(void){
 8004cd4:	b508      	push	{r3, lr}
	xSetDeviceFeature();
 8004cd6:	4b02      	ldr	r3, [pc, #8]	; (8004ce0 <nxSetDeviceFeature+0xc>)
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	4780      	blx	r0
 8004cdc:	bd08      	pop	{r3, pc}
 8004cde:	bf00      	nop
 8004ce0:	2000136c 	.word	0x2000136c

08004ce4 <nxSetDeviceAddress>:
/**************************************************************************/
/*! 
    SetDeviceAddress wrapper
*/
/**************************************************************************/
void nxSetDeviceAddress(void){
 8004ce4:	b508      	push	{r3, lr}
	xSetDeviceFeature();
 8004ce6:	4b02      	ldr	r3, [pc, #8]	; (8004cf0 <nxSetDeviceAddress+0xc>)
 8004ce8:	6818      	ldr	r0, [r3, #0]
 8004cea:	4780      	blx	r0
 8004cec:	bd08      	pop	{r3, pc}
 8004cee:	bf00      	nop
 8004cf0:	2000136c 	.word	0x2000136c

08004cf4 <Virtual_Com_Port_SetConfiguration>:
/**************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;

  if (pInfo->Current_Configuration != 0)
 8004cf4:	4b03      	ldr	r3, [pc, #12]	; (8004d04 <Virtual_Com_Port_SetConfiguration+0x10>)
 8004cf6:	7a98      	ldrb	r0, [r3, #10]
 8004cf8:	b110      	cbz	r0, 8004d00 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8004cfa:	2205      	movs	r2, #5
 8004cfc:	4902      	ldr	r1, [pc, #8]	; (8004d08 <Virtual_Com_Port_SetConfiguration+0x14>)
 8004cfe:	600a      	str	r2, [r1, #0]
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	200016a0 	.word	0x200016a0
 8004d08:	20001324 	.word	0x20001324

08004d0c <Virtual_Com_Port_SetDeviceAddress>:
    @brief	Update the device state to addressed.
*/
/**************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8004d0c:	2204      	movs	r2, #4
 8004d0e:	4b01      	ldr	r3, [pc, #4]	; (8004d14 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8004d10:	601a      	str	r2, [r3, #0]
 8004d12:	4770      	bx	lr
 8004d14:	20001324 	.word	0x20001324

08004d18 <Virtual_Com_Port_Status_Out>:
/*! 
    @brief	Virtual COM Port Status OUT Routine.
*/
/**************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{}
 8004d18:	4770      	bx	lr
	...

08004d1c <Virtual_Com_Port_Data_Setup>:
/*! 
    @brief	handle the data class specific requests.
*/
/**************************************************************************/
RESULT Virtual_Com_Port_Data_Setup(uint8_t RequestNo)
{
 8004d1c:	b510      	push	{r4, lr}
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8004d1e:	2821      	cmp	r0, #33	; 0x21
 8004d20:	d108      	bne.n	8004d34 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8004d22:	4811      	ldr	r0, [pc, #68]	; (8004d68 <Virtual_Com_Port_Data_Setup+0x4c>)
 8004d24:	6803      	ldr	r3, [r0, #0]
 8004d26:	7819      	ldrb	r1, [r3, #0]
 8004d28:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8004d2c:	2a21      	cmp	r2, #33	; 0x21
 8004d2e:	d011      	beq.n	8004d54 <Virtual_Com_Port_Data_Setup+0x38>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8004d30:	2002      	movs	r0, #2
 8004d32:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8004d34:	2820      	cmp	r0, #32
 8004d36:	d1fb      	bne.n	8004d30 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8004d38:	4b0b      	ldr	r3, [pc, #44]	; (8004d68 <Virtual_Com_Port_Data_Setup+0x4c>)
 8004d3a:	6819      	ldr	r1, [r3, #0]
 8004d3c:	780a      	ldrb	r2, [r1, #0]
 8004d3e:	f002 037f 	and.w	r3, r2, #127	; 0x7f
/**************************************************************************/
RESULT Virtual_Com_Port_Data_Setup(uint8_t RequestNo)
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
 8004d42:	490a      	ldr	r1, [pc, #40]	; (8004d6c <Virtual_Com_Port_Data_Setup+0x50>)
 8004d44:	2b21      	cmp	r3, #33	; 0x21
 8004d46:	bf0c      	ite	eq
 8004d48:	460b      	moveq	r3, r1
 8004d4a:	2300      	movne	r3, #0
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8004d4c:	4a08      	ldr	r2, [pc, #32]	; (8004d70 <Virtual_Com_Port_Data_Setup+0x54>)
 8004d4e:	7010      	strb	r0, [r2, #0]
  }

  if (CopyRoutine == NULL)
 8004d50:	b90b      	cbnz	r3, 8004d56 <Virtual_Com_Port_Data_Setup+0x3a>
 8004d52:	e7ed      	b.n	8004d30 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8004d54:	4b07      	ldr	r3, [pc, #28]	; (8004d74 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8004d56:	4c04      	ldr	r4, [pc, #16]	; (8004d68 <Virtual_Com_Port_Data_Setup+0x4c>)
 8004d58:	6820      	ldr	r0, [r4, #0]
 8004d5a:	6183      	str	r3, [r0, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8004d5c:	2400      	movs	r4, #0
 8004d5e:	8244      	strh	r4, [r0, #18]
  (*CopyRoutine)(0);
 8004d60:	4620      	mov	r0, r4
 8004d62:	4798      	blx	r3
  return USB_SUCCESS;
 8004d64:	4620      	mov	r0, r4
}
 8004d66:	bd10      	pop	{r4, pc}
 8004d68:	200016c0 	.word	0x200016c0
 8004d6c:	08004dc5 	.word	0x08004dc5
 8004d70:	2000138c 	.word	0x2000138c
 8004d74:	08004dad 	.word	0x08004dad

08004d78 <Virtual_Com_Port_NoData_Setup>:
*/
/**************************************************************************/
RESULT Virtual_Com_Port_NoData_Setup(uint8_t RequestNo)
{

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8004d78:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <Virtual_Com_Port_NoData_Setup+0x20>)
 8004d7a:	6819      	ldr	r1, [r3, #0]
 8004d7c:	780a      	ldrb	r2, [r1, #0]
 8004d7e:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8004d82:	2b21      	cmp	r3, #33	; 0x21
 8004d84:	d105      	bne.n	8004d92 <Virtual_Com_Port_NoData_Setup+0x1a>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8004d86:	2802      	cmp	r0, #2
 8004d88:	d101      	bne.n	8004d8e <Virtual_Com_Port_NoData_Setup+0x16>
    {
      return USB_SUCCESS;
 8004d8a:	2000      	movs	r0, #0
 8004d8c:	4770      	bx	lr
    }
    else if (RequestNo == SET_CONTROL_LINE_STATE)
 8004d8e:	2822      	cmp	r0, #34	; 0x22
 8004d90:	d0fb      	beq.n	8004d8a <Virtual_Com_Port_NoData_Setup+0x12>
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8004d92:	2002      	movs	r0, #2
}
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	200016c0 	.word	0x200016c0

08004d9c <Virtual_Com_Port_Get_Interface_Setting>:
			supported one.
*/
/**************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8004d9c:	b109      	cbz	r1, 8004da2 <Virtual_Com_Port_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;
 8004d9e:	2002      	movs	r0, #2
 8004da0:	4770      	bx	lr
  }
  else if (Interface > 1)
 8004da2:	2801      	cmp	r0, #1
 8004da4:	d8fb      	bhi.n	8004d9e <Virtual_Com_Port_Get_Interface_Setting+0x2>
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8004da6:	4608      	mov	r0, r1
}
 8004da8:	4770      	bx	lr
	...

08004dac <Virtual_Com_Port_GetLineCoding>:
    @brief	Send the linecoding structure to the PC host.
*/
/**************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
  if (Length == 0)
 8004dac:	b920      	cbnz	r0, 8004db8 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8004dae:	4b03      	ldr	r3, [pc, #12]	; (8004dbc <Virtual_Com_Port_GetLineCoding+0x10>)
 8004db0:	6819      	ldr	r1, [r3, #0]
 8004db2:	2208      	movs	r2, #8
 8004db4:	820a      	strh	r2, [r1, #16]
    return NULL;
 8004db6:	4770      	bx	lr
  }
  return(uint8_t *)&linecoding;
 8004db8:	4801      	ldr	r0, [pc, #4]	; (8004dc0 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8004dba:	4770      	bx	lr
 8004dbc:	200016c0 	.word	0x200016c0
 8004dc0:	20000108 	.word	0x20000108

08004dc4 <Virtual_Com_Port_SetLineCoding>:
    @brief	Set the linecoding structure fields.
*/
/**************************************************************************/
uint8_t *Virtual_Com_Port_SetLineCoding(uint16_t Length)
{
  if (Length == 0)
 8004dc4:	b920      	cbnz	r0, 8004dd0 <Virtual_Com_Port_SetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8004dc6:	4b03      	ldr	r3, [pc, #12]	; (8004dd4 <Virtual_Com_Port_SetLineCoding+0x10>)
 8004dc8:	6819      	ldr	r1, [r3, #0]
 8004dca:	2208      	movs	r2, #8
 8004dcc:	820a      	strh	r2, [r1, #16]
    return NULL;
 8004dce:	4770      	bx	lr
  }
  return(uint8_t *)&linecoding;
 8004dd0:	4801      	ldr	r0, [pc, #4]	; (8004dd8 <Virtual_Com_Port_SetLineCoding+0x14>)
}
 8004dd2:	4770      	bx	lr
 8004dd4:	200016c0 	.word	0x200016c0
 8004dd8:	20000108 	.word	0x20000108

08004ddc <Virtual_Com_Port_GetStringDescriptor>:
    @brief	Gets the string descriptors according to the needed index.
*/
/**************************************************************************/
uint8_t *Virtual_Com_Port_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8004ddc:	4b05      	ldr	r3, [pc, #20]	; (8004df4 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 8004dde:	6819      	ldr	r1, [r3, #0]
 8004de0:	78ca      	ldrb	r2, [r1, #3]
  if (wValue0 > 4)
 8004de2:	2a04      	cmp	r2, #4
 8004de4:	d804      	bhi.n	8004df0 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &CDC_String_Descriptor[wValue0]);
 8004de6:	4b04      	ldr	r3, [pc, #16]	; (8004df8 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8004de8:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8004dec:	f002 b826 	b.w	8006e3c <Standard_GetDescriptorData>
  }
}
 8004df0:	2000      	movs	r0, #0
 8004df2:	4770      	bx	lr
 8004df4:	200016c0 	.word	0x200016c0
 8004df8:	200000e0 	.word	0x200000e0

08004dfc <Virtual_Com_Port_GetConfigDescriptor>:
    @brief	Get the configuration descriptor.
*/
/**************************************************************************/
uint8_t *Virtual_Com_Port_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &CDC_Config_Descriptor);
 8004dfc:	4901      	ldr	r1, [pc, #4]	; (8004e04 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8004dfe:	f002 b81d 	b.w	8006e3c <Standard_GetDescriptorData>
 8004e02:	bf00      	nop
 8004e04:	20000100 	.word	0x20000100

08004e08 <Virtual_Com_Port_GetDeviceDescriptor>:
    @brief	Gets the device descriptor.
*/
/**************************************************************************/
uint8_t *Virtual_Com_Port_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &CDC_Device_Descriptor);
 8004e08:	4901      	ldr	r1, [pc, #4]	; (8004e10 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8004e0a:	f002 b817 	b.w	8006e3c <Standard_GetDescriptorData>
 8004e0e:	bf00      	nop
 8004e10:	200000d8 	.word	0x200000d8

08004e14 <Virtual_Com_Port_Status_In>:
/*! 
    @brief	Virtual COM Port Status In Routine.
*/
/**************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
 8004e14:	b510      	push	{r4, lr}
  if (Request == SET_LINE_CODING)
 8004e16:	4c04      	ldr	r4, [pc, #16]	; (8004e28 <Virtual_Com_Port_Status_In+0x14>)
 8004e18:	7823      	ldrb	r3, [r4, #0]
 8004e1a:	2b20      	cmp	r3, #32
 8004e1c:	d103      	bne.n	8004e26 <Virtual_Com_Port_Status_In+0x12>
  {
    USART_Config();
 8004e1e:	f7fc f90b 	bl	8001038 <USART_Config>
    Request = 0;
 8004e22:	2000      	movs	r0, #0
 8004e24:	7020      	strb	r0, [r4, #0]
 8004e26:	bd10      	pop	{r4, pc}
 8004e28:	2000138c 	.word	0x2000138c

08004e2c <Virtual_Com_Port_Reset>:
/*! 
    @brief	Virtual_Com_Port Mouse reset routine.
*/
/**************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8004e2c:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8004e2e:	4b3b      	ldr	r3, [pc, #236]	; (8004f1c <Virtual_Com_Port_Reset+0xf0>)
 8004e30:	6818      	ldr	r0, [r3, #0]
 8004e32:	2400      	movs	r4, #0
 8004e34:	7284      	strb	r4, [r0, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8004e36:	4a3a      	ldr	r2, [pc, #232]	; (8004f20 <Virtual_Com_Port_Reset+0xf4>)
 8004e38:	79d1      	ldrb	r1, [r2, #7]
 8004e3a:	7241      	strb	r1, [r0, #9]

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8004e3c:	72c4      	strb	r4, [r0, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8004e3e:	4620      	mov	r0, r4
 8004e40:	f002 fbaa 	bl	8007598 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8004e44:	4620      	mov	r0, r4
 8004e46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e4a:	f002 fbb5 	bl	80075b8 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8004e4e:	4620      	mov	r0, r4
 8004e50:	2110      	movs	r1, #16
 8004e52:	f002 fbbd 	bl	80075d0 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, CDC_ENDP0_RXADDR);
 8004e56:	4620      	mov	r0, r4
 8004e58:	2140      	movs	r1, #64	; 0x40
 8004e5a:	f002 fc77 	bl	800774c <SetEPRxAddr>
  SetEPTxAddr(ENDP0, CDC_ENDP0_TXADDR);
 8004e5e:	4620      	mov	r0, r4
 8004e60:	2180      	movs	r1, #128	; 0x80
 8004e62:	f002 fc63 	bl	800772c <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8004e66:	4620      	mov	r0, r4
 8004e68:	f002 fc0e 	bl	8007688 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	4b2d      	ldr	r3, [pc, #180]	; (8004f24 <Virtual_Com_Port_Reset+0xf8>)
 8004e70:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8004e74:	f002 fca4 	bl	80077c0 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8004e78:	4620      	mov	r0, r4
 8004e7a:	f002 fbf4 	bl	8007666 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8004e7e:	2001      	movs	r0, #1
 8004e80:	4621      	mov	r1, r4
 8004e82:	f002 fb99 	bl	80075b8 <SetEPType>
  SetEPTxAddr(ENDP1, CDC_ENDP1_TXADDR);
 8004e86:	2001      	movs	r0, #1
 8004e88:	21c0      	movs	r1, #192	; 0xc0
 8004e8a:	f002 fc4f 	bl	800772c <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8004e8e:	2001      	movs	r0, #1
 8004e90:	2120      	movs	r1, #32
 8004e92:	f002 fb9d 	bl	80075d0 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8004e96:	2001      	movs	r0, #1
 8004e98:	4621      	mov	r1, r4
 8004e9a:	f002 fbb6 	bl	800760a <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8004e9e:	2002      	movs	r0, #2
 8004ea0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004ea4:	f002 fb88 	bl	80075b8 <SetEPType>
  SetEPTxAddr(ENDP2, CDC_ENDP2_TXADDR);
 8004ea8:	2002      	movs	r0, #2
 8004eaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004eae:	f002 fc3d 	bl	800772c <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8004eb2:	2002      	movs	r0, #2
 8004eb4:	4621      	mov	r1, r4
 8004eb6:	f002 fba8 	bl	800760a <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8004eba:	2002      	movs	r0, #2
 8004ebc:	2120      	movs	r1, #32
 8004ebe:	f002 fb87 	bl	80075d0 <SetEPTxStatus>
  SetEPRxAddr(ENDP3, CDC_ENDP3_RXADDR);
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
  SetEPRxStatus(ENDP3, EP_RX_VALID);
  SetEPTxStatus(ENDP3, EP_TX_DIS);
*/
  SetEPType(ENDP3, EP_BULK);
 8004ec2:	2003      	movs	r0, #3
 8004ec4:	4621      	mov	r1, r4
 8004ec6:	f002 fb77 	bl	80075b8 <SetEPType>
  SetEPDoubleBuff(ENDP3);
 8004eca:	2003      	movs	r0, #3
 8004ecc:	f002 fbeb 	bl	80076a6 <SetEPDoubleBuff>
  SetEPDblBuffAddr(ENDP3, CDC_ENDP3_BUF0Addr, CDC_ENDP3_BUF1Addr);
 8004ed0:	2003      	movs	r0, #3
 8004ed2:	f44f 7188 	mov.w	r1, #272	; 0x110
 8004ed6:	f44f 72b0 	mov.w	r2, #352	; 0x160
 8004eda:	f002 fc8f 	bl	80077fc <SetEPDblBuffAddr>
  SetEPDblBuffCount(ENDP3, EP_DBUF_OUT, VIRTUAL_COM_PORT_DATA_SIZE);
 8004ede:	2003      	movs	r0, #3
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	2240      	movs	r2, #64	; 0x40
 8004ee4:	f002 fca6 	bl	8007834 <SetEPDblBuffCount>
  ClearDTOG_RX(ENDP3);
 8004ee8:	2003      	movs	r0, #3
 8004eea:	f002 fbfa 	bl	80076e2 <ClearDTOG_RX>
  ClearDTOG_TX(ENDP3);
 8004eee:	2003      	movs	r0, #3
 8004ef0:	f002 fc09 	bl	8007706 <ClearDTOG_TX>
  ToggleDTOG_TX(ENDP3);
 8004ef4:	2003      	movs	r0, #3
 8004ef6:	f002 fbe5 	bl	80076c4 <ToggleDTOG_TX>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8004efa:	2003      	movs	r0, #3
 8004efc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004f00:	f002 fb83 	bl	800760a <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS); 
 8004f04:	2003      	movs	r0, #3
 8004f06:	4621      	mov	r1, r4
 8004f08:	f002 fb62 	bl	80075d0 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8004f0c:	4620      	mov	r0, r4
 8004f0e:	f002 f9a9 	bl	8007264 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8004f12:	2001      	movs	r0, #1
 8004f14:	4a04      	ldr	r2, [pc, #16]	; (8004f28 <Virtual_Com_Port_Reset+0xfc>)
 8004f16:	6010      	str	r0, [r2, #0]
 8004f18:	bd10      	pop	{r4, pc}
 8004f1a:	bf00      	nop
 8004f1c:	200016c0 	.word	0x200016c0
 8004f20:	080094ef 	.word	0x080094ef
 8004f24:	2000008c 	.word	0x2000008c
 8004f28:	20001324 	.word	0x20001324

08004f2c <Virtual_Com_Port_init>:
/*! 
    @brief	Virtual COM Port Mouse init routine.
*/
/**************************************************************************/
void Virtual_Com_Port_init(void)
{
 8004f2c:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum(&Virtual_Com_Port_StringSerial[2],&Virtual_Com_Port_StringSerial[18]);
 8004f2e:	4809      	ldr	r0, [pc, #36]	; (8004f54 <Virtual_Com_Port_init+0x28>)
 8004f30:	f100 0110 	add.w	r1, r0, #16
 8004f34:	f7fb fc52 	bl	80007dc <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8004f38:	4b07      	ldr	r3, [pc, #28]	; (8004f58 <Virtual_Com_Port_init+0x2c>)
 8004f3a:	6818      	ldr	r0, [r3, #0]
 8004f3c:	2400      	movs	r4, #0
 8004f3e:	7284      	strb	r4, [r0, #10]

  /* Connect the device */
  PowerOn();
 8004f40:	f7ff fd98 	bl	8004a74 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8004f44:	f002 fd0e 	bl	8007964 <USB_SIL_Init>

  /* configure the USART to the default settings */
  USART_Config_Default();
 8004f48:	f7fc f832 	bl	8000fb0 <USART_Config_Default>

  bDeviceState = UNCONNECTED;
 8004f4c:	4903      	ldr	r1, [pc, #12]	; (8004f5c <Virtual_Com_Port_init+0x30>)
 8004f4e:	600c      	str	r4, [r1, #0]
 8004f50:	bd10      	pop	{r4, pc}
 8004f52:	bf00      	nop
 8004f54:	200000c0 	.word	0x200000c0
 8004f58:	200016c0 	.word	0x200016c0
 8004f5c:	20001324 	.word	0x20001324

08004f60 <CDC_SetStructure>:
    @brief	Install CDC Functions.
*/
/**************************************************************************/
void CDC_SetStructure(void)
{
	Device_Table.Total_Endpoint	= CDC_EP_NUM;
 8004f60:	2204      	movs	r2, #4
 8004f62:	4b1b      	ldr	r3, [pc, #108]	; (8004fd0 <CDC_SetStructure+0x70>)
 8004f64:	701a      	strb	r2, [r3, #0]
	xinit						= Virtual_Com_Port_init;
 8004f66:	481b      	ldr	r0, [pc, #108]	; (8004fd4 <CDC_SetStructure+0x74>)
 8004f68:	491b      	ldr	r1, [pc, #108]	; (8004fd8 <CDC_SetStructure+0x78>)
 8004f6a:	6008      	str	r0, [r1, #0]
    xReset 						= Virtual_Com_Port_Reset;
 8004f6c:	4a1b      	ldr	r2, [pc, #108]	; (8004fdc <CDC_SetStructure+0x7c>)
 8004f6e:	4b1c      	ldr	r3, [pc, #112]	; (8004fe0 <CDC_SetStructure+0x80>)
 8004f70:	601a      	str	r2, [r3, #0]
    xStatus_In					= Virtual_Com_Port_Status_In;
 8004f72:	481c      	ldr	r0, [pc, #112]	; (8004fe4 <CDC_SetStructure+0x84>)
 8004f74:	491c      	ldr	r1, [pc, #112]	; (8004fe8 <CDC_SetStructure+0x88>)
 8004f76:	6008      	str	r0, [r1, #0]
    xStatus_Out					= Virtual_Com_Port_Status_Out;
 8004f78:	4a1c      	ldr	r2, [pc, #112]	; (8004fec <CDC_SetStructure+0x8c>)
 8004f7a:	4b1d      	ldr	r3, [pc, #116]	; (8004ff0 <CDC_SetStructure+0x90>)
 8004f7c:	601a      	str	r2, [r3, #0]
    xData_Setup					= Virtual_Com_Port_Data_Setup;
 8004f7e:	481d      	ldr	r0, [pc, #116]	; (8004ff4 <CDC_SetStructure+0x94>)
 8004f80:	491d      	ldr	r1, [pc, #116]	; (8004ff8 <CDC_SetStructure+0x98>)
 8004f82:	6008      	str	r0, [r1, #0]
    xNoData_Setup				= Virtual_Com_Port_NoData_Setup;
 8004f84:	4a1d      	ldr	r2, [pc, #116]	; (8004ffc <CDC_SetStructure+0x9c>)
 8004f86:	4b1e      	ldr	r3, [pc, #120]	; (8005000 <CDC_SetStructure+0xa0>)
 8004f88:	601a      	str	r2, [r3, #0]
    xGet_Interface_Setting		= Virtual_Com_Port_Get_Interface_Setting;
 8004f8a:	481e      	ldr	r0, [pc, #120]	; (8005004 <CDC_SetStructure+0xa4>)
 8004f8c:	491e      	ldr	r1, [pc, #120]	; (8005008 <CDC_SetStructure+0xa8>)
 8004f8e:	6008      	str	r0, [r1, #0]
    xGetDeviceDescriptor		= Virtual_Com_Port_GetDeviceDescriptor;
 8004f90:	4a1e      	ldr	r2, [pc, #120]	; (800500c <CDC_SetStructure+0xac>)
 8004f92:	4b1f      	ldr	r3, [pc, #124]	; (8005010 <CDC_SetStructure+0xb0>)
 8004f94:	601a      	str	r2, [r3, #0]
    xGetConfigDescriptor		= Virtual_Com_Port_GetConfigDescriptor;
 8004f96:	481f      	ldr	r0, [pc, #124]	; (8005014 <CDC_SetStructure+0xb4>)
 8004f98:	491f      	ldr	r1, [pc, #124]	; (8005018 <CDC_SetStructure+0xb8>)
 8004f9a:	6008      	str	r0, [r1, #0]
    xGetStringDescriptor		= Virtual_Com_Port_GetStringDescriptor;
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	; (800501c <CDC_SetStructure+0xbc>)
 8004f9e:	4b20      	ldr	r3, [pc, #128]	; (8005020 <CDC_SetStructure+0xc0>)
 8004fa0:	601a      	str	r2, [r3, #0]
	
	xGetConfiguration			= Virtual_Com_Port_GetConfiguration;
 8004fa2:	4820      	ldr	r0, [pc, #128]	; (8005024 <CDC_SetStructure+0xc4>)
 8004fa4:	4920      	ldr	r1, [pc, #128]	; (8005028 <CDC_SetStructure+0xc8>)
 8004fa6:	6008      	str	r0, [r1, #0]
    xSetConfiguration			= Virtual_Com_Port_SetConfiguration;
 8004fa8:	4b20      	ldr	r3, [pc, #128]	; (800502c <CDC_SetStructure+0xcc>)
 8004faa:	4a21      	ldr	r2, [pc, #132]	; (8005030 <CDC_SetStructure+0xd0>)
 8004fac:	6013      	str	r3, [r2, #0]
    xGetInterface				= Virtual_Com_Port_GetInterface;
 8004fae:	4921      	ldr	r1, [pc, #132]	; (8005034 <CDC_SetStructure+0xd4>)
 8004fb0:	6008      	str	r0, [r1, #0]
    xSetInterface				= Virtual_Com_Port_SetInterface;
 8004fb2:	4b21      	ldr	r3, [pc, #132]	; (8005038 <CDC_SetStructure+0xd8>)
 8004fb4:	6018      	str	r0, [r3, #0]
    xGetStatus					= Virtual_Com_Port_GetStatus;
 8004fb6:	4a21      	ldr	r2, [pc, #132]	; (800503c <CDC_SetStructure+0xdc>)
 8004fb8:	6010      	str	r0, [r2, #0]
    xClearFeature				= Virtual_Com_Port_ClearFeature;
 8004fba:	4921      	ldr	r1, [pc, #132]	; (8005040 <CDC_SetStructure+0xe0>)
 8004fbc:	6008      	str	r0, [r1, #0]
    xSetEndPointFeature			= Virtual_Com_Port_SetEndPointFeature;
 8004fbe:	4b21      	ldr	r3, [pc, #132]	; (8005044 <CDC_SetStructure+0xe4>)
 8004fc0:	6018      	str	r0, [r3, #0]
    xSetDeviceFeature			= Virtual_Com_Port_SetDeviceFeature;
 8004fc2:	4a21      	ldr	r2, [pc, #132]	; (8005048 <CDC_SetStructure+0xe8>)
 8004fc4:	6010      	str	r0, [r2, #0]
    xSetDeviceAddress			= Virtual_Com_Port_SetDeviceAddress;
 8004fc6:	4821      	ldr	r0, [pc, #132]	; (800504c <CDC_SetStructure+0xec>)
 8004fc8:	4921      	ldr	r1, [pc, #132]	; (8005050 <CDC_SetStructure+0xf0>)
 8004fca:	6008      	str	r0, [r1, #0]
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	200000bc 	.word	0x200000bc
 8004fd4:	08004f2d 	.word	0x08004f2d
 8004fd8:	20001384 	.word	0x20001384
 8004fdc:	08004e2d 	.word	0x08004e2d
 8004fe0:	20001348 	.word	0x20001348
 8004fe4:	08004e15 	.word	0x08004e15
 8004fe8:	20001378 	.word	0x20001378
 8004fec:	08004d19 	.word	0x08004d19
 8004ff0:	20001388 	.word	0x20001388
 8004ff4:	08004d1d 	.word	0x08004d1d
 8004ff8:	20001364 	.word	0x20001364
 8004ffc:	08004d79 	.word	0x08004d79
 8005000:	20001350 	.word	0x20001350
 8005004:	08004d9d 	.word	0x08004d9d
 8005008:	20001340 	.word	0x20001340
 800500c:	08004e09 	.word	0x08004e09
 8005010:	20001358 	.word	0x20001358
 8005014:	08004dfd 	.word	0x08004dfd
 8005018:	2000135c 	.word	0x2000135c
 800501c:	08004ddd 	.word	0x08004ddd
 8005020:	20001360 	.word	0x20001360
 8005024:	08007305 	.word	0x08007305
 8005028:	20001354 	.word	0x20001354
 800502c:	08004cf5 	.word	0x08004cf5
 8005030:	20001374 	.word	0x20001374
 8005034:	20001344 	.word	0x20001344
 8005038:	20001380 	.word	0x20001380
 800503c:	2000134c 	.word	0x2000134c
 8005040:	20001370 	.word	0x20001370
 8005044:	2000137c 	.word	0x2000137c
 8005048:	2000136c 	.word	0x2000136c
 800504c:	08004d0d 	.word	0x08004d0d
 8005050:	20001368 	.word	0x20001368

08005054 <CDC_EP1_IN_Callback>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void CDC_EP1_IN_Callback(void)
{
 8005054:	b538      	push	{r3, r4, r5, lr}
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if (USB_Tx_State == 1)
 8005056:	4829      	ldr	r0, [pc, #164]	; (80050fc <CDC_EP1_IN_Callback+0xa8>)
 8005058:	7801      	ldrb	r1, [r0, #0]
 800505a:	2901      	cmp	r1, #1
 800505c:	d14c      	bne.n	80050f8 <CDC_EP1_IN_Callback+0xa4>
  {
    if (USART_Rx_length == 0) 
 800505e:	4a28      	ldr	r2, [pc, #160]	; (8005100 <CDC_EP1_IN_Callback+0xac>)
 8005060:	6813      	ldr	r3, [r2, #0]
 8005062:	b91b      	cbnz	r3, 800506c <CDC_EP1_IN_Callback+0x18>
    {
      USB_Tx_State = 0;
 8005064:	7003      	strb	r3, [r0, #0]
	  USB_xMutex =1;
 8005066:	4b27      	ldr	r3, [pc, #156]	; (8005104 <CDC_EP1_IN_Callback+0xb0>)
 8005068:	7019      	strb	r1, [r3, #0]
 800506a:	e01c      	b.n	80050a6 <CDC_EP1_IN_Callback+0x52>
    }
    else 
    {

		  if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
 800506c:	2b40      	cmp	r3, #64	; 0x40
 800506e:	4c26      	ldr	r4, [pc, #152]	; (8005108 <CDC_EP1_IN_Callback+0xb4>)
			USB_Tx_ptr = USART_Rx_ptr_out;
 8005070:	6820      	ldr	r0, [r4, #0]
 8005072:	b281      	uxth	r1, r0
	  USB_xMutex =1;
    }
    else 
    {

		  if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
 8005074:	d905      	bls.n	8005082 <CDC_EP1_IN_Callback+0x2e>
			USB_Tx_ptr = USART_Rx_ptr_out;
			USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
			
			USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
 8005076:	3040      	adds	r0, #64	; 0x40
 8005078:	6020      	str	r0, [r4, #0]
			USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
 800507a:	3b40      	subs	r3, #64	; 0x40
 800507c:	6013      	str	r3, [r2, #0]
    else 
    {

		  if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
			USB_Tx_ptr = USART_Rx_ptr_out;
			USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
 800507e:	2540      	movs	r5, #64	; 0x40
 8005080:	e004      	b.n	800508c <CDC_EP1_IN_Callback+0x38>
			USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
		  }
		  else 
		  {
			USB_Tx_ptr = USART_Rx_ptr_out;
			USB_Tx_length = USART_Rx_length;
 8005082:	b29d      	uxth	r5, r3
			
			USART_Rx_ptr_out += USART_Rx_length;
 8005084:	18c3      	adds	r3, r0, r3
 8005086:	6023      	str	r3, [r4, #0]
			USART_Rx_length = 0;
 8005088:	2000      	movs	r0, #0
 800508a:	6010      	str	r0, [r2, #0]
		  }

      UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], CDC_ENDP1_TXADDR, USB_Tx_length);
 800508c:	4a1f      	ldr	r2, [pc, #124]	; (800510c <CDC_EP1_IN_Callback+0xb8>)
 800508e:	1850      	adds	r0, r2, r1
 8005090:	21c0      	movs	r1, #192	; 0xc0
 8005092:	462a      	mov	r2, r5
 8005094:	f002 fa56 	bl	8007544 <UserToPMABufferCopy>
      SetEPTxCount(ENDP1, USB_Tx_length);
 8005098:	2001      	movs	r0, #1
 800509a:	4629      	mov	r1, r5
 800509c:	f002 fb82 	bl	80077a4 <SetEPTxCount>
      SetEPTxValid(ENDP1); 
 80050a0:	2001      	movs	r0, #1
 80050a2:	f002 facf 	bl	8007644 <SetEPTxValid>
    }
	
	if((USART_Rx_ptr_in != 0) && (USB_xMutex ==1)){ /* USB_Tx_State =0,xMutex=1,and UARTRX data reached */
 80050a6:	491a      	ldr	r1, [pc, #104]	; (8005110 <CDC_EP1_IN_Callback+0xbc>)
 80050a8:	6808      	ldr	r0, [r1, #0]
 80050aa:	2800      	cmp	r0, #0
 80050ac:	d024      	beq.n	80050f8 <CDC_EP1_IN_Callback+0xa4>
 80050ae:	4a15      	ldr	r2, [pc, #84]	; (8005104 <CDC_EP1_IN_Callback+0xb0>)
 80050b0:	7813      	ldrb	r3, [r2, #0]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d120      	bne.n	80050f8 <CDC_EP1_IN_Callback+0xa4>

		if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
 80050b6:	4a12      	ldr	r2, [pc, #72]	; (8005100 <CDC_EP1_IN_Callback+0xac>)
 80050b8:	6814      	ldr	r4, [r2, #0]
 80050ba:	2c40      	cmp	r4, #64	; 0x40
 80050bc:	4b12      	ldr	r3, [pc, #72]	; (8005108 <CDC_EP1_IN_Callback+0xb4>)
			USB_Tx_ptr = USART_Rx_ptr_out;
 80050be:	6818      	ldr	r0, [r3, #0]
 80050c0:	b281      	uxth	r1, r0
      SetEPTxValid(ENDP1); 
    }
	
	if((USART_Rx_ptr_in != 0) && (USB_xMutex ==1)){ /* USB_Tx_State =0,xMutex=1,and UARTRX data reached */

		if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
 80050c2:	d905      	bls.n	80050d0 <CDC_EP1_IN_Callback+0x7c>
			USB_Tx_ptr = USART_Rx_ptr_out;
			USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
			
			USART_Rx_ptr_out += VIRTUAL_COM_PORT_DATA_SIZE;
 80050c4:	3040      	adds	r0, #64	; 0x40
 80050c6:	6018      	str	r0, [r3, #0]
			USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
 80050c8:	3c40      	subs	r4, #64	; 0x40
 80050ca:	6014      	str	r4, [r2, #0]
	
	if((USART_Rx_ptr_in != 0) && (USB_xMutex ==1)){ /* USB_Tx_State =0,xMutex=1,and UARTRX data reached */

		if (USART_Rx_length > VIRTUAL_COM_PORT_DATA_SIZE){
			USB_Tx_ptr = USART_Rx_ptr_out;
			USB_Tx_length = VIRTUAL_COM_PORT_DATA_SIZE;
 80050cc:	2540      	movs	r5, #64	; 0x40
 80050ce:	e004      	b.n	80050da <CDC_EP1_IN_Callback+0x86>
			USART_Rx_length -= VIRTUAL_COM_PORT_DATA_SIZE;    
		}
		else 
		{
			USB_Tx_ptr = USART_Rx_ptr_out;
			USB_Tx_length = USART_Rx_length;
 80050d0:	b2a5      	uxth	r5, r4
			
			USART_Rx_ptr_out += USART_Rx_length;
 80050d2:	1904      	adds	r4, r0, r4
 80050d4:	601c      	str	r4, [r3, #0]
			USART_Rx_length = 0;
 80050d6:	2300      	movs	r3, #0
 80050d8:	6013      	str	r3, [r2, #0]
		}
		
      UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], CDC_ENDP1_TXADDR, USB_Tx_length);
 80050da:	4a0c      	ldr	r2, [pc, #48]	; (800510c <CDC_EP1_IN_Callback+0xb8>)
 80050dc:	1850      	adds	r0, r2, r1
 80050de:	21c0      	movs	r1, #192	; 0xc0
 80050e0:	462a      	mov	r2, r5
 80050e2:	f002 fa2f 	bl	8007544 <UserToPMABufferCopy>
      SetEPTxCount(ENDP1, USB_Tx_length);
 80050e6:	2001      	movs	r0, #1
 80050e8:	4629      	mov	r1, r5
 80050ea:	f002 fb5b 	bl	80077a4 <SetEPTxCount>
      SetEPTxValid(ENDP1); 
 80050ee:	2001      	movs	r0, #1
		}

  }
}
 80050f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			USART_Rx_length = 0;
		}
		
      UserToPMABufferCopy(&USART_Rx_Buffer[USB_Tx_ptr], CDC_ENDP1_TXADDR, USB_Tx_length);
      SetEPTxCount(ENDP1, USB_Tx_length);
      SetEPTxValid(ENDP1); 
 80050f4:	f002 baa6 	b.w	8007644 <SetEPTxValid>
 80050f8:	bd38      	pop	{r3, r4, r5, pc}
 80050fa:	bf00      	nop
 80050fc:	20000fd5 	.word	0x20000fd5
 8005100:	20000fe0 	.word	0x20000fe0
 8005104:	200007d4 	.word	0x200007d4
 8005108:	20000fdc 	.word	0x20000fdc
 800510c:	200007d5 	.word	0x200007d5
 8005110:	20000fd8 	.word	0x20000fd8

08005114 <CDC_EP3_OUT_Callback>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void CDC_EP3_OUT_Callback(void)
{
 8005114:	b510      	push	{r4, lr}
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  /* Nemui Added DoubleBuffer */
  if (GetENDPOINT(ENDP3) & EP_DTOG_TX)
 8005116:	2003      	movs	r0, #3
 8005118:	f002 fa46 	bl	80075a8 <GetENDPOINT>
 800511c:	f000 0040 	and.w	r0, r0, #64	; 0x40
 8005120:	b281      	uxth	r1, r0
 8005122:	b159      	cbz	r1, 800513c <CDC_EP3_OUT_Callback+0x28>
  {
	FreeUserBuffer(ENDP3, EP_DBUF_OUT); 
 8005124:	2003      	movs	r0, #3
 8005126:	2101      	movs	r1, #1
 8005128:	f002 fbf6 	bl	8007918 <FreeUserBuffer>
	USB_Rx_Cnt = GetEPDblBuf0Count(ENDP3);
 800512c:	2003      	movs	r0, #3
 800512e:	f002 fbd3 	bl	80078d8 <GetEPDblBuf0Count>
 8005132:	4604      	mov	r4, r0
	PMAToUserBufferCopy(USB_Rx_Buffer, CDC_ENDP3_BUF0Addr, USB_Rx_Cnt);
 8005134:	480d      	ldr	r0, [pc, #52]	; (800516c <CDC_EP3_OUT_Callback+0x58>)
 8005136:	f44f 7188 	mov.w	r1, #272	; 0x110
 800513a:	e00a      	b.n	8005152 <CDC_EP3_OUT_Callback+0x3e>
  }
  else
  {
	FreeUserBuffer(ENDP3, EP_DBUF_OUT); 
 800513c:	2003      	movs	r0, #3
 800513e:	2101      	movs	r1, #1
 8005140:	f002 fbea 	bl	8007918 <FreeUserBuffer>
	USB_Rx_Cnt = GetEPDblBuf1Count(ENDP3);
 8005144:	2003      	movs	r0, #3
 8005146:	f002 fbd7 	bl	80078f8 <GetEPDblBuf1Count>
 800514a:	4604      	mov	r4, r0
	PMAToUserBufferCopy(USB_Rx_Buffer, CDC_ENDP3_BUF1Addr, USB_Rx_Cnt);
 800514c:	4807      	ldr	r0, [pc, #28]	; (800516c <CDC_EP3_OUT_Callback+0x58>)
 800514e:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8005152:	4622      	mov	r2, r4
 8005154:	f002 fa0d 	bl	8007572 <PMAToUserBufferCopy>
  } 

  /* USB data will be immediately processed, this allow next USB traffic beeing 
  NAKed till the end of the USART Xfet */
  USB_To_USART_Send_Data(USB_Rx_Buffer, USB_Rx_Cnt);
 8005158:	4804      	ldr	r0, [pc, #16]	; (800516c <CDC_EP3_OUT_Callback+0x58>)
 800515a:	b2e1      	uxtb	r1, r4
 800515c:	f7fb ffe6 	bl	800112c <USB_To_USART_Send_Data>

  /* Enable the receive of data on EP3 */
  SetEPRxValid(ENDP3);
 8005160:	2003      	movs	r0, #3
 
}
 8005162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* USB data will be immediately processed, this allow next USB traffic beeing 
  NAKed till the end of the USART Xfet */
  USB_To_USART_Send_Data(USB_Rx_Buffer, USB_Rx_Cnt);

  /* Enable the receive of data on EP3 */
  SetEPRxValid(ENDP3);
 8005166:	f002 ba7e 	b.w	8007666 <SetEPRxValid>
 800516a:	bf00      	nop
 800516c:	2000138d 	.word	0x2000138d

08005170 <CDC_SOF_Callback>:
/**************************************************************************/
void CDC_SOF_Callback(void)
{
  static uint32_t FrameCount = 0;
  
  if(bDeviceState == CONFIGURED)
 8005170:	4b07      	ldr	r3, [pc, #28]	; (8005190 <CDC_SOF_Callback+0x20>)
 8005172:	6818      	ldr	r0, [r3, #0]
 8005174:	2805      	cmp	r0, #5
 8005176:	d109      	bne.n	800518c <CDC_SOF_Callback+0x1c>
  {
    if (FrameCount++ == VCOMPORT_IN_FRAME_INTERVAL)
 8005178:	4b06      	ldr	r3, [pc, #24]	; (8005194 <CDC_SOF_Callback+0x24>)
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	1c51      	adds	r1, r2, #1
 800517e:	6019      	str	r1, [r3, #0]
 8005180:	2a05      	cmp	r2, #5
 8005182:	d103      	bne.n	800518c <CDC_SOF_Callback+0x1c>
    {
      /* Reset the frame counter */
      FrameCount = 0;
 8005184:	2000      	movs	r0, #0
 8005186:	6018      	str	r0, [r3, #0]
      
      /* Check the data to be sent through IN pipe */
      Handle_USBAsynchXfer();
 8005188:	f7fb bfe6 	b.w	8001158 <Handle_USBAsynchXfer>
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	20001324 	.word	0x20001324
 8005194:	200013d0 	.word	0x200013d0

08005198 <MAL_Init>:
/*! 
    @brief  Initializes the Media on the STM32.
*/
/**************************************************************************/
uint16_t MAL_Init(uint8_t lun)
{
 8005198:	b510      	push	{r4, lr}
  uint16_t status = MAL_OK;

  switch (lun)
 800519a:	4604      	mov	r4, r0
 800519c:	b928      	cbnz	r0, 80051aa <MAL_Init+0x12>
  {
    case 0:
      Status = SD_Init();
 800519e:	f7fe fbab 	bl	80038f8 <SD_Init>
 80051a2:	4b03      	ldr	r3, [pc, #12]	; (80051b0 <MAL_Init+0x18>)
 80051a4:	7018      	strb	r0, [r3, #0]
      break;
#endif
    default:
      return MAL_FAIL;
  }
  return status;
 80051a6:	4620      	mov	r0, r4
 80051a8:	bd10      	pop	{r4, pc}
    case 1:
      NAND_Init();
      break;
#endif
    default:
      return MAL_FAIL;
 80051aa:	2001      	movs	r0, #1
  }
  return status;
}
 80051ac:	bd10      	pop	{r4, pc}
 80051ae:	bf00      	nop
 80051b0:	2000002c 	.word	0x2000002c

080051b4 <MAL_Write>:
/*! 
    @brief  Write sectors.
*/
/**************************************************************************/
uint16_t MAL_Write(uint8_t lun, uint32_t Memory_Offset, uint32_t *Writebuff, uint16_t Transfer_Length)
{
 80051b4:	b508      	push	{r3, lr}

  switch (lun)
 80051b6:	b950      	cbnz	r0, 80051ce <MAL_Write+0x1a>
  {
    case 0:
      Status = SD_WriteBlock((uint8_t*)Writebuff, Memory_Offset, Transfer_Length);
 80051b8:	4610      	mov	r0, r2
 80051ba:	461a      	mov	r2, r3
 80051bc:	f7fe fe6c 	bl	8003e98 <SD_WriteBlock>
 80051c0:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <MAL_Write+0x20>)
 80051c2:	7018      	strb	r0, [r3, #0]
      if ( Status != SD_OK )
 80051c4:	7818      	ldrb	r0, [r3, #0]
      {
        return MAL_FAIL;
 80051c6:	382a      	subs	r0, #42	; 0x2a
 80051c8:	bf18      	it	ne
 80051ca:	2001      	movne	r0, #1
 80051cc:	bd08      	pop	{r3, pc}
      } 
      break;
	
    default:
      return MAL_FAIL;
 80051ce:	2001      	movs	r0, #1
  }
  return MAL_OK;
}
 80051d0:	bd08      	pop	{r3, pc}
 80051d2:	bf00      	nop
 80051d4:	2000002c 	.word	0x2000002c

080051d8 <MAL_Read>:
/*! 
    @brief  Read sectors.
*/
/**************************************************************************/
uint16_t MAL_Read(uint8_t lun, uint32_t Memory_Offset, uint32_t *Readbuff, uint16_t Transfer_Length)
{
 80051d8:	b508      	push	{r3, lr}

  switch (lun)
 80051da:	b950      	cbnz	r0, 80051f2 <MAL_Read+0x1a>
  {
    case 0:
	
      Status = SD_ReadBlock((uint8_t*)Readbuff, Memory_Offset, Transfer_Length);
 80051dc:	4610      	mov	r0, r2
 80051de:	461a      	mov	r2, r3
 80051e0:	f7fe fbfa 	bl	80039d8 <SD_ReadBlock>
 80051e4:	4b04      	ldr	r3, [pc, #16]	; (80051f8 <MAL_Read+0x20>)
 80051e6:	7018      	strb	r0, [r3, #0]
      if ( Status != SD_OK )
 80051e8:	7818      	ldrb	r0, [r3, #0]
      {
        return MAL_FAIL;
 80051ea:	382a      	subs	r0, #42	; 0x2a
 80051ec:	bf18      	it	ne
 80051ee:	2001      	movne	r0, #1
 80051f0:	bd08      	pop	{r3, pc}
      }
      break;
	
    default:
      return MAL_FAIL;
 80051f2:	2001      	movs	r0, #1
  }
  return MAL_OK;
}
 80051f4:	bd08      	pop	{r3, pc}
 80051f6:	bf00      	nop
 80051f8:	2000002c 	.word	0x2000002c

080051fc <MAL_GetStatus>:
/*! 
    @brief  Get status.
*/
/**************************************************************************/
uint16_t MAL_GetStatus (uint8_t lun)
{
 80051fc:	b538      	push	{r3, r4, r5, lr}

  uint32_t DeviceSizeMul = 0, NumberOfBlocks = 0;
  uint64_t dwDevSize;  /* nemui */

  if (lun == 0)
 80051fe:	b108      	cbz	r0, 8005204 <MAL_GetStatus+0x8>

      return MAL_OK;

    }
  }
  return MAL_FAIL;
 8005200:	2001      	movs	r0, #1
 8005202:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t DeviceSizeMul = 0, NumberOfBlocks = 0;
  uint64_t dwDevSize;  /* nemui */

  if (lun == 0)
  {
    if (SD_Init() == SD_OK)
 8005204:	f7fe fb78 	bl	80038f8 <SD_Init>
 8005208:	282a      	cmp	r0, #42	; 0x2a
 800520a:	d1f9      	bne.n	8005200 <MAL_GetStatus+0x4>
    {
      SD_GetCardInfo(&SDCardInfo);
 800520c:	4c28      	ldr	r4, [pc, #160]	; (80052b0 <MAL_GetStatus+0xb4>)
 800520e:	4620      	mov	r0, r4
 8005210:	f7fe f9d2 	bl	80035b8 <SD_GetCardInfo>
      SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
 8005214:	f8b4 0054 	ldrh.w	r0, [r4, #84]	; 0x54
 8005218:	0400      	lsls	r0, r0, #16
 800521a:	f7fe fb57 	bl	80038cc <SD_SelectDeselect>
      DeviceSizeMul = (SDCardInfo.SD_csd.DeviceSizeMul + 2);
 800521e:	7e23      	ldrb	r3, [r4, #24]

      if(SDCardInfo.CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8005220:	f894 2056 	ldrb.w	r2, [r4, #86]	; 0x56
 8005224:	2a02      	cmp	r2, #2
 8005226:	4923      	ldr	r1, [pc, #140]	; (80052b4 <MAL_GetStatus+0xb8>)
 8005228:	d10d      	bne.n	8005246 <MAL_GetStatus+0x4a>
      {
		/* nemui */
		dwDevSize  = (uint64_t)(SDCardInfo.SD_csd.DeviceSize + 1) * 512 * 1024;
 800522a:	6924      	ldr	r4, [r4, #16]
 800522c:	1c65      	adds	r5, r4, #1
		/* nemui  calculate highest LBA */
		Mass_Block_Count[0] = (dwDevSize - 1) / 512;
 800522e:	f04f 32ff 	mov.w	r2, #4294967295
 8005232:	f04f 33ff 	mov.w	r3, #4294967295
 8005236:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800523a:	fbe0 2305 	umlal	r2, r3, r0, r5
 800523e:	0a52      	lsrs	r2, r2, #9
 8005240:	ea42 54c3 	orr.w	r4, r2, r3, lsl #23
 8005244:	e00f      	b.n	8005266 <MAL_GetStatus+0x6a>
      }
      else
      {
        NumberOfBlocks  = ((1 << (SDCardInfo.SD_csd.RdBlockLen)) / 512);
 8005246:	7a25      	ldrb	r5, [r4, #8]
        Mass_Block_Count[0] = ((SDCardInfo.SD_csd.DeviceSize + 1) * (1 << DeviceSizeMul) << (NumberOfBlocks/2));
 8005248:	6924      	ldr	r4, [r4, #16]
 800524a:	1c60      	adds	r0, r4, #1
  {
    if (SD_Init() == SD_OK)
    {
      SD_GetCardInfo(&SDCardInfo);
      SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
      DeviceSizeMul = (SDCardInfo.SD_csd.DeviceSizeMul + 2);
 800524c:	3302      	adds	r3, #2
		Mass_Block_Count[0] = (dwDevSize - 1) / 512;
      }
      else
      {
        NumberOfBlocks  = ((1 << (SDCardInfo.SD_csd.RdBlockLen)) / 512);
        Mass_Block_Count[0] = ((SDCardInfo.SD_csd.DeviceSize + 1) * (1 << DeviceSizeMul) << (NumberOfBlocks/2));
 800524e:	fa00 f403 	lsl.w	r4, r0, r3
		/* nemui  calculate highest LBA */
		Mass_Block_Count[0] = (dwDevSize - 1) / 512;
      }
      else
      {
        NumberOfBlocks  = ((1 << (SDCardInfo.SD_csd.RdBlockLen)) / 512);
 8005252:	2201      	movs	r2, #1
 8005254:	fa02 f505 	lsl.w	r5, r2, r5
 8005258:	f44f 7000 	mov.w	r0, #512	; 0x200
 800525c:	fb95 f3f0 	sdiv	r3, r5, r0
        Mass_Block_Count[0] = ((SDCardInfo.SD_csd.DeviceSize + 1) * (1 << DeviceSizeMul) << (NumberOfBlocks/2));
 8005260:	085a      	lsrs	r2, r3, #1
 8005262:	fa04 f402 	lsl.w	r4, r4, r2
 8005266:	600c      	str	r4, [r1, #0]
      }
      Mass_Block_Size[0]  = 512;
 8005268:	4d13      	ldr	r5, [pc, #76]	; (80052b8 <MAL_GetStatus+0xbc>)
 800526a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800526e:	6029      	str	r1, [r5, #0]

      Status = SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16)); 
 8005270:	4b0f      	ldr	r3, [pc, #60]	; (80052b0 <MAL_GetStatus+0xb4>)
 8005272:	f8b3 4054 	ldrh.w	r4, [r3, #84]	; 0x54
 8005276:	0420      	lsls	r0, r4, #16
 8005278:	f7fe fb28 	bl	80038cc <SD_SelectDeselect>
 800527c:	4c0f      	ldr	r4, [pc, #60]	; (80052bc <MAL_GetStatus+0xc0>)
 800527e:	7020      	strb	r0, [r4, #0]
      Status = SD_EnableWideBusOperation(SDIO_BusWide_4b); 
 8005280:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005284:	f7fe fade 	bl	8003844 <SD_EnableWideBusOperation>
 8005288:	7020      	strb	r0, [r4, #0]
      if ( Status != SD_OK )
 800528a:	7820      	ldrb	r0, [r4, #0]
 800528c:	282a      	cmp	r0, #42	; 0x2a
 800528e:	d1b7      	bne.n	8005200 <MAL_GetStatus+0x4>
      {
        return MAL_FAIL;
      }
       
      Status = SD_SetDeviceMode(SD_DMA_MODE);         
 8005290:	2000      	movs	r0, #0
 8005292:	f7fe fb11 	bl	80038b8 <SD_SetDeviceMode>
 8005296:	7020      	strb	r0, [r4, #0]
      if ( Status != SD_OK )
 8005298:	7822      	ldrb	r2, [r4, #0]
 800529a:	2a2a      	cmp	r2, #42	; 0x2a
 800529c:	d1b0      	bne.n	8005200 <MAL_GetStatus+0x4>
      {
        return MAL_FAIL;
      } 
     
      Mass_Memory_Size[0] = Mass_Block_Count[0] * Mass_Block_Size[0];
 800529e:	6829      	ldr	r1, [r5, #0]
 80052a0:	4b04      	ldr	r3, [pc, #16]	; (80052b4 <MAL_GetStatus+0xb8>)
 80052a2:	6818      	ldr	r0, [r3, #0]
 80052a4:	4348      	muls	r0, r1
 80052a6:	4a06      	ldr	r2, [pc, #24]	; (80052c0 <MAL_GetStatus+0xc4>)
 80052a8:	6010      	str	r0, [r2, #0]

      return MAL_OK;
 80052aa:	2000      	movs	r0, #0

    }
  }
  return MAL_FAIL;
}
 80052ac:	bd38      	pop	{r3, r4, r5, pc}
 80052ae:	bf00      	nop
 80052b0:	20001250 	.word	0x20001250
 80052b4:	200013e4 	.word	0x200013e4
 80052b8:	200013d4 	.word	0x200013d4
 80052bc:	2000002c 	.word	0x2000002c
 80052c0:	200013dc 	.word	0x200013dc

080052c4 <Read_Memory>:
/*! 
    @brief	Handle the Read operation from the microSD card.
*/
/**************************************************************************/
void Read_Memory(uint8_t lun, uint32_t Memory_Offset, uint32_t Transfer_Length)
{
 80052c4:	b570      	push	{r4, r5, r6, lr}
 80052c6:	4605      	mov	r5, r0
  static uint32_t Offset, Length;

  if (TransferState == TXFR_IDLE )
 80052c8:	4b32      	ldr	r3, [pc, #200]	; (8005394 <Read_Memory+0xd0>)
 80052ca:	7818      	ldrb	r0, [r3, #0]
 80052cc:	b950      	cbnz	r0, 80052e4 <Read_Memory+0x20>
  {
    Offset = Memory_Offset * Mass_Block_Size[lun];
 80052ce:	4c32      	ldr	r4, [pc, #200]	; (8005398 <Read_Memory+0xd4>)
 80052d0:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 80052d4:	4341      	muls	r1, r0
 80052d6:	4c31      	ldr	r4, [pc, #196]	; (800539c <Read_Memory+0xd8>)
 80052d8:	6021      	str	r1, [r4, #0]
    Length = Transfer_Length * Mass_Block_Size[lun];
 80052da:	4350      	muls	r0, r2
 80052dc:	4930      	ldr	r1, [pc, #192]	; (80053a0 <Read_Memory+0xdc>)
 80052de:	6008      	str	r0, [r1, #0]
    TransferState = TXFR_ONGOING;
 80052e0:	2201      	movs	r2, #1
 80052e2:	701a      	strb	r2, [r3, #0]
  }

  if (TransferState == TXFR_ONGOING )
 80052e4:	4b2b      	ldr	r3, [pc, #172]	; (8005394 <Read_Memory+0xd0>)
 80052e6:	7818      	ldrb	r0, [r3, #0]
 80052e8:	2801      	cmp	r0, #1
 80052ea:	d13e      	bne.n	800536a <Read_Memory+0xa6>
  {
    if (!Block_Read_count)
 80052ec:	4c2d      	ldr	r4, [pc, #180]	; (80053a4 <Read_Memory+0xe0>)
 80052ee:	6821      	ldr	r1, [r4, #0]
 80052f0:	b9a9      	cbnz	r1, 800531e <Read_Memory+0x5a>
    {
      MAL_Read(lun ,
               Offset ,
               Data_Buffer,
               Mass_Block_Size[lun]);
 80052f2:	4e29      	ldr	r6, [pc, #164]	; (8005398 <Read_Memory+0xd4>)

  if (TransferState == TXFR_ONGOING )
  {
    if (!Block_Read_count)
    {
      MAL_Read(lun ,
 80052f4:	4628      	mov	r0, r5
 80052f6:	4a29      	ldr	r2, [pc, #164]	; (800539c <Read_Memory+0xd8>)
 80052f8:	6811      	ldr	r1, [r2, #0]
 80052fa:	4a2b      	ldr	r2, [pc, #172]	; (80053a8 <Read_Memory+0xe4>)
 80052fc:	f836 3025 	ldrh.w	r3, [r6, r5, lsl #2]
 8005300:	f7ff ff6a 	bl	80051d8 <MAL_Read>
               Offset ,
               Data_Buffer,
               Mass_Block_Size[lun]);

      USB_SIL_Write(EP1_IN, (uint8_t *)Data_Buffer, BULK_MAX_PACKET_SIZE);
 8005304:	2081      	movs	r0, #129	; 0x81
 8005306:	4928      	ldr	r1, [pc, #160]	; (80053a8 <Read_Memory+0xe4>)
 8005308:	2240      	movs	r2, #64	; 0x40
 800530a:	f002 fb3b 	bl	8007984 <USB_SIL_Write>

      Block_Read_count = Mass_Block_Size[lun] - BULK_MAX_PACKET_SIZE;
 800530e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005312:	3b40      	subs	r3, #64	; 0x40
 8005314:	6023      	str	r3, [r4, #0]
      Block_offset = BULK_MAX_PACKET_SIZE;
 8005316:	2040      	movs	r0, #64	; 0x40
 8005318:	4924      	ldr	r1, [pc, #144]	; (80053ac <Read_Memory+0xe8>)
 800531a:	6008      	str	r0, [r1, #0]
 800531c:	e00d      	b.n	800533a <Read_Memory+0x76>
    }
    else
    {
      USB_SIL_Write(EP1_IN, (uint8_t *)Data_Buffer + Block_offset, BULK_MAX_PACKET_SIZE);
 800531e:	4d23      	ldr	r5, [pc, #140]	; (80053ac <Read_Memory+0xe8>)
 8005320:	682a      	ldr	r2, [r5, #0]
 8005322:	2081      	movs	r0, #129	; 0x81
 8005324:	4b20      	ldr	r3, [pc, #128]	; (80053a8 <Read_Memory+0xe4>)
 8005326:	1899      	adds	r1, r3, r2
 8005328:	2240      	movs	r2, #64	; 0x40
 800532a:	f002 fb2b 	bl	8007984 <USB_SIL_Write>

      Block_Read_count -= BULK_MAX_PACKET_SIZE;
 800532e:	6820      	ldr	r0, [r4, #0]
 8005330:	3840      	subs	r0, #64	; 0x40
 8005332:	6020      	str	r0, [r4, #0]
      Block_offset += BULK_MAX_PACKET_SIZE;
 8005334:	6829      	ldr	r1, [r5, #0]
 8005336:	3140      	adds	r1, #64	; 0x40
 8005338:	6029      	str	r1, [r5, #0]
    }

    SetEPTxCount(ENDP1, BULK_MAX_PACKET_SIZE);
 800533a:	2001      	movs	r0, #1
 800533c:	2140      	movs	r1, #64	; 0x40
 800533e:	f002 fa31 	bl	80077a4 <SetEPTxCount>
#ifndef USE_STM3210C_EVAL
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8005342:	2001      	movs	r0, #1
 8005344:	2130      	movs	r1, #48	; 0x30
 8005346:	f002 f943 	bl	80075d0 <SetEPTxStatus>
#endif    
    Offset += BULK_MAX_PACKET_SIZE;
 800534a:	4b14      	ldr	r3, [pc, #80]	; (800539c <Read_Memory+0xd8>)
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	3240      	adds	r2, #64	; 0x40
 8005350:	601a      	str	r2, [r3, #0]
    Length -= BULK_MAX_PACKET_SIZE;
 8005352:	4813      	ldr	r0, [pc, #76]	; (80053a0 <Read_Memory+0xdc>)
 8005354:	6801      	ldr	r1, [r0, #0]
 8005356:	3940      	subs	r1, #64	; 0x40
 8005358:	6001      	str	r1, [r0, #0]

    CSW.dDataResidue -= BULK_MAX_PACKET_SIZE;
 800535a:	4b15      	ldr	r3, [pc, #84]	; (80053b0 <Read_Memory+0xec>)
 800535c:	689a      	ldr	r2, [r3, #8]
 800535e:	3a40      	subs	r2, #64	; 0x40
 8005360:	609a      	str	r2, [r3, #8]
    Led_RW_ON();
 8005362:	4814      	ldr	r0, [pc, #80]	; (80053b4 <Read_Memory+0xf0>)
 8005364:	2101      	movs	r1, #1
 8005366:	f000 fe7d 	bl	8006064 <GPIO_SetBits>
  }
  if (Length == 0)
 800536a:	480d      	ldr	r0, [pc, #52]	; (80053a0 <Read_Memory+0xdc>)
 800536c:	6803      	ldr	r3, [r0, #0]
 800536e:	b983      	cbnz	r3, 8005392 <Read_Memory+0xce>
  {
    Block_Read_count = 0;
 8005370:	490c      	ldr	r1, [pc, #48]	; (80053a4 <Read_Memory+0xe0>)
 8005372:	600b      	str	r3, [r1, #0]
    Block_offset = 0;
 8005374:	4a0d      	ldr	r2, [pc, #52]	; (80053ac <Read_Memory+0xe8>)
 8005376:	6013      	str	r3, [r2, #0]
    Offset = 0;
 8005378:	4808      	ldr	r0, [pc, #32]	; (800539c <Read_Memory+0xd8>)
 800537a:	6003      	str	r3, [r0, #0]
    Bot_State = BOT_DATA_IN_LAST;
 800537c:	2103      	movs	r1, #3
 800537e:	4a0e      	ldr	r2, [pc, #56]	; (80053b8 <Read_Memory+0xf4>)
 8005380:	7011      	strb	r1, [r2, #0]
    TransferState = TXFR_IDLE;
 8005382:	4804      	ldr	r0, [pc, #16]	; (8005394 <Read_Memory+0xd0>)
 8005384:	7003      	strb	r3, [r0, #0]
    Led_RW_OFF();
 8005386:	480b      	ldr	r0, [pc, #44]	; (80053b4 <Read_Memory+0xf0>)
 8005388:	2101      	movs	r1, #1
  }
}
 800538a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Block_Read_count = 0;
    Block_offset = 0;
    Offset = 0;
    Bot_State = BOT_DATA_IN_LAST;
    TransferState = TXFR_IDLE;
    Led_RW_OFF();
 800538e:	f000 be6b 	b.w	8006068 <GPIO_ResetBits>
 8005392:	bd70      	pop	{r4, r5, r6, pc}
 8005394:	2000160c 	.word	0x2000160c
 8005398:	200013d4 	.word	0x200013d4
 800539c:	20001608 	.word	0x20001608
 80053a0:	20001604 	.word	0x20001604
 80053a4:	200013f0 	.word	0x200013f0
 80053a8:	20001400 	.word	0x20001400
 80053ac:	200013ec 	.word	0x200013ec
 80053b0:	20001688 	.word	0x20001688
 80053b4:	40011800 	.word	0x40011800
 80053b8:	2000163c 	.word	0x2000163c

080053bc <Write_Memory>:
/*! 
    @brief	Handle the Write operation to the microSD card..
*/
/**************************************************************************/
void Write_Memory (uint8_t lun, uint32_t Memory_Offset, uint32_t Transfer_Length)
{
 80053bc:	b570      	push	{r4, r5, r6, lr}

  static uint32_t W_Offset, W_Length;

  uint32_t temp =  Counter + 64;
 80053be:	4b33      	ldr	r3, [pc, #204]	; (800548c <Write_Memory+0xd0>)
 80053c0:	681d      	ldr	r5, [r3, #0]

  if (TransferState == TXFR_IDLE )
 80053c2:	4b33      	ldr	r3, [pc, #204]	; (8005490 <Write_Memory+0xd4>)
 80053c4:	781c      	ldrb	r4, [r3, #0]
 80053c6:	b954      	cbnz	r4, 80053de <Write_Memory+0x22>
  {
    W_Offset = Memory_Offset * Mass_Block_Size[lun];
 80053c8:	4c32      	ldr	r4, [pc, #200]	; (8005494 <Write_Memory+0xd8>)
 80053ca:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 80053ce:	4361      	muls	r1, r4
 80053d0:	4e31      	ldr	r6, [pc, #196]	; (8005498 <Write_Memory+0xdc>)
 80053d2:	6031      	str	r1, [r6, #0]
    W_Length = Transfer_Length * Mass_Block_Size[lun];
 80053d4:	4354      	muls	r4, r2
 80053d6:	4931      	ldr	r1, [pc, #196]	; (800549c <Write_Memory+0xe0>)
 80053d8:	600c      	str	r4, [r1, #0]
    TransferState = TXFR_ONGOING;
 80053da:	2201      	movs	r2, #1
 80053dc:	701a      	strb	r2, [r3, #0]
  }

  if (TransferState == TXFR_ONGOING )
 80053de:	4b2c      	ldr	r3, [pc, #176]	; (8005490 <Write_Memory+0xd4>)
 80053e0:	7819      	ldrb	r1, [r3, #0]
 80053e2:	2901      	cmp	r1, #1
 80053e4:	d13b      	bne.n	800545e <Write_Memory+0xa2>
  {

    for (Idx = 0 ; Counter < temp; Counter++)
 80053e6:	2300      	movs	r3, #0
 80053e8:	4c2d      	ldr	r4, [pc, #180]	; (80054a0 <Write_Memory+0xe4>)
 80053ea:	6023      	str	r3, [r4, #0]
 80053ec:	4a27      	ldr	r2, [pc, #156]	; (800548c <Write_Memory+0xd0>)
 80053ee:	6814      	ldr	r4, [r2, #0]
void Write_Memory (uint8_t lun, uint32_t Memory_Offset, uint32_t Transfer_Length)
{

  static uint32_t W_Offset, W_Length;

  uint32_t temp =  Counter + 64;
 80053f0:	f105 0140 	add.w	r1, r5, #64	; 0x40
  }

  if (TransferState == TXFR_ONGOING )
  {

    for (Idx = 0 ; Counter < temp; Counter++)
 80053f4:	428c      	cmp	r4, r1
 80053f6:	d209      	bcs.n	800540c <Write_Memory+0x50>
    {
      *((uint8_t *)Data_Buffer + Counter) = Bulk_Data_Buff[Idx++];
 80053f8:	6811      	ldr	r1, [r2, #0]
 80053fa:	4e2a      	ldr	r6, [pc, #168]	; (80054a4 <Write_Memory+0xe8>)
 80053fc:	5d9e      	ldrb	r6, [r3, r6]
 80053fe:	4c2a      	ldr	r4, [pc, #168]	; (80054a8 <Write_Memory+0xec>)
 8005400:	5466      	strb	r6, [r4, r1]
 8005402:	3301      	adds	r3, #1
  }

  if (TransferState == TXFR_ONGOING )
  {

    for (Idx = 0 ; Counter < temp; Counter++)
 8005404:	6811      	ldr	r1, [r2, #0]
 8005406:	1c4c      	adds	r4, r1, #1
 8005408:	6014      	str	r4, [r2, #0]
 800540a:	e7ef      	b.n	80053ec <Write_Memory+0x30>
 800540c:	4d24      	ldr	r5, [pc, #144]	; (80054a0 <Write_Memory+0xe4>)
 800540e:	602b      	str	r3, [r5, #0]
    {
      *((uint8_t *)Data_Buffer + Counter) = Bulk_Data_Buff[Idx++];
    }

    W_Offset += Data_Len;
 8005410:	4b26      	ldr	r3, [pc, #152]	; (80054ac <Write_Memory+0xf0>)
 8005412:	881c      	ldrh	r4, [r3, #0]
 8005414:	4d20      	ldr	r5, [pc, #128]	; (8005498 <Write_Memory+0xdc>)
 8005416:	6829      	ldr	r1, [r5, #0]
 8005418:	1861      	adds	r1, r4, r1
 800541a:	6029      	str	r1, [r5, #0]
    W_Length -= Data_Len;
 800541c:	4b1f      	ldr	r3, [pc, #124]	; (800549c <Write_Memory+0xe0>)
 800541e:	681d      	ldr	r5, [r3, #0]
 8005420:	1b2c      	subs	r4, r5, r4
 8005422:	601c      	str	r4, [r3, #0]

    if (!(W_Length % Mass_Block_Size[lun]))
 8005424:	4b1b      	ldr	r3, [pc, #108]	; (8005494 <Write_Memory+0xd8>)
 8005426:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800542a:	fbb4 f5f3 	udiv	r5, r4, r3
 800542e:	fb03 4415 	mls	r4, r3, r5, r4
 8005432:	b92c      	cbnz	r4, 8005440 <Write_Memory+0x84>
    {
      Counter = 0;
 8005434:	6014      	str	r4, [r2, #0]
      MAL_Write(lun ,
 8005436:	1ac9      	subs	r1, r1, r3
 8005438:	4a1b      	ldr	r2, [pc, #108]	; (80054a8 <Write_Memory+0xec>)
 800543a:	b29b      	uxth	r3, r3
 800543c:	f7ff feba 	bl	80051b4 <MAL_Write>
                W_Offset - Mass_Block_Size[lun],
                Data_Buffer,
                Mass_Block_Size[lun]);
    }

    CSW.dDataResidue -= Data_Len;
 8005440:	481b      	ldr	r0, [pc, #108]	; (80054b0 <Write_Memory+0xf4>)
 8005442:	4a1a      	ldr	r2, [pc, #104]	; (80054ac <Write_Memory+0xf0>)
 8005444:	8811      	ldrh	r1, [r2, #0]
 8005446:	6883      	ldr	r3, [r0, #8]
 8005448:	1a5a      	subs	r2, r3, r1
 800544a:	6082      	str	r2, [r0, #8]
  #ifndef STM32F10X_CL
    SetEPRxStatus(ENDP2, EP_RX_VALID); /* enable the next transaction*/   
 800544c:	2002      	movs	r0, #2
 800544e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005452:	f002 f8da 	bl	800760a <SetEPRxStatus>
  #endif /* STM32F10X_CL */

    Led_RW_ON();
 8005456:	4817      	ldr	r0, [pc, #92]	; (80054b4 <Write_Memory+0xf8>)
 8005458:	2101      	movs	r1, #1
 800545a:	f000 fe03 	bl	8006064 <GPIO_SetBits>
  }

  if ((W_Length == 0) || (Bot_State == BOT_CSW_Send))
 800545e:	480f      	ldr	r0, [pc, #60]	; (800549c <Write_Memory+0xe0>)
 8005460:	6801      	ldr	r1, [r0, #0]
 8005462:	b119      	cbz	r1, 800546c <Write_Memory+0xb0>
 8005464:	4b14      	ldr	r3, [pc, #80]	; (80054b8 <Write_Memory+0xfc>)
 8005466:	781a      	ldrb	r2, [r3, #0]
 8005468:	2a04      	cmp	r2, #4
 800546a:	d10e      	bne.n	800548a <Write_Memory+0xce>
  {
    Counter = 0;
 800546c:	2400      	movs	r4, #0
 800546e:	4807      	ldr	r0, [pc, #28]	; (800548c <Write_Memory+0xd0>)
 8005470:	6004      	str	r4, [r0, #0]
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8005472:	4620      	mov	r0, r4
 8005474:	2101      	movs	r1, #1
 8005476:	f000 f9f9 	bl	800586c <Set_CSW>
    TransferState = TXFR_IDLE;
 800547a:	4905      	ldr	r1, [pc, #20]	; (8005490 <Write_Memory+0xd4>)
 800547c:	700c      	strb	r4, [r1, #0]
    Led_RW_OFF();
 800547e:	480d      	ldr	r0, [pc, #52]	; (80054b4 <Write_Memory+0xf8>)
 8005480:	2101      	movs	r1, #1
  }
}
 8005482:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if ((W_Length == 0) || (Bot_State == BOT_CSW_Send))
  {
    Counter = 0;
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
    TransferState = TXFR_IDLE;
    Led_RW_OFF();
 8005486:	f000 bdef 	b.w	8006068 <GPIO_ResetBits>
 800548a:	bd70      	pop	{r4, r5, r6, pc}
 800548c:	200013f4 	.word	0x200013f4
 8005490:	2000160c 	.word	0x2000160c
 8005494:	200013d4 	.word	0x200013d4
 8005498:	200013fc 	.word	0x200013fc
 800549c:	200013f8 	.word	0x200013f8
 80054a0:	20001600 	.word	0x20001600
 80054a4:	20001644 	.word	0x20001644
 80054a8:	20001400 	.word	0x20001400
 80054ac:	2000161a 	.word	0x2000161a
 80054b0:	20001688 	.word	0x20001688
 80054b4:	40011800 	.word	0x40011800
 80054b8:	2000163c 	.word	0x2000163c

080054bc <SCSI_Inquiry_Cmd>:
void SCSI_Inquiry_Cmd(uint8_t lun)
{
  uint8_t* Inquiry_Data;
  uint16_t Inquiry_Data_Length;

  if (CBW.CB[1] & 0x01)/*Evpd is set*/
 80054bc:	4b06      	ldr	r3, [pc, #24]	; (80054d8 <SCSI_Inquiry_Cmd+0x1c>)
 80054be:	7c1a      	ldrb	r2, [r3, #16]
 80054c0:	07d2      	lsls	r2, r2, #31
 80054c2:	d405      	bmi.n	80054d0 <SCSI_Inquiry_Cmd+0x14>
    else
    {	/* Invalid state! Nemuisan said */
      Inquiry_Data = Standard_Inquiry_Data;
    }

    if (CBW.CB[4] <= STANDARD_INQUIRY_DATA_LEN)
 80054c4:	7cd9      	ldrb	r1, [r3, #19]
      Inquiry_Data_Length = CBW.CB[4];
 80054c6:	2924      	cmp	r1, #36	; 0x24
 80054c8:	bf28      	it	cs
 80054ca:	2124      	movcs	r1, #36	; 0x24
 80054cc:	4803      	ldr	r0, [pc, #12]	; (80054dc <SCSI_Inquiry_Cmd+0x20>)
 80054ce:	e001      	b.n	80054d4 <SCSI_Inquiry_Cmd+0x18>
  uint16_t Inquiry_Data_Length;

  if (CBW.CB[1] & 0x01)/*Evpd is set*/
  {
    Inquiry_Data = Page00_Inquiry_Data;
    Inquiry_Data_Length = 5;
 80054d0:	2105      	movs	r1, #5
  uint8_t* Inquiry_Data;
  uint16_t Inquiry_Data_Length;

  if (CBW.CB[1] & 0x01)/*Evpd is set*/
  {
    Inquiry_Data = Page00_Inquiry_Data;
 80054d2:	4803      	ldr	r0, [pc, #12]	; (80054e0 <SCSI_Inquiry_Cmd+0x24>)
      Inquiry_Data_Length = CBW.CB[4];
    else
      Inquiry_Data_Length = STANDARD_INQUIRY_DATA_LEN;

  }
  Transfer_Data_Request(Inquiry_Data, Inquiry_Data_Length);
 80054d4:	f000 b9b0 	b.w	8005838 <Transfer_Data_Request>
 80054d8:	2000161c 	.word	0x2000161c
 80054dc:	2000013a 	.word	0x2000013a
 80054e0:	20001615 	.word	0x20001615

080054e4 <SCSI_ReadFormatCapacity_Cmd>:
/*! 
    @brief  SCSI ReadFormatCapacity Command routine.
*/
/**************************************************************************/
void SCSI_ReadFormatCapacity_Cmd(uint8_t lun)
{
 80054e4:	b510      	push	{r4, lr}
 80054e6:	4604      	mov	r4, r0

  if (MAL_GetStatus(lun) != 0 )
 80054e8:	f7ff fe88 	bl	80051fc <MAL_GetStatus>
 80054ec:	b168      	cbz	r0, 800550a <SCSI_ReadFormatCapacity_Cmd+0x26>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 80054ee:	4813      	ldr	r0, [pc, #76]	; (800553c <SCSI_ReadFormatCapacity_Cmd+0x58>)
 80054f0:	2302      	movs	r3, #2
 80054f2:	7083      	strb	r3, [r0, #2]
  Scsi_Sense_Data[12] = Asc;
 80054f4:	223a      	movs	r2, #58	; 0x3a
 80054f6:	7302      	strb	r2, [r0, #12]
{

  if (MAL_GetStatus(lun) != 0 )
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 80054f8:	2001      	movs	r0, #1
 80054fa:	4601      	mov	r1, r0
 80054fc:	f000 f9b6 	bl	800586c <Set_CSW>
    Bot_Abort(DIR_IN);
 8005500:	2000      	movs	r0, #0

  ReadFormatCapacity_Data[9] = (uint8_t)(Mass_Block_Size[lun] >>  16);
  ReadFormatCapacity_Data[10] = (uint8_t)(Mass_Block_Size[lun] >>  8);
  ReadFormatCapacity_Data[11] = (uint8_t)(Mass_Block_Size[lun]);
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
}
 8005502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  if (MAL_GetStatus(lun) != 0 )
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
 8005506:	f000 bae5 	b.w	8005ad4 <Bot_Abort>
    return;
  }
  ReadFormatCapacity_Data[4] = (uint8_t)(Mass_Block_Count[lun] >> 24);
 800550a:	4b0d      	ldr	r3, [pc, #52]	; (8005540 <SCSI_ReadFormatCapacity_Cmd+0x5c>)
 800550c:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8005510:	480c      	ldr	r0, [pc, #48]	; (8005544 <SCSI_ReadFormatCapacity_Cmd+0x60>)
 8005512:	0e0a      	lsrs	r2, r1, #24
 8005514:	7102      	strb	r2, [r0, #4]
  ReadFormatCapacity_Data[5] = (uint8_t)(Mass_Block_Count[lun] >> 16);
 8005516:	0c0b      	lsrs	r3, r1, #16
 8005518:	7143      	strb	r3, [r0, #5]
  ReadFormatCapacity_Data[6] = (uint8_t)(Mass_Block_Count[lun] >>  8);
 800551a:	0a0a      	lsrs	r2, r1, #8
 800551c:	7182      	strb	r2, [r0, #6]
  ReadFormatCapacity_Data[7] = (uint8_t)(Mass_Block_Count[lun]);
 800551e:	71c1      	strb	r1, [r0, #7]

  ReadFormatCapacity_Data[9] = (uint8_t)(Mass_Block_Size[lun] >>  16);
 8005520:	4909      	ldr	r1, [pc, #36]	; (8005548 <SCSI_ReadFormatCapacity_Cmd+0x64>)
 8005522:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
 8005526:	0c1a      	lsrs	r2, r3, #16
 8005528:	7242      	strb	r2, [r0, #9]
  ReadFormatCapacity_Data[10] = (uint8_t)(Mass_Block_Size[lun] >>  8);
 800552a:	0a19      	lsrs	r1, r3, #8
 800552c:	7281      	strb	r1, [r0, #10]
  ReadFormatCapacity_Data[11] = (uint8_t)(Mass_Block_Size[lun]);
 800552e:	72c3      	strb	r3, [r0, #11]
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
 8005530:	210c      	movs	r1, #12
}
 8005532:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ReadFormatCapacity_Data[7] = (uint8_t)(Mass_Block_Count[lun]);

  ReadFormatCapacity_Data[9] = (uint8_t)(Mass_Block_Size[lun] >>  16);
  ReadFormatCapacity_Data[10] = (uint8_t)(Mass_Block_Size[lun] >>  8);
  ReadFormatCapacity_Data[11] = (uint8_t)(Mass_Block_Size[lun]);
  Transfer_Data_Request(ReadFormatCapacity_Data, READ_FORMAT_CAPACITY_DATA_LEN);
 8005536:	f000 b97f 	b.w	8005838 <Transfer_Data_Request>
 800553a:	bf00      	nop
 800553c:	20000118 	.word	0x20000118
 8005540:	200013e4 	.word	0x200013e4
 8005544:	2000012e 	.word	0x2000012e
 8005548:	200013d4 	.word	0x200013d4

0800554c <SCSI_ReadCapacity10_Cmd>:
/*! 
    @brief  SCSI ReadCapacity10 Command routine.
*/
/**************************************************************************/
void SCSI_ReadCapacity10_Cmd(uint8_t lun)
{
 800554c:	b510      	push	{r4, lr}
 800554e:	4604      	mov	r4, r0

  if (MAL_GetStatus(lun))
 8005550:	f7ff fe54 	bl	80051fc <MAL_GetStatus>
 8005554:	b168      	cbz	r0, 8005572 <SCSI_ReadCapacity10_Cmd+0x26>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 8005556:	4814      	ldr	r0, [pc, #80]	; (80055a8 <SCSI_ReadCapacity10_Cmd+0x5c>)
 8005558:	2302      	movs	r3, #2
 800555a:	7083      	strb	r3, [r0, #2]
  Scsi_Sense_Data[12] = Asc;
 800555c:	213a      	movs	r1, #58	; 0x3a
 800555e:	7301      	strb	r1, [r0, #12]
{

  if (MAL_GetStatus(lun))
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 8005560:	2001      	movs	r0, #1
 8005562:	4601      	mov	r1, r0
 8005564:	f000 f982 	bl	800586c <Set_CSW>
    Bot_Abort(DIR_IN);
 8005568:	2000      	movs	r0, #0
  ReadCapacity10_Data[4] = (uint8_t)(Mass_Block_Size[lun] >>  24);
  ReadCapacity10_Data[5] = (uint8_t)(Mass_Block_Size[lun] >>  16);
  ReadCapacity10_Data[6] = (uint8_t)(Mass_Block_Size[lun] >>  8);
  ReadCapacity10_Data[7] = (uint8_t)(Mass_Block_Size[lun]);
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
}
 800556a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  if (MAL_GetStatus(lun))
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
 800556e:	f000 bab1 	b.w	8005ad4 <Bot_Abort>
    return;
  }

  ReadCapacity10_Data[0] = (uint8_t)((Mass_Block_Count[lun] - 1) >> 24);
 8005572:	4b0e      	ldr	r3, [pc, #56]	; (80055ac <SCSI_ReadCapacity10_Cmd+0x60>)
 8005574:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8005578:	1e41      	subs	r1, r0, #1
 800557a:	480d      	ldr	r0, [pc, #52]	; (80055b0 <SCSI_ReadCapacity10_Cmd+0x64>)
 800557c:	0e0a      	lsrs	r2, r1, #24
 800557e:	7002      	strb	r2, [r0, #0]
  ReadCapacity10_Data[1] = (uint8_t)((Mass_Block_Count[lun] - 1) >> 16);
 8005580:	0c0b      	lsrs	r3, r1, #16
 8005582:	7043      	strb	r3, [r0, #1]
  ReadCapacity10_Data[2] = (uint8_t)((Mass_Block_Count[lun] - 1) >>  8);
 8005584:	0a0a      	lsrs	r2, r1, #8
 8005586:	7082      	strb	r2, [r0, #2]
  ReadCapacity10_Data[3] = (uint8_t)(Mass_Block_Count[lun] - 1);
 8005588:	70c1      	strb	r1, [r0, #3]

  ReadCapacity10_Data[4] = (uint8_t)(Mass_Block_Size[lun] >>  24);
 800558a:	490a      	ldr	r1, [pc, #40]	; (80055b4 <SCSI_ReadCapacity10_Cmd+0x68>)
 800558c:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
 8005590:	0e1a      	lsrs	r2, r3, #24
 8005592:	7102      	strb	r2, [r0, #4]
  ReadCapacity10_Data[5] = (uint8_t)(Mass_Block_Size[lun] >>  16);
 8005594:	0c19      	lsrs	r1, r3, #16
 8005596:	7141      	strb	r1, [r0, #5]
  ReadCapacity10_Data[6] = (uint8_t)(Mass_Block_Size[lun] >>  8);
 8005598:	0a1a      	lsrs	r2, r3, #8
 800559a:	7182      	strb	r2, [r0, #6]
  ReadCapacity10_Data[7] = (uint8_t)(Mass_Block_Size[lun]);
 800559c:	71c3      	strb	r3, [r0, #7]
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
 800559e:	2108      	movs	r1, #8
}
 80055a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  ReadCapacity10_Data[4] = (uint8_t)(Mass_Block_Size[lun] >>  24);
  ReadCapacity10_Data[5] = (uint8_t)(Mass_Block_Size[lun] >>  16);
  ReadCapacity10_Data[6] = (uint8_t)(Mass_Block_Size[lun] >>  8);
  ReadCapacity10_Data[7] = (uint8_t)(Mass_Block_Size[lun]);
  Transfer_Data_Request(ReadCapacity10_Data, READ_CAPACITY10_DATA_LEN);
 80055a4:	f000 b948 	b.w	8005838 <Transfer_Data_Request>
 80055a8:	20000118 	.word	0x20000118
 80055ac:	200013e4 	.word	0x200013e4
 80055b0:	2000160d 	.word	0x2000160d
 80055b4:	200013d4 	.word	0x200013d4

080055b8 <SCSI_ModeSense6_Cmd>:
    @brief  SCSI ModeSense6 Command routine.
*/
/**************************************************************************/
void SCSI_ModeSense6_Cmd (uint8_t lun)
{
  Transfer_Data_Request(Mode_Sense6_data, MODE_SENSE6_DATA_LEN);
 80055b8:	4801      	ldr	r0, [pc, #4]	; (80055c0 <SCSI_ModeSense6_Cmd+0x8>)
 80055ba:	2104      	movs	r1, #4
 80055bc:	f000 b93c 	b.w	8005838 <Transfer_Data_Request>
 80055c0:	2000012a 	.word	0x2000012a

080055c4 <SCSI_ModeSense10_Cmd>:
    @brief  SCSI ModeSense10 Command routine.
*/
/**************************************************************************/
void SCSI_ModeSense10_Cmd (uint8_t lun)
{
  Transfer_Data_Request(Mode_Sense10_data, MODE_SENSE10_DATA_LEN);
 80055c4:	4801      	ldr	r0, [pc, #4]	; (80055cc <SCSI_ModeSense10_Cmd+0x8>)
 80055c6:	2108      	movs	r1, #8
 80055c8:	f000 b936 	b.w	8005838 <Transfer_Data_Request>
 80055cc:	20000110 	.word	0x20000110

080055d0 <SCSI_RequestSense_Cmd>:
/**************************************************************************/
void SCSI_RequestSense_Cmd (uint8_t lun)
{
  uint8_t Request_Sense_data_Length;

  if (CBW.CB[4] <= REQUEST_SENSE_DATA_LEN)
 80055d0:	4b03      	ldr	r3, [pc, #12]	; (80055e0 <SCSI_RequestSense_Cmd+0x10>)
 80055d2:	7cd9      	ldrb	r1, [r3, #19]
  }
  else
  {
    Request_Sense_data_Length = REQUEST_SENSE_DATA_LEN;
  }
  Transfer_Data_Request(Scsi_Sense_Data, Request_Sense_data_Length);
 80055d4:	4803      	ldr	r0, [pc, #12]	; (80055e4 <SCSI_RequestSense_Cmd+0x14>)
 80055d6:	2912      	cmp	r1, #18
 80055d8:	bf28      	it	cs
 80055da:	2112      	movcs	r1, #18
 80055dc:	f000 b92c 	b.w	8005838 <Transfer_Data_Request>
 80055e0:	2000161c 	.word	0x2000161c
 80055e4:	20000118 	.word	0x20000118

080055e8 <Set_Scsi_Sense_Data>:
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 80055e8:	4b01      	ldr	r3, [pc, #4]	; (80055f0 <Set_Scsi_Sense_Data+0x8>)
 80055ea:	7099      	strb	r1, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 80055ec:	731a      	strb	r2, [r3, #12]
 80055ee:	4770      	bx	lr
 80055f0:	20000118 	.word	0x20000118

080055f4 <SCSI_Start_Stop_Unit_Cmd>:
    @brief  SCSI Start_Stop_Unit Command routine.
*/
/**************************************************************************/
void SCSI_Start_Stop_Unit_Cmd(uint8_t lun)
{
  Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 80055f4:	2000      	movs	r0, #0
 80055f6:	2101      	movs	r1, #1
 80055f8:	f000 b938 	b.w	800586c <Set_CSW>

080055fc <SCSI_Verify10_Cmd>:
/*! 
    @brief  SCSI Verify10 Command routine.
*/
/**************************************************************************/
void SCSI_Verify10_Cmd(uint8_t lun)
{
 80055fc:	b508      	push	{r3, lr}
  if ((CBW.dDataLength == 0) && !(CBW.CB[1] & BLKVFY))/* BLKVFY not set*/
 80055fe:	4b0c      	ldr	r3, [pc, #48]	; (8005630 <SCSI_Verify10_Cmd+0x34>)
 8005600:	689a      	ldr	r2, [r3, #8]
 8005602:	b932      	cbnz	r2, 8005612 <SCSI_Verify10_Cmd+0x16>
 8005604:	7c18      	ldrb	r0, [r3, #16]
 8005606:	f000 0104 	and.w	r1, r0, #4
 800560a:	b2c8      	uxtb	r0, r1
 800560c:	b908      	cbnz	r0, 8005612 <SCSI_Verify10_Cmd+0x16>
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 800560e:	2101      	movs	r1, #1
 8005610:	e009      	b.n	8005626 <SCSI_Verify10_Cmd+0x2a>
  }
  else
  {
    Bot_Abort(BOTH_DIR);
 8005612:	2002      	movs	r0, #2
 8005614:	f000 fa5e 	bl	8005ad4 <Bot_Abort>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 8005618:	4b06      	ldr	r3, [pc, #24]	; (8005634 <SCSI_Verify10_Cmd+0x38>)
 800561a:	2205      	movs	r2, #5
 800561c:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 800561e:	2024      	movs	r0, #36	; 0x24
 8005620:	7318      	strb	r0, [r3, #12]
  }
  else
  {
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8005622:	2001      	movs	r0, #1
 8005624:	2100      	movs	r1, #0
  }
}
 8005626:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }
  else
  {
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 800562a:	f000 b91f 	b.w	800586c <Set_CSW>
 800562e:	bf00      	nop
 8005630:	2000161c 	.word	0x2000161c
 8005634:	20000118 	.word	0x20000118

08005638 <SCSI_TestUnitReady_Cmd>:
/*! 
    @brief  Valid Commands routine.
*/
/**************************************************************************/
void SCSI_TestUnitReady_Cmd(uint8_t lun)
{
 8005638:	b508      	push	{r3, lr}
  if (MAL_GetStatus(lun))
 800563a:	f7ff fddf 	bl	80051fc <MAL_GetStatus>
 800563e:	b168      	cbz	r0, 800565c <SCSI_TestUnitReady_Cmd+0x24>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 8005640:	4b09      	ldr	r3, [pc, #36]	; (8005668 <SCSI_TestUnitReady_Cmd+0x30>)
 8005642:	2202      	movs	r2, #2
 8005644:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 8005646:	203a      	movs	r0, #58	; 0x3a
 8005648:	7318      	strb	r0, [r3, #12]
void SCSI_TestUnitReady_Cmd(uint8_t lun)
{
  if (MAL_GetStatus(lun))
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 800564a:	2001      	movs	r0, #1
 800564c:	4601      	mov	r1, r0
 800564e:	f000 f90d 	bl	800586c <Set_CSW>
    Bot_Abort(DIR_IN);
 8005652:	2000      	movs	r0, #0
  }
  else
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
  }
}
 8005654:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  if (MAL_GetStatus(lun))
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
 8005658:	f000 ba3c 	b.w	8005ad4 <Bot_Abort>
    return;
  }
  else
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 800565c:	2101      	movs	r1, #1
  }
}
 800565e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Bot_Abort(DIR_IN);
    return;
  }
  else
  {
    Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 8005662:	f000 b903 	b.w	800586c <Set_CSW>
 8005666:	bf00      	nop
 8005668:	20000118 	.word	0x20000118

0800566c <SCSI_Format_Cmd>:
/*! 
    @brief  Format Commands routine.
*/
/**************************************************************************/
void SCSI_Format_Cmd(uint8_t lun)
{
 800566c:	b508      	push	{r3, lr}
  if (MAL_GetStatus(lun))
 800566e:	f7ff fdc5 	bl	80051fc <MAL_GetStatus>
 8005672:	b168      	cbz	r0, 8005690 <SCSI_Format_Cmd+0x24>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 8005674:	4b07      	ldr	r3, [pc, #28]	; (8005694 <SCSI_Format_Cmd+0x28>)
 8005676:	2202      	movs	r2, #2
 8005678:	709a      	strb	r2, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 800567a:	203a      	movs	r0, #58	; 0x3a
 800567c:	7318      	strb	r0, [r3, #12]
void SCSI_Format_Cmd(uint8_t lun)
{
  if (MAL_GetStatus(lun))
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 800567e:	2001      	movs	r0, #1
 8005680:	4601      	mov	r1, r0
 8005682:	f000 f8f3 	bl	800586c <Set_CSW>
    Bot_Abort(DIR_IN);
 8005686:	2000      	movs	r0, #0
    return;
  }

}
 8005688:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  if (MAL_GetStatus(lun))
  {
    Set_Scsi_Sense_Data(CBW.bLUN, NOT_READY, MEDIUM_NOT_PRESENT);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
    Bot_Abort(DIR_IN);
 800568c:	f000 ba22 	b.w	8005ad4 <Bot_Abort>
 8005690:	bd08      	pop	{r3, pc}
 8005692:	bf00      	nop
 8005694:	20000118 	.word	0x20000118

08005698 <SCSI_Invalid_Cmd>:
/*! 
    @brief  Invalid Commands routine.
*/
/**************************************************************************/
void SCSI_Invalid_Cmd(uint8_t lun)
{
 8005698:	b508      	push	{r3, lr}
  if (CBW.dDataLength == 0)
 800569a:	4b0b      	ldr	r3, [pc, #44]	; (80056c8 <SCSI_Invalid_Cmd+0x30>)
 800569c:	689a      	ldr	r2, [r3, #8]
 800569e:	b90a      	cbnz	r2, 80056a4 <SCSI_Invalid_Cmd+0xc>
  {
    Bot_Abort(DIR_IN);
 80056a0:	2000      	movs	r0, #0
 80056a2:	e004      	b.n	80056ae <SCSI_Invalid_Cmd+0x16>
  }
  else
  {
    if ((CBW.bmFlags & 0x80) != 0)
 80056a4:	f993 000c 	ldrsb.w	r0, [r3, #12]
 80056a8:	2800      	cmp	r0, #0
 80056aa:	dbf9      	blt.n	80056a0 <SCSI_Invalid_Cmd+0x8>
    {
      Bot_Abort(DIR_IN);
    }
    else
    {
      Bot_Abort(BOTH_DIR);
 80056ac:	2002      	movs	r0, #2
 80056ae:	f000 fa11 	bl	8005ad4 <Bot_Abort>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 80056b2:	4906      	ldr	r1, [pc, #24]	; (80056cc <SCSI_Invalid_Cmd+0x34>)
 80056b4:	2305      	movs	r3, #5
 80056b6:	708b      	strb	r3, [r1, #2]
  Scsi_Sense_Data[12] = Asc;
 80056b8:	2220      	movs	r2, #32
 80056ba:	730a      	strb	r2, [r1, #12]
    {
      Bot_Abort(BOTH_DIR);
    }
  }
  Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
  Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 80056bc:	2001      	movs	r0, #1
 80056be:	2100      	movs	r1, #0
}
 80056c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
      Bot_Abort(BOTH_DIR);
    }
  }
  Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
  Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 80056c4:	f000 b8d2 	b.w	800586c <Set_CSW>
 80056c8:	2000161c 	.word	0x2000161c
 80056cc:	20000118 	.word	0x20000118

080056d0 <SCSI_Address_Management>:
/*! 
    @brief  Test the received address.
*/
/**************************************************************************/
bool SCSI_Address_Management(uint8_t lun , uint8_t Cmd , uint32_t LBA , uint32_t BlockNbr)
{
 80056d0:	b510      	push	{r4, lr}

  if ((LBA + BlockNbr) > Mass_Block_Count[lun] )
 80056d2:	189a      	adds	r2, r3, r2
 80056d4:	4c16      	ldr	r4, [pc, #88]	; (8005730 <SCSI_Address_Management+0x60>)
 80056d6:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 80056da:	42a2      	cmp	r2, r4
 80056dc:	d90c      	bls.n	80056f8 <SCSI_Address_Management+0x28>
  {
    if (Cmd == SCSI_WRITE10)
 80056de:	292a      	cmp	r1, #42	; 0x2a
 80056e0:	d102      	bne.n	80056e8 <SCSI_Address_Management+0x18>
    {
      Bot_Abort(BOTH_DIR);
 80056e2:	2002      	movs	r0, #2
 80056e4:	f000 f9f6 	bl	8005ad4 <Bot_Abort>
    }
    Bot_Abort(DIR_IN);
 80056e8:	2000      	movs	r0, #0
 80056ea:	f000 f9f3 	bl	8005ad4 <Bot_Abort>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 80056ee:	4b11      	ldr	r3, [pc, #68]	; (8005734 <SCSI_Address_Management+0x64>)
 80056f0:	2005      	movs	r0, #5
 80056f2:	7098      	strb	r0, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 80056f4:	2221      	movs	r2, #33	; 0x21
 80056f6:	e012      	b.n	800571e <SCSI_Address_Management+0x4e>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
    return (FALSE);
  }


  if (CBW.dDataLength != BlockNbr * Mass_Block_Size[lun])
 80056f8:	4a0f      	ldr	r2, [pc, #60]	; (8005738 <SCSI_Address_Management+0x68>)
 80056fa:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80056fe:	4343      	muls	r3, r0
 8005700:	4a0e      	ldr	r2, [pc, #56]	; (800573c <SCSI_Address_Management+0x6c>)
 8005702:	6890      	ldr	r0, [r2, #8]
 8005704:	4298      	cmp	r0, r3
 8005706:	d011      	beq.n	800572c <SCSI_Address_Management+0x5c>
  {
    if (Cmd == SCSI_WRITE10)
 8005708:	292a      	cmp	r1, #42	; 0x2a
 800570a:	d101      	bne.n	8005710 <SCSI_Address_Management+0x40>
    {
      Bot_Abort(BOTH_DIR);
 800570c:	2002      	movs	r0, #2
 800570e:	e000      	b.n	8005712 <SCSI_Address_Management+0x42>
    }
    else
    {
      Bot_Abort(DIR_IN);
 8005710:	2000      	movs	r0, #0
 8005712:	f000 f9df 	bl	8005ad4 <Bot_Abort>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 8005716:	4b07      	ldr	r3, [pc, #28]	; (8005734 <SCSI_Address_Management+0x64>)
 8005718:	2105      	movs	r1, #5
 800571a:	7099      	strb	r1, [r3, #2]
  Scsi_Sense_Data[12] = Asc;
 800571c:	2224      	movs	r2, #36	; 0x24
 800571e:	731a      	strb	r2, [r3, #12]
    else
    {
      Bot_Abort(DIR_IN);
    }
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8005720:	2001      	movs	r0, #1
 8005722:	2100      	movs	r1, #0
 8005724:	f000 f8a2 	bl	800586c <Set_CSW>
 8005728:	2000      	movs	r0, #0
 800572a:	bd10      	pop	{r4, pc}
    return (FALSE);
  }
  return (TRUE);
 800572c:	2001      	movs	r0, #1
}
 800572e:	bd10      	pop	{r4, pc}
 8005730:	200013e4 	.word	0x200013e4
 8005734:	20000118 	.word	0x20000118
 8005738:	200013d4 	.word	0x200013d4
 800573c:	2000161c 	.word	0x2000161c

08005740 <SCSI_Write10_Cmd>:
/*! 
    @brief  SCSI Write10 Command routine.
*/
/**************************************************************************/
void SCSI_Write10_Cmd(uint8_t lun , uint32_t LBA , uint32_t BlockNbr)
{
 8005740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005742:	460f      	mov	r7, r1
 8005744:	4613      	mov	r3, r2

  if (Bot_State == BOT_IDLE)
 8005746:	4d17      	ldr	r5, [pc, #92]	; (80057a4 <SCSI_Write10_Cmd+0x64>)
 8005748:	782c      	ldrb	r4, [r5, #0]
 800574a:	2c00      	cmp	r4, #0
 800574c:	d122      	bne.n	8005794 <SCSI_Write10_Cmd+0x54>
  {
    if (!(SCSI_Address_Management(CBW.bLUN, SCSI_WRITE10 , LBA, BlockNbr)))/*address out of range*/
 800574e:	4e16      	ldr	r6, [pc, #88]	; (80057a8 <SCSI_Write10_Cmd+0x68>)
 8005750:	7b70      	ldrb	r0, [r6, #13]
 8005752:	212a      	movs	r1, #42	; 0x2a
 8005754:	463a      	mov	r2, r7
 8005756:	f7ff ffbb 	bl	80056d0 <SCSI_Address_Management>
 800575a:	2800      	cmp	r0, #0
 800575c:	d020      	beq.n	80057a0 <SCSI_Write10_Cmd+0x60>
    {
      return;
    }

    if ((CBW.bmFlags & 0x80) == 0)
 800575e:	f996 300c 	ldrsb.w	r3, [r6, #12]
 8005762:	2b00      	cmp	r3, #0
 8005764:	db08      	blt.n	8005778 <SCSI_Write10_Cmd+0x38>
    {
      Bot_State = BOT_DATA_OUT;
 8005766:	2301      	movs	r3, #1
 8005768:	702b      	strb	r3, [r5, #0]
    #ifndef STM32F10X_CL
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 800576a:	2002      	movs	r0, #2
 800576c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
  }
  else if (Bot_State == BOT_DATA_OUT)
  {
    Write_Memory(lun , LBA , BlockNbr);
  }
}
 8005770:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    if ((CBW.bmFlags & 0x80) == 0)
    {
      Bot_State = BOT_DATA_OUT;
    #ifndef STM32F10X_CL
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 8005774:	f001 bf49 	b.w	800760a <SetEPRxStatus>
    #endif /* STM32F10X_CL */
    }
    else
    {
      Bot_Abort(DIR_IN);
 8005778:	4620      	mov	r0, r4
 800577a:	f000 f9ab 	bl	8005ad4 <Bot_Abort>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 800577e:	480b      	ldr	r0, [pc, #44]	; (80057ac <SCSI_Write10_Cmd+0x6c>)
 8005780:	2205      	movs	r2, #5
 8005782:	7082      	strb	r2, [r0, #2]
  Scsi_Sense_Data[12] = Asc;
 8005784:	2124      	movs	r1, #36	; 0x24
 8005786:	7301      	strb	r1, [r0, #12]
    }
    else
    {
      Bot_Abort(DIR_IN);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8005788:	2001      	movs	r0, #1
 800578a:	4621      	mov	r1, r4
  }
  else if (Bot_State == BOT_DATA_OUT)
  {
    Write_Memory(lun , LBA , BlockNbr);
  }
}
 800578c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    }
    else
    {
      Bot_Abort(DIR_IN);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8005790:	f000 b86c 	b.w	800586c <Set_CSW>
    }
    return;
  }
  else if (Bot_State == BOT_DATA_OUT)
 8005794:	2c01      	cmp	r4, #1
 8005796:	d103      	bne.n	80057a0 <SCSI_Write10_Cmd+0x60>
  {
    Write_Memory(lun , LBA , BlockNbr);
  }
}
 8005798:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    }
    return;
  }
  else if (Bot_State == BOT_DATA_OUT)
  {
    Write_Memory(lun , LBA , BlockNbr);
 800579c:	f7ff be0e 	b.w	80053bc <Write_Memory>
 80057a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057a2:	bf00      	nop
 80057a4:	2000163c 	.word	0x2000163c
 80057a8:	2000161c 	.word	0x2000161c
 80057ac:	20000118 	.word	0x20000118

080057b0 <SCSI_Read10_Cmd>:
/*! 
    @brief  SCSI Read10 Command routine.
*/
/**************************************************************************/
void SCSI_Read10_Cmd(uint8_t lun , uint32_t LBA , uint32_t BlockNbr)
{
 80057b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057b4:	4680      	mov	r8, r0
 80057b6:	460d      	mov	r5, r1
 80057b8:	4614      	mov	r4, r2

  if (Bot_State == BOT_IDLE)
 80057ba:	4e16      	ldr	r6, [pc, #88]	; (8005814 <SCSI_Read10_Cmd+0x64>)
 80057bc:	7833      	ldrb	r3, [r6, #0]
 80057be:	bb03      	cbnz	r3, 8005802 <SCSI_Read10_Cmd+0x52>
  {
    if (!(SCSI_Address_Management(CBW.bLUN, SCSI_READ10, LBA, BlockNbr)))/*address out of range*/
 80057c0:	4f15      	ldr	r7, [pc, #84]	; (8005818 <SCSI_Read10_Cmd+0x68>)
 80057c2:	7b78      	ldrb	r0, [r7, #13]
 80057c4:	2128      	movs	r1, #40	; 0x28
 80057c6:	462a      	mov	r2, r5
 80057c8:	4623      	mov	r3, r4
 80057ca:	f7ff ff81 	bl	80056d0 <SCSI_Address_Management>
 80057ce:	2800      	cmp	r0, #0
 80057d0:	d01d      	beq.n	800580e <SCSI_Read10_Cmd+0x5e>
    {
      return;
    }

    if ((CBW.bmFlags & 0x80) != 0)
 80057d2:	f997 000c 	ldrsb.w	r0, [r7, #12]
 80057d6:	2800      	cmp	r0, #0
 80057d8:	da05      	bge.n	80057e6 <SCSI_Read10_Cmd+0x36>
    {
      Bot_State = BOT_DATA_IN;
 80057da:	2002      	movs	r0, #2
 80057dc:	7030      	strb	r0, [r6, #0]
      Read_Memory(lun, LBA , BlockNbr);
 80057de:	4640      	mov	r0, r8
 80057e0:	4629      	mov	r1, r5
 80057e2:	4622      	mov	r2, r4
 80057e4:	e00f      	b.n	8005806 <SCSI_Read10_Cmd+0x56>
    }
    else
    {
      Bot_Abort(BOTH_DIR);
 80057e6:	2002      	movs	r0, #2
 80057e8:	f000 f974 	bl	8005ad4 <Bot_Abort>
    @brief  Set Scsi Sense Data routine..
*/
/**************************************************************************/
void Set_Scsi_Sense_Data(uint8_t lun, uint8_t Sens_Key, uint8_t Asc)
{
  Scsi_Sense_Data[2] = Sens_Key;
 80057ec:	490b      	ldr	r1, [pc, #44]	; (800581c <SCSI_Read10_Cmd+0x6c>)
 80057ee:	2205      	movs	r2, #5
 80057f0:	708a      	strb	r2, [r1, #2]
  Scsi_Sense_Data[12] = Asc;
 80057f2:	2324      	movs	r3, #36	; 0x24
 80057f4:	730b      	strb	r3, [r1, #12]
    }
    else
    {
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 80057f6:	2001      	movs	r0, #1
 80057f8:	4601      	mov	r1, r0
  }
  else if (Bot_State == BOT_DATA_IN)
  {
    Read_Memory(lun , LBA , BlockNbr);
  }
}
 80057fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    }
    else
    {
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_ENABLE);
 80057fe:	f000 b835 	b.w	800586c <Set_CSW>
    }
    return;
  }
  else if (Bot_State == BOT_DATA_IN)
 8005802:	2b02      	cmp	r3, #2
 8005804:	d103      	bne.n	800580e <SCSI_Read10_Cmd+0x5e>
  {
    Read_Memory(lun , LBA , BlockNbr);
  }
}
 8005806:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    }
    return;
  }
  else if (Bot_State == BOT_DATA_IN)
  {
    Read_Memory(lun , LBA , BlockNbr);
 800580a:	f7ff bd5b 	b.w	80052c4 <Read_Memory>
 800580e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005812:	bf00      	nop
 8005814:	2000163c 	.word	0x2000163c
 8005818:	2000161c 	.word	0x2000161c
 800581c:	20000118 	.word	0x20000118

08005820 <Bot_Abort.part.1>:
    @brief  Stall the needed Endpoint according to the selected direction.
	@param  uint8_t Endpoint direction IN, OUT or both directions
    @retval None.
*/
/**************************************************************************/
void Bot_Abort(uint8_t Direction)
 8005820:	b508      	push	{r3, lr}
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8005822:	2001      	movs	r0, #1
 8005824:	2110      	movs	r1, #16
 8005826:	f001 fed3 	bl	80075d0 <SetEPTxStatus>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 800582a:	2002      	movs	r0, #2
 800582c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
      break;
    default:
      break;
  }
}
 8005830:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    case BOTH_DIR :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8005834:	f001 bee9 	b.w	800760a <SetEPRxStatus>

08005838 <Transfer_Data_Request>:
	@param  uint16_t Data_Length  : the number of Bytes to transfer.
    @retval None.
*/
/**************************************************************************/
void Transfer_Data_Request(uint8_t* Data_Pointer, uint16_t Data_Len)
{
 8005838:	b510      	push	{r4, lr}
 800583a:	4603      	mov	r3, r0
 800583c:	460c      	mov	r4, r1
  USB_SIL_Write(EP1_IN, Data_Pointer, Data_Len);
 800583e:	2081      	movs	r0, #129	; 0x81
 8005840:	4619      	mov	r1, r3
 8005842:	4622      	mov	r2, r4
 8005844:	f002 f89e 	bl	8007984 <USB_SIL_Write>

#ifndef USE_STM3210C_EVAL
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8005848:	2001      	movs	r0, #1
 800584a:	2130      	movs	r1, #48	; 0x30
 800584c:	f001 fec0 	bl	80075d0 <SetEPTxStatus>
#endif  
  Bot_State = BOT_DATA_IN_LAST;
 8005850:	2203      	movs	r2, #3
 8005852:	4804      	ldr	r0, [pc, #16]	; (8005864 <Transfer_Data_Request+0x2c>)
 8005854:	7002      	strb	r2, [r0, #0]
  CSW.dDataResidue -= Data_Len;
 8005856:	4904      	ldr	r1, [pc, #16]	; (8005868 <Transfer_Data_Request+0x30>)
 8005858:	688b      	ldr	r3, [r1, #8]
 800585a:	1b1c      	subs	r4, r3, r4
 800585c:	608c      	str	r4, [r1, #8]
  CSW.bStatus = CSW_CMD_PASSED;
 800585e:	2200      	movs	r2, #0
 8005860:	730a      	strb	r2, [r1, #12]
 8005862:	bd10      	pop	{r4, pc}
 8005864:	2000163c 	.word	0x2000163c
 8005868:	20001688 	.word	0x20001688

0800586c <Set_CSW>:
            or CSW_PHASE_ERROR.
    @retval None.
*/
/**************************************************************************/
void Set_CSW (uint8_t CSW_Status, uint8_t Send_Permission)
{
 800586c:	b510      	push	{r4, lr}
 800586e:	460c      	mov	r4, r1
  CSW.dSignature = BOT_CSW_SIGNATURE;
 8005870:	490a      	ldr	r1, [pc, #40]	; (800589c <Set_CSW+0x30>)
 8005872:	4a0b      	ldr	r2, [pc, #44]	; (80058a0 <Set_CSW+0x34>)
 8005874:	600a      	str	r2, [r1, #0]
  CSW.bStatus = CSW_Status;
 8005876:	7308      	strb	r0, [r1, #12]

  USB_SIL_Write(EP1_IN, ((uint8_t *)& CSW), CSW_DATA_LENGTH);
 8005878:	2081      	movs	r0, #129	; 0x81
 800587a:	220d      	movs	r2, #13
 800587c:	f002 f882 	bl	8007984 <USB_SIL_Write>
 8005880:	4b08      	ldr	r3, [pc, #32]	; (80058a4 <Set_CSW+0x38>)

  Bot_State = BOT_ERROR;
  if (Send_Permission)
 8005882:	b914      	cbnz	r4, 800588a <Set_CSW+0x1e>
  CSW.dSignature = BOT_CSW_SIGNATURE;
  CSW.bStatus = CSW_Status;

  USB_SIL_Write(EP1_IN, ((uint8_t *)& CSW), CSW_DATA_LENGTH);

  Bot_State = BOT_ERROR;
 8005884:	2005      	movs	r0, #5
 8005886:	7018      	strb	r0, [r3, #0]
 8005888:	bd10      	pop	{r4, pc}
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
 800588a:	2104      	movs	r1, #4
 800588c:	7019      	strb	r1, [r3, #0]
#ifndef USE_STM3210C_EVAL
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 800588e:	2001      	movs	r0, #1
 8005890:	2130      	movs	r1, #48	; 0x30
#endif  
  }

}
 8005892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Bot_State = BOT_ERROR;
  if (Send_Permission)
  {
    Bot_State = BOT_CSW_Send;
#ifndef USE_STM3210C_EVAL
    SetEPTxStatus(ENDP1, EP_TX_VALID);
 8005896:	f001 be9b 	b.w	80075d0 <SetEPTxStatus>
 800589a:	bf00      	nop
 800589c:	20001688 	.word	0x20001688
 80058a0:	53425355 	.word	0x53425355
 80058a4:	2000163c 	.word	0x2000163c

080058a8 <Mass_Storage_In>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void Mass_Storage_In (void)
{
 80058a8:	b508      	push	{r3, lr}
  switch (Bot_State)
 80058aa:	4a12      	ldr	r2, [pc, #72]	; (80058f4 <Mass_Storage_In+0x4c>)
 80058ac:	7813      	ldrb	r3, [r2, #0]
 80058ae:	1e98      	subs	r0, r3, #2
 80058b0:	2803      	cmp	r0, #3
 80058b2:	d81e      	bhi.n	80058f2 <Mass_Storage_In+0x4a>
 80058b4:	e8df f000 	tbb	[pc, r0]
 80058b8:	02021205 	.word	0x02021205
  {
    case BOT_CSW_Send:
    case BOT_ERROR:
      Bot_State = BOT_IDLE;
 80058bc:	2100      	movs	r1, #0
 80058be:	7011      	strb	r1, [r2, #0]
 80058c0:	e010      	b.n	80058e4 <Mass_Storage_In+0x3c>
        SetEPRxStatus(EP2_OUT, EP_RX_VALID);/* enable the Endpoint to receive the next cmd*/
      }
    #endif /* STM32F10X_CL */
      break;
    case BOT_DATA_IN:
      switch (CBW.CB[0])
 80058c2:	4b0d      	ldr	r3, [pc, #52]	; (80058f8 <Mass_Storage_In+0x50>)
 80058c4:	7bda      	ldrb	r2, [r3, #15]
 80058c6:	2a28      	cmp	r2, #40	; 0x28
 80058c8:	d113      	bne.n	80058f2 <Mass_Storage_In+0x4a>
      {
        case SCSI_READ10:
          SCSI_Read10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 80058ca:	7b58      	ldrb	r0, [r3, #13]
 80058cc:	490b      	ldr	r1, [pc, #44]	; (80058fc <Mass_Storage_In+0x54>)
 80058ce:	6809      	ldr	r1, [r1, #0]
 80058d0:	4b0b      	ldr	r3, [pc, #44]	; (8005900 <Mass_Storage_In+0x58>)
 80058d2:	681a      	ldr	r2, [r3, #0]
      break;

    default:
      break;
  }
}
 80058d4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      break;
    case BOT_DATA_IN:
      switch (CBW.CB[0])
      {
        case SCSI_READ10:
          SCSI_Read10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 80058d8:	f7ff bf6a 	b.w	80057b0 <SCSI_Read10_Cmd>
          break;
      }
      break;
    case BOT_DATA_IN_LAST:
      Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
 80058dc:	2000      	movs	r0, #0
 80058de:	2101      	movs	r1, #1
 80058e0:	f7ff ffc4 	bl	800586c <Set_CSW>
    #ifndef STM32F10X_CL
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80058e4:	2002      	movs	r0, #2
 80058e6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
      break;

    default:
      break;
  }
}
 80058ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      }
      break;
    case BOT_DATA_IN_LAST:
      Set_CSW (CSW_CMD_PASSED, SEND_CSW_ENABLE);
    #ifndef STM32F10X_CL
      SetEPRxStatus(ENDP2, EP_RX_VALID);
 80058ee:	f001 be8c 	b.w	800760a <SetEPRxStatus>
 80058f2:	bd08      	pop	{r3, pc}
 80058f4:	2000163c 	.word	0x2000163c
 80058f8:	2000161c 	.word	0x2000161c
 80058fc:	20001684 	.word	0x20001684
 8005900:	20001640 	.word	0x20001640

08005904 <CBW_Decode>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void CBW_Decode(void)
{
 8005904:	b538      	push	{r3, r4, r5, lr}
  uint32_t Counter;

  for (Counter = 0; Counter < Data_Len; Counter++)
 8005906:	4b5d      	ldr	r3, [pc, #372]	; (8005a7c <CBW_Decode+0x178>)
 8005908:	881a      	ldrh	r2, [r3, #0]
 800590a:	2300      	movs	r3, #0
 800590c:	4293      	cmp	r3, r2
 800590e:	4c5c      	ldr	r4, [pc, #368]	; (8005a80 <CBW_Decode+0x17c>)
 8005910:	d204      	bcs.n	800591c <CBW_Decode+0x18>
  {
    *((uint8_t *)&CBW + Counter) = Bulk_Data_Buff[Counter];
 8005912:	495c      	ldr	r1, [pc, #368]	; (8005a84 <CBW_Decode+0x180>)
 8005914:	5c58      	ldrb	r0, [r3, r1]
 8005916:	54e0      	strb	r0, [r4, r3]
/**************************************************************************/
void CBW_Decode(void)
{
  uint32_t Counter;

  for (Counter = 0; Counter < Data_Len; Counter++)
 8005918:	3301      	adds	r3, #1
 800591a:	e7f7      	b.n	800590c <CBW_Decode+0x8>
  {
    *((uint8_t *)&CBW + Counter) = Bulk_Data_Buff[Counter];
  }
  CSW.dTag = CBW.dTag;
 800591c:	485a      	ldr	r0, [pc, #360]	; (8005a88 <CBW_Decode+0x184>)
 800591e:	6861      	ldr	r1, [r4, #4]
 8005920:	6041      	str	r1, [r0, #4]
  CSW.dDataResidue = CBW.dDataLength;
 8005922:	68a3      	ldr	r3, [r4, #8]
 8005924:	6083      	str	r3, [r0, #8]
  if (Data_Len != BOT_CBW_PACKET_LENGTH)
 8005926:	2a1f      	cmp	r2, #31
 8005928:	d00b      	beq.n	8005942 <CBW_Decode+0x3e>
 800592a:	f7ff ff79 	bl	8005820 <Bot_Abort.part.1>
  {
    Bot_Abort(BOTH_DIR);
    /* reset the CBW.dSignature to disable the clear feature until receiving a Mass storage reset*/
    CBW.dSignature = 0;
 800592e:	2500      	movs	r5, #0
 8005930:	6025      	str	r5, [r4, #0]
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, PARAMETER_LIST_LENGTH_ERROR);
 8005932:	7b60      	ldrb	r0, [r4, #13]
 8005934:	2105      	movs	r1, #5
 8005936:	221a      	movs	r2, #26
 8005938:	f7ff fe56 	bl	80055e8 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 800593c:	2001      	movs	r0, #1
 800593e:	4629      	mov	r1, r5
 8005940:	e0c2      	b.n	8005ac8 <CBW_Decode+0x1c4>
    return;
  }

  if ((CBW.CB[0] == SCSI_READ10 ) || (CBW.CB[0] == SCSI_WRITE10 ))
 8005942:	7be3      	ldrb	r3, [r4, #15]
 8005944:	2b28      	cmp	r3, #40	; 0x28
 8005946:	d001      	beq.n	800594c <CBW_Decode+0x48>
 8005948:	2b2a      	cmp	r3, #42	; 0x2a
 800594a:	d112      	bne.n	8005972 <CBW_Decode+0x6e>
  {
    /* Calculate Logical Block Address */
    SCSI_LBA = (CBW.CB[2] << 24) | (CBW.CB[3] << 16) | (CBW.CB[4] <<  8) | CBW.CB[5];
 800594c:	4a4c      	ldr	r2, [pc, #304]	; (8005a80 <CBW_Decode+0x17c>)
 800594e:	7c54      	ldrb	r4, [r2, #17]
 8005950:	7c90      	ldrb	r0, [r2, #18]
 8005952:	0401      	lsls	r1, r0, #16
 8005954:	ea41 6404 	orr.w	r4, r1, r4, lsl #24
 8005958:	7d10      	ldrb	r0, [r2, #20]
 800595a:	4304      	orrs	r4, r0
 800595c:	7cd1      	ldrb	r1, [r2, #19]
 800595e:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
 8005962:	484a      	ldr	r0, [pc, #296]	; (8005a8c <CBW_Decode+0x188>)
 8005964:	6004      	str	r4, [r0, #0]
    /* Calculate the Number of Blocks to transfer */
    SCSI_BlkLen = (CBW.CB[7] <<  8) | CBW.CB[8];
 8005966:	7d91      	ldrb	r1, [r2, #22]
 8005968:	7dd2      	ldrb	r2, [r2, #23]
 800596a:	ea42 2401 	orr.w	r4, r2, r1, lsl #8
 800596e:	4848      	ldr	r0, [pc, #288]	; (8005a90 <CBW_Decode+0x18c>)
 8005970:	6004      	str	r4, [r0, #0]
  }

  if (CBW.dSignature == BOT_CBW_SIGNATURE)
 8005972:	4c43      	ldr	r4, [pc, #268]	; (8005a80 <CBW_Decode+0x17c>)
 8005974:	6822      	ldr	r2, [r4, #0]
 8005976:	4947      	ldr	r1, [pc, #284]	; (8005a94 <CBW_Decode+0x190>)
 8005978:	428a      	cmp	r2, r1
 800597a:	f040 809c 	bne.w	8005ab6 <CBW_Decode+0x1b2>
  {
    /* Valid CBW */
    if ((CBW.bLUN > Max_Lun) || (CBW.bCBLength < 1) || (CBW.bCBLength > 16))
 800597e:	7b60      	ldrb	r0, [r4, #13]
 8005980:	4a45      	ldr	r2, [pc, #276]	; (8005a98 <CBW_Decode+0x194>)
 8005982:	6811      	ldr	r1, [r2, #0]
 8005984:	4288      	cmp	r0, r1
 8005986:	d803      	bhi.n	8005990 <CBW_Decode+0x8c>
 8005988:	7ba2      	ldrb	r2, [r4, #14]
 800598a:	b10a      	cbz	r2, 8005990 <CBW_Decode+0x8c>
 800598c:	2a10      	cmp	r2, #16
 800598e:	d906      	bls.n	800599e <CBW_Decode+0x9a>
 8005990:	f7ff ff46 	bl	8005820 <Bot_Abort.part.1>
    {
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8005994:	4a3a      	ldr	r2, [pc, #232]	; (8005a80 <CBW_Decode+0x17c>)
 8005996:	7b50      	ldrb	r0, [r2, #13]
 8005998:	2105      	movs	r1, #5
 800599a:	2224      	movs	r2, #36	; 0x24
 800599c:	e090      	b.n	8005ac0 <CBW_Decode+0x1bc>
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
    }
    else
    {
      switch (CBW.CB[0])
 800599e:	2b25      	cmp	r3, #37	; 0x25
 80059a0:	d057      	beq.n	8005a52 <CBW_Decode+0x14e>
 80059a2:	d822      	bhi.n	80059ea <CBW_Decode+0xe6>
 80059a4:	2b12      	cmp	r3, #18
 80059a6:	d048      	beq.n	8005a3a <CBW_Decode+0x136>
 80059a8:	d80e      	bhi.n	80059c8 <CBW_Decode+0xc4>
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d076      	beq.n	8005a9c <CBW_Decode+0x198>
 80059ae:	d807      	bhi.n	80059c0 <CBW_Decode+0xbc>
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d052      	beq.n	8005a5a <CBW_Decode+0x156>
 80059b4:	2b03      	cmp	r3, #3
 80059b6:	d179      	bne.n	8005aac <CBW_Decode+0x1a8>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 80059b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    else
    {
      switch (CBW.CB[0])
      {
        case SCSI_REQUEST_SENSE:
          SCSI_RequestSense_Cmd (CBW.bLUN);
 80059bc:	f7ff be08 	b.w	80055d0 <SCSI_RequestSense_Cmd>
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
    }
    else
    {
      switch (CBW.CB[0])
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d06f      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 80059c4:	2b0a      	cmp	r3, #10
 80059c6:	e036      	b.n	8005a36 <CBW_Decode+0x132>
 80059c8:	2b1b      	cmp	r3, #27
 80059ca:	d03a      	beq.n	8005a42 <CBW_Decode+0x13e>
 80059cc:	d807      	bhi.n	80059de <CBW_Decode+0xda>
 80059ce:	2b15      	cmp	r3, #21
 80059d0:	d068      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 80059d2:	2b1a      	cmp	r3, #26
 80059d4:	d16a      	bne.n	8005aac <CBW_Decode+0x1a8>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 80059d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_ALLOW_MEDIUM_REMOVAL:
          SCSI_Start_Stop_Unit_Cmd(CBW.bLUN);
          break;
        case SCSI_MODE_SENSE6:
          SCSI_ModeSense6_Cmd (CBW.bLUN);
 80059da:	f7ff bded 	b.w	80055b8 <SCSI_ModeSense6_Cmd>
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
    }
    else
    {
      switch (CBW.CB[0])
 80059de:	2b1e      	cmp	r3, #30
 80059e0:	d02f      	beq.n	8005a42 <CBW_Decode+0x13e>
 80059e2:	2b23      	cmp	r3, #35	; 0x23
 80059e4:	d031      	beq.n	8005a4a <CBW_Decode+0x146>
 80059e6:	2b1d      	cmp	r3, #29
 80059e8:	e025      	b.n	8005a36 <CBW_Decode+0x132>
 80059ea:	2b88      	cmp	r3, #136	; 0x88
 80059ec:	d05a      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 80059ee:	d816      	bhi.n	8005a1e <CBW_Decode+0x11a>
 80059f0:	2b2f      	cmp	r3, #47	; 0x2f
 80059f2:	d03e      	beq.n	8005a72 <CBW_Decode+0x16e>
 80059f4:	d80b      	bhi.n	8005a0e <CBW_Decode+0x10a>
 80059f6:	2b28      	cmp	r3, #40	; 0x28
 80059f8:	d033      	beq.n	8005a62 <CBW_Decode+0x15e>
 80059fa:	2b2a      	cmp	r3, #42	; 0x2a
 80059fc:	d156      	bne.n	8005aac <CBW_Decode+0x1a8>
          break;
        case SCSI_READ10:
          SCSI_Read10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
          break;
        case SCSI_WRITE10:
          SCSI_Write10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 80059fe:	4b23      	ldr	r3, [pc, #140]	; (8005a8c <CBW_Decode+0x188>)
 8005a00:	6819      	ldr	r1, [r3, #0]
 8005a02:	4a23      	ldr	r2, [pc, #140]	; (8005a90 <CBW_Decode+0x18c>)
 8005a04:	6812      	ldr	r2, [r2, #0]
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_READ10:
          SCSI_Read10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
          break;
        case SCSI_WRITE10:
          SCSI_Write10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 8005a0a:	f7ff be99 	b.w	8005740 <SCSI_Write10_Cmd>
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
    }
    else
    {
      switch (CBW.CB[0])
 8005a0e:	2b55      	cmp	r3, #85	; 0x55
 8005a10:	d048      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 8005a12:	2b5a      	cmp	r3, #90	; 0x5a
 8005a14:	d14a      	bne.n	8005aac <CBW_Decode+0x1a8>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_MODE_SENSE6:
          SCSI_ModeSense6_Cmd (CBW.bLUN);
          break;
        case SCSI_MODE_SENSE10:
          SCSI_ModeSense10_Cmd (CBW.bLUN);
 8005a1a:	f7ff bdd3 	b.w	80055c4 <SCSI_ModeSense10_Cmd>
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
    }
    else
    {
      switch (CBW.CB[0])
 8005a1e:	2b9e      	cmp	r3, #158	; 0x9e
 8005a20:	d040      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 8005a22:	d803      	bhi.n	8005a2c <CBW_Decode+0x128>
 8005a24:	2b8a      	cmp	r3, #138	; 0x8a
 8005a26:	d03d      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 8005a28:	2b8f      	cmp	r3, #143	; 0x8f
 8005a2a:	e004      	b.n	8005a36 <CBW_Decode+0x132>
 8005a2c:	2baa      	cmp	r3, #170	; 0xaa
 8005a2e:	d039      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 8005a30:	2baf      	cmp	r3, #175	; 0xaf
 8005a32:	d037      	beq.n	8005aa4 <CBW_Decode+0x1a0>
 8005a34:	2ba8      	cmp	r3, #168	; 0xa8
 8005a36:	d139      	bne.n	8005aac <CBW_Decode+0x1a8>
 8005a38:	e034      	b.n	8005aa4 <CBW_Decode+0x1a0>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      {
        case SCSI_REQUEST_SENSE:
          SCSI_RequestSense_Cmd (CBW.bLUN);
          break;
        case SCSI_INQUIRY:
          SCSI_Inquiry_Cmd(CBW.bLUN);
 8005a3e:	f7ff bd3d 	b.w	80054bc <SCSI_Inquiry_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_START_STOP_UNIT:
          SCSI_Start_Stop_Unit_Cmd(CBW.bLUN);
          break;
        case SCSI_ALLOW_MEDIUM_REMOVAL:
          SCSI_Start_Stop_Unit_Cmd(CBW.bLUN);
 8005a46:	f7ff bdd5 	b.w	80055f4 <SCSI_Start_Stop_Unit_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_MODE_SENSE10:
          SCSI_ModeSense10_Cmd (CBW.bLUN);
          break;
        case SCSI_READ_FORMAT_CAPACITIES:
          SCSI_ReadFormatCapacity_Cmd(CBW.bLUN);
 8005a4e:	f7ff bd49 	b.w	80054e4 <SCSI_ReadFormatCapacity_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_READ_FORMAT_CAPACITIES:
          SCSI_ReadFormatCapacity_Cmd(CBW.bLUN);
          break;
        case SCSI_READ_CAPACITY10:
          SCSI_ReadCapacity10_Cmd(CBW.bLUN);
 8005a56:	f7ff bd79 	b.w	800554c <SCSI_ReadCapacity10_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_READ_CAPACITY10:
          SCSI_ReadCapacity10_Cmd(CBW.bLUN);
          break;
        case SCSI_TEST_UNIT_READY:
          SCSI_TestUnitReady_Cmd(CBW.bLUN);
 8005a5e:	f7ff bdeb 	b.w	8005638 <SCSI_TestUnitReady_Cmd>
          break;
        case SCSI_READ10:
          SCSI_Read10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 8005a62:	490a      	ldr	r1, [pc, #40]	; (8005a8c <CBW_Decode+0x188>)
 8005a64:	6809      	ldr	r1, [r1, #0]
 8005a66:	4b0a      	ldr	r3, [pc, #40]	; (8005a90 <CBW_Decode+0x18c>)
 8005a68:	681a      	ldr	r2, [r3, #0]
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_TEST_UNIT_READY:
          SCSI_TestUnitReady_Cmd(CBW.bLUN);
          break;
        case SCSI_READ10:
          SCSI_Read10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
 8005a6e:	f7ff be9f 	b.w	80057b0 <SCSI_Read10_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_WRITE10:
          SCSI_Write10_Cmd(CBW.bLUN, SCSI_LBA , SCSI_BlkLen);
          break;
        case SCSI_VERIFY10:
          SCSI_Verify10_Cmd(CBW.bLUN);
 8005a76:	f7ff bdc1 	b.w	80055fc <SCSI_Verify10_Cmd>
 8005a7a:	bf00      	nop
 8005a7c:	2000161a 	.word	0x2000161a
 8005a80:	2000161c 	.word	0x2000161c
 8005a84:	20001644 	.word	0x20001644
 8005a88:	20001688 	.word	0x20001688
 8005a8c:	20001684 	.word	0x20001684
 8005a90:	20001640 	.word	0x20001640
 8005a94:	43425355 	.word	0x43425355
 8005a98:	20001698 	.word	0x20001698
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005a9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_VERIFY10:
          SCSI_Verify10_Cmd(CBW.bLUN);
          break;
        case SCSI_FORMAT_UNIT:
          SCSI_Format_Cmd(CBW.bLUN);
 8005aa0:	f7ff bde4 	b.w	800566c <SCSI_Format_Cmd>
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
  }
}
 8005aa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
          break;
        case SCSI_VERIFY12:
          SCSI_Verify12_Cmd(CBW.bLUN);
          break;
        case SCSI_VERIFY16:
          SCSI_Verify16_Cmd(CBW.bLUN);
 8005aa8:	f7ff bdf6 	b.w	8005698 <SCSI_Invalid_Cmd>
 8005aac:	f7ff feb8 	bl	8005820 <Bot_Abort.part.1>
          break;

        default:
        {
          Bot_Abort(BOTH_DIR);
          Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
 8005ab0:	4807      	ldr	r0, [pc, #28]	; (8005ad0 <CBW_Decode+0x1cc>)
 8005ab2:	7b40      	ldrb	r0, [r0, #13]
 8005ab4:	e002      	b.n	8005abc <CBW_Decode+0x1b8>
 8005ab6:	f7ff feb3 	bl	8005820 <Bot_Abort.part.1>
  }
  else
  {
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
 8005aba:	7b60      	ldrb	r0, [r4, #13]
 8005abc:	2105      	movs	r1, #5
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f7ff fd92 	bl	80055e8 <Set_Scsi_Sense_Data>
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8005ac4:	2001      	movs	r0, #1
 8005ac6:	2100      	movs	r1, #0
  }
}
 8005ac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  else
  {
    /* Invalid CBW */
    Bot_Abort(BOTH_DIR);
    Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_COMMAND);
    Set_CSW (CSW_CMD_FAILED, SEND_CSW_DISABLE);
 8005acc:	f7ff bece 	b.w	800586c <Set_CSW>
 8005ad0:	2000161c 	.word	0x2000161c

08005ad4 <Bot_Abort>:
    @retval None.
*/
/**************************************************************************/
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
 8005ad4:	2801      	cmp	r0, #1
 8005ad6:	d008      	beq.n	8005aea <Bot_Abort+0x16>
 8005ad8:	d303      	bcc.n	8005ae2 <Bot_Abort+0xe>
 8005ada:	2802      	cmp	r0, #2
 8005adc:	d10a      	bne.n	8005af4 <Bot_Abort+0x20>
      SetEPRxStatus(ENDP2, EP_RX_STALL);
      break;
    default:
      break;
  }
}
 8005ade:	f7ff be9f 	b.w	8005820 <Bot_Abort.part.1>
void Bot_Abort(uint8_t Direction)
{
  switch (Direction)
  {
    case DIR_IN :
      SetEPTxStatus(ENDP1, EP_TX_STALL);
 8005ae2:	2001      	movs	r0, #1
 8005ae4:	2110      	movs	r1, #16
 8005ae6:	f001 bd73 	b.w	80075d0 <SetEPTxStatus>
      break;
    case DIR_OUT :
      SetEPRxStatus(ENDP2, EP_RX_STALL);
 8005aea:	2002      	movs	r0, #2
 8005aec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005af0:	f001 bd8b 	b.w	800760a <SetEPRxStatus>
 8005af4:	4770      	bx	lr
	...

08005af8 <Mass_Storage_Out>:
	@param  None.
    @retval None.
*/
/**************************************************************************/
void Mass_Storage_Out (void)
{
 8005af8:	b538      	push	{r3, r4, r5, lr}
  uint8_t CMD;
  CMD = CBW.CB[0];
 8005afa:	4b27      	ldr	r3, [pc, #156]	; (8005b98 <Mass_Storage_Out+0xa0>)
 8005afc:	7bdd      	ldrb	r5, [r3, #15]
  /* Nemui Changed  */
  /* Data_Len = USB_SIL_Read(EP2_OUT, Bulk_Data_Buff); */
  /* Nemui Added */
  
  SetEPRxStatus(ENDP2, EP_RX_VALID); /* enable the next transaction */
 8005afe:	2002      	movs	r0, #2
 8005b00:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005b04:	f001 fd81 	bl	800760a <SetEPRxStatus>
  
  if (GetENDPOINT(ENDP2) & EP_DTOG_TX)
 8005b08:	2002      	movs	r0, #2
 8005b0a:	f001 fd4d 	bl	80075a8 <GetENDPOINT>
 8005b0e:	f000 0040 	and.w	r0, r0, #64	; 0x40
 8005b12:	b281      	uxth	r1, r0
 8005b14:	4c21      	ldr	r4, [pc, #132]	; (8005b9c <Mass_Storage_Out+0xa4>)
 8005b16:	b159      	cbz	r1, 8005b30 <Mass_Storage_Out+0x38>
  { 
    FreeUserBuffer(ENDP2, EP_DBUF_OUT);
 8005b18:	2002      	movs	r0, #2
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	f001 fefc 	bl	8007918 <FreeUserBuffer>
    Data_Len = GetEPDblBuf0Count(ENDP2);
 8005b20:	2002      	movs	r0, #2
 8005b22:	f001 fed9 	bl	80078d8 <GetEPDblBuf0Count>
 8005b26:	4602      	mov	r2, r0
 8005b28:	8020      	strh	r0, [r4, #0]
    PMAToUserBufferCopy(Bulk_Data_Buff, MSC_ENDP2_BUF0Addr, Data_Len); 
 8005b2a:	481d      	ldr	r0, [pc, #116]	; (8005ba0 <Mass_Storage_Out+0xa8>)
 8005b2c:	21d8      	movs	r1, #216	; 0xd8
 8005b2e:	e00b      	b.n	8005b48 <Mass_Storage_Out+0x50>
  } 
  else   { 
    FreeUserBuffer(ENDP2, EP_DBUF_OUT);  
 8005b30:	2002      	movs	r0, #2
 8005b32:	2101      	movs	r1, #1
 8005b34:	f001 fef0 	bl	8007918 <FreeUserBuffer>
    Data_Len= GetEPDblBuf1Count(ENDP2); 
 8005b38:	2002      	movs	r0, #2
 8005b3a:	f001 fedd 	bl	80078f8 <GetEPDblBuf1Count>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	8020      	strh	r0, [r4, #0]
    PMAToUserBufferCopy(Bulk_Data_Buff, MSC_ENDP2_BUF1Addr, Data_Len); 
 8005b42:	4817      	ldr	r0, [pc, #92]	; (8005ba0 <Mass_Storage_Out+0xa8>)
 8005b44:	f44f 718c 	mov.w	r1, #280	; 0x118
 8005b48:	f001 fd13 	bl	8007572 <PMAToUserBufferCopy>
  }
 
  switch (Bot_State)
 8005b4c:	4a15      	ldr	r2, [pc, #84]	; (8005ba4 <Mass_Storage_Out+0xac>)
 8005b4e:	7810      	ldrb	r0, [r2, #0]
 8005b50:	b118      	cbz	r0, 8005b5a <Mass_Storage_Out+0x62>
 8005b52:	2801      	cmp	r0, #1
 8005b54:	4c10      	ldr	r4, [pc, #64]	; (8005b98 <Mass_Storage_Out+0xa0>)
 8005b56:	d112      	bne.n	8005b7e <Mass_Storage_Out+0x86>
 8005b58:	e003      	b.n	8005b62 <Mass_Storage_Out+0x6a>
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
  }
}
 8005b5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  }
 
  switch (Bot_State)
  {
    case BOT_IDLE:
      CBW_Decode();
 8005b5e:	f7ff bed1 	b.w	8005904 <CBW_Decode>
      break;
    case BOT_DATA_OUT:
      if (CMD == SCSI_WRITE10)
 8005b62:	2d2a      	cmp	r5, #42	; 0x2a
 8005b64:	d108      	bne.n	8005b78 <Mass_Storage_Out+0x80>
      {
        SCSI_Write10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 8005b66:	7b60      	ldrb	r0, [r4, #13]
 8005b68:	4b0f      	ldr	r3, [pc, #60]	; (8005ba8 <Mass_Storage_Out+0xb0>)
 8005b6a:	6819      	ldr	r1, [r3, #0]
 8005b6c:	4a0f      	ldr	r2, [pc, #60]	; (8005bac <Mass_Storage_Out+0xb4>)
 8005b6e:	6812      	ldr	r2, [r2, #0]
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
  }
}
 8005b70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      CBW_Decode();
      break;
    case BOT_DATA_OUT:
      if (CMD == SCSI_WRITE10)
      {
        SCSI_Write10_Cmd(CBW.bLUN , SCSI_LBA , SCSI_BlkLen);
 8005b74:	f7ff bde4 	b.w	8005740 <SCSI_Write10_Cmd>
        break;
      }
      Bot_Abort(DIR_OUT);
 8005b78:	f7ff ffac 	bl	8005ad4 <Bot_Abort>
 8005b7c:	e001      	b.n	8005b82 <Mass_Storage_Out+0x8a>
 8005b7e:	f7ff fe4f 	bl	8005820 <Bot_Abort.part.1>
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
    default:
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8005b82:	7b60      	ldrb	r0, [r4, #13]
 8005b84:	2105      	movs	r1, #5
 8005b86:	2224      	movs	r2, #36	; 0x24
 8005b88:	f7ff fd2e 	bl	80055e8 <Set_Scsi_Sense_Data>
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
 8005b8c:	2002      	movs	r0, #2
 8005b8e:	2100      	movs	r1, #0
      break;
  }
}
 8005b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
      break;
    default:
      Bot_Abort(BOTH_DIR);
      Set_Scsi_Sense_Data(CBW.bLUN, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
      Set_CSW (CSW_PHASE_ERROR, SEND_CSW_DISABLE);
 8005b94:	f7ff be6a 	b.w	800586c <Set_CSW>
 8005b98:	2000161c 	.word	0x2000161c
 8005b9c:	2000161a 	.word	0x2000161a
 8005ba0:	20001644 	.word	0x20001644
 8005ba4:	2000163c 	.word	0x2000163c
 8005ba8:	20001684 	.word	0x20001684
 8005bac:	20001640 	.word	0x20001640

08005bb0 <Mass_SetDeviceAddress>:
    @brief	Update the device state to addressed.
*/
/**************************************************************************/
void Mass_SetDeviceAddress (void)
{
	bDeviceState = ADDRESSED;
 8005bb0:	2204      	movs	r2, #4
 8005bb2:	4b01      	ldr	r3, [pc, #4]	; (8005bb8 <Mass_SetDeviceAddress+0x8>)
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	4770      	bx	lr
 8005bb8:	20001324 	.word	0x20001324

08005bbc <Mass_Status_In>:
/*! 
    @brief	Mass Storage Status IN routine.
*/
/**************************************************************************/
void Mass_Status_In(void)
{
 8005bbc:	4770      	bx	lr

08005bbe <Mass_Status_Out>:
/*! 
    @brief	Mass Storage Status OUT routine.
*/
/**************************************************************************/
void Mass_Status_Out(void)
{
 8005bbe:	4770      	bx	lr

08005bc0 <Mass_Get_Interface_Setting>:
			supported one.
*/
/**************************************************************************/
RESULT Mass_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8005bc0:	b109      	cbz	r1, 8005bc6 <Mass_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;/* in this application we don't have AlternateSetting*/
 8005bc2:	2002      	movs	r0, #2
 8005bc4:	4770      	bx	lr
  }
  else if (Interface > 0)
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	d1fb      	bne.n	8005bc2 <Mass_Get_Interface_Setting+0x2>
  {
    return USB_UNSUPPORT;/*in this application we have only 1 interfaces*/
  }
  return USB_SUCCESS;
}
 8005bca:	4770      	bx	lr

08005bcc <Get_Max_Lun>:
    @brief	Handle the Get Max Lun request.
*/
/**************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
 8005bcc:	b920      	cbnz	r0, 8005bd8 <Get_Max_Lun+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8005bce:	4b03      	ldr	r3, [pc, #12]	; (8005bdc <Get_Max_Lun+0x10>)
 8005bd0:	6819      	ldr	r1, [r3, #0]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	820a      	strh	r2, [r1, #16]
    return 0;
 8005bd6:	4770      	bx	lr
  }
  else
  {
    return((uint8_t*)(&Max_Lun));
 8005bd8:	4801      	ldr	r0, [pc, #4]	; (8005be0 <Get_Max_Lun+0x14>)
  }
}
 8005bda:	4770      	bx	lr
 8005bdc:	200016c0 	.word	0x200016c0
 8005be0:	20001698 	.word	0x20001698

08005be4 <Mass_GetStringDescriptor>:
    @brief	Get the string descriptors according to the needed index.
*/
/**************************************************************************/
uint8_t *Mass_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 8005be4:	4b05      	ldr	r3, [pc, #20]	; (8005bfc <Mass_GetStringDescriptor+0x18>)
 8005be6:	6819      	ldr	r1, [r3, #0]
 8005be8:	78ca      	ldrb	r2, [r1, #3]

  if (wValue0 > 5)
 8005bea:	2a05      	cmp	r2, #5
 8005bec:	d804      	bhi.n	8005bf8 <Mass_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &MSC_String_Descriptor[wValue0]);
 8005bee:	4b04      	ldr	r3, [pc, #16]	; (8005c00 <Mass_GetStringDescriptor+0x1c>)
 8005bf0:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8005bf4:	f001 b922 	b.w	8006e3c <Standard_GetDescriptorData>
  }
}
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	4770      	bx	lr
 8005bfc:	200016c0 	.word	0x200016c0
 8005c00:	20000180 	.word	0x20000180

08005c04 <Mass_GetConfigDescriptor>:
    @brief	Get the configuration descriptor.
*/
/**************************************************************************/
uint8_t *Mass_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &MSC_Config_Descriptor );
 8005c04:	4901      	ldr	r1, [pc, #4]	; (8005c0c <Mass_GetConfigDescriptor+0x8>)
 8005c06:	f001 b919 	b.w	8006e3c <Standard_GetDescriptorData>
 8005c0a:	bf00      	nop
 8005c0c:	200001a8 	.word	0x200001a8

08005c10 <Mass_GetDeviceDescriptor>:
    @brief	Get the device descriptor.
*/
/**************************************************************************/
uint8_t *Mass_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &MSC_Device_Descriptor );
 8005c10:	4901      	ldr	r1, [pc, #4]	; (8005c18 <Mass_GetDeviceDescriptor+0x8>)
 8005c12:	f001 b913 	b.w	8006e3c <Standard_GetDescriptorData>
 8005c16:	bf00      	nop
 8005c18:	20000178 	.word	0x20000178

08005c1c <Mass_ClearFeature>:
/**************************************************************************/
void Mass_ClearFeature(void)
{
  /* when the host send a CBW with invalid signature or invalid length the two
     Endpoints (IN & OUT) shall stall until receiving a Mass Storage Reset     */
  if (CBW.dSignature != BOT_CBW_SIGNATURE)
 8005c1c:	4b04      	ldr	r3, [pc, #16]	; (8005c30 <Mass_ClearFeature+0x14>)
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	4804      	ldr	r0, [pc, #16]	; (8005c34 <Mass_ClearFeature+0x18>)
 8005c22:	4282      	cmp	r2, r0
 8005c24:	d002      	beq.n	8005c2c <Mass_ClearFeature+0x10>
    Bot_Abort(BOTH_DIR);
 8005c26:	2002      	movs	r0, #2
 8005c28:	f7ff bf54 	b.w	8005ad4 <Bot_Abort>
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	2000161c 	.word	0x2000161c
 8005c34:	43425355 	.word	0x43425355

08005c38 <Mass_Reset>:
/*! 
    @brief	Mass Storage reset routine.
*/
/**************************************************************************/
void Mass_Reset()
{
 8005c38:	b538      	push	{r3, r4, r5, lr}
  /* Set the device as not configured */
  Device_Info.Current_Configuration = 0;
 8005c3a:	2400      	movs	r4, #0
 8005c3c:	4b37      	ldr	r3, [pc, #220]	; (8005d1c <Mass_Reset+0xe4>)
 8005c3e:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Mass_ConfigDescriptor[7];
 8005c40:	4837      	ldr	r0, [pc, #220]	; (8005d20 <Mass_Reset+0xe8>)
 8005c42:	6801      	ldr	r1, [r0, #0]
 8005c44:	4a37      	ldr	r2, [pc, #220]	; (8005d24 <Mass_Reset+0xec>)
 8005c46:	79d5      	ldrb	r5, [r2, #7]
 8005c48:	724d      	strb	r5, [r1, #9]
  /* Init EP2 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP2_OUT, OTG_DEV_EP_TYPE_BULK, BULK_MAX_PACKET_SIZE); 
  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	f001 fca4 	bl	8007598 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8005c50:	4620      	mov	r0, r4
 8005c52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c56:	f001 fcaf 	bl	80075b8 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_NAK);
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	2120      	movs	r1, #32
 8005c5e:	f001 fcb7 	bl	80075d0 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, MSC_ENDP0_RXADDR);
 8005c62:	4620      	mov	r0, r4
 8005c64:	2118      	movs	r1, #24
 8005c66:	f001 fd71 	bl	800774c <SetEPRxAddr>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8005c6a:	4d2f      	ldr	r5, [pc, #188]	; (8005d28 <Mass_Reset+0xf0>)
 8005c6c:	4620      	mov	r0, r4
 8005c6e:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8005c72:	f001 fda5 	bl	80077c0 <SetEPRxCount>
  SetEPTxAddr(ENDP0, MSC_ENDP0_TXADDR);
 8005c76:	4620      	mov	r0, r4
 8005c78:	2158      	movs	r1, #88	; 0x58
 8005c7a:	f001 fd57 	bl	800772c <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8005c7e:	4620      	mov	r0, r4
 8005c80:	f001 fd02 	bl	8007688 <Clear_Status_Out>
  SetEPRxValid(ENDP0);
 8005c84:	4620      	mov	r0, r4
 8005c86:	f001 fcee 	bl	8007666 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8005c8a:	2001      	movs	r0, #1
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	f001 fc93 	bl	80075b8 <SetEPType>
  SetEPTxAddr(ENDP1, MSC_ENDP1_TXADDR);
 8005c92:	2001      	movs	r0, #1
 8005c94:	2198      	movs	r1, #152	; 0x98
 8005c96:	f001 fd49 	bl	800772c <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8005c9a:	2001      	movs	r0, #1
 8005c9c:	2120      	movs	r1, #32
 8005c9e:	f001 fc97 	bl	80075d0 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8005ca2:	2001      	movs	r0, #1
 8005ca4:	4621      	mov	r1, r4
 8005ca6:	f001 fcb0 	bl	800760a <SetEPRxStatus>
  SetEPRxCount(ENDP2, Device_Property.MaxPacketSize);
  SetEPRxStatus(ENDP2, EP_RX_VALID);
  SetEPTxStatus(ENDP2, EP_TX_DIS);
*/
  /* Nemui added */
  SetEPType(ENDP2, EP_BULK); 
 8005caa:	2002      	movs	r0, #2
 8005cac:	4621      	mov	r1, r4
 8005cae:	f001 fc83 	bl	80075b8 <SetEPType>
  SetEPDoubleBuff(ENDP2); 
 8005cb2:	2002      	movs	r0, #2
 8005cb4:	f001 fcf7 	bl	80076a6 <SetEPDoubleBuff>
  SetEPDblBuffAddr(ENDP2, MSC_ENDP2_BUF0Addr, MSC_ENDP2_BUF1Addr); 
 8005cb8:	2002      	movs	r0, #2
 8005cba:	21d8      	movs	r1, #216	; 0xd8
 8005cbc:	f44f 728c 	mov.w	r2, #280	; 0x118
 8005cc0:	f001 fd9c 	bl	80077fc <SetEPDblBuffAddr>
  SetEPDblBuffCount(ENDP2, EP_DBUF_OUT, Device_Property.MaxPacketSize); 
 8005cc4:	2002      	movs	r0, #2
 8005cc6:	2101      	movs	r1, #1
 8005cc8:	f895 202c 	ldrb.w	r2, [r5, #44]	; 0x2c
 8005ccc:	f001 fdb2 	bl	8007834 <SetEPDblBuffCount>
  ClearDTOG_RX(ENDP2); 
 8005cd0:	2002      	movs	r0, #2
 8005cd2:	f001 fd06 	bl	80076e2 <ClearDTOG_RX>
  ClearDTOG_TX(ENDP2); 
 8005cd6:	2002      	movs	r0, #2
 8005cd8:	f001 fd15 	bl	8007706 <ClearDTOG_TX>
  ToggleDTOG_TX(ENDP2); 
 8005cdc:	2002      	movs	r0, #2
 8005cde:	f001 fcf1 	bl	80076c4 <ToggleDTOG_TX>
  SetEPRxStatus(ENDP2, EP_RX_VALID); 
 8005ce2:	2002      	movs	r0, #2
 8005ce4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005ce8:	f001 fc8f 	bl	800760a <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_DIS);  
 8005cec:	2002      	movs	r0, #2
 8005cee:	4621      	mov	r1, r4
 8005cf0:	f001 fc6e 	bl	80075d0 <SetEPTxStatus>
 /* Nemui added */

  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8005cf4:	4620      	mov	r0, r4
 8005cf6:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8005cfa:	f001 fd61 	bl	80077c0 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8005cfe:	4620      	mov	r0, r4
 8005d00:	f001 fcb1 	bl	8007666 <SetEPRxValid>

  /* Set the device to response on default address */
  SetDeviceAddress(0);
 8005d04:	4620      	mov	r0, r4
 8005d06:	f001 faad 	bl	8007264 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8005d0a:	2001      	movs	r0, #1
 8005d0c:	4b07      	ldr	r3, [pc, #28]	; (8005d2c <Mass_Reset+0xf4>)
 8005d0e:	6018      	str	r0, [r3, #0]

  CBW.dSignature = BOT_CBW_SIGNATURE;
 8005d10:	4907      	ldr	r1, [pc, #28]	; (8005d30 <Mass_Reset+0xf8>)
 8005d12:	4a08      	ldr	r2, [pc, #32]	; (8005d34 <Mass_Reset+0xfc>)
 8005d14:	6011      	str	r1, [r2, #0]
  Bot_State = BOT_IDLE;
 8005d16:	4808      	ldr	r0, [pc, #32]	; (8005d38 <Mass_Reset+0x100>)
 8005d18:	7004      	strb	r4, [r0, #0]
 8005d1a:	bd38      	pop	{r3, r4, r5, pc}
 8005d1c:	200016a0 	.word	0x200016a0
 8005d20:	200016c0 	.word	0x200016c0
 8005d24:	080095a4 	.word	0x080095a4
 8005d28:	2000008c 	.word	0x2000008c
 8005d2c:	20001324 	.word	0x20001324
 8005d30:	43425355 	.word	0x43425355
 8005d34:	2000161c 	.word	0x2000161c
 8005d38:	2000163c 	.word	0x2000163c

08005d3c <Mass_init>:
/*! 
    @brief	Mass Storage init routine.
*/
/**************************************************************************/
void Mass_init()
{
 8005d3c:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum(&Mass_StringSerial[2],&Mass_StringSerial[18]);
 8005d3e:	4808      	ldr	r0, [pc, #32]	; (8005d60 <Mass_init+0x24>)
 8005d40:	f100 0110 	add.w	r1, r0, #16
 8005d44:	f7fa fd4a 	bl	80007dc <Get_SerialNum>


  pInformation->Current_Configuration = 0;
 8005d48:	4b06      	ldr	r3, [pc, #24]	; (8005d64 <Mass_init+0x28>)
 8005d4a:	6818      	ldr	r0, [r3, #0]
 8005d4c:	2400      	movs	r4, #0
 8005d4e:	7284      	strb	r4, [r0, #10]

  /* Connect the device */
  PowerOn();
 8005d50:	f7fe fe90 	bl	8004a74 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8005d54:	f001 fe06 	bl	8007964 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8005d58:	4903      	ldr	r1, [pc, #12]	; (8005d68 <Mass_init+0x2c>)
 8005d5a:	600c      	str	r4, [r1, #0]
 8005d5c:	bd10      	pop	{r4, pc}
 8005d5e:	bf00      	nop
 8005d60:	20000160 	.word	0x20000160
 8005d64:	200016c0 	.word	0x200016c0
 8005d68:	20001324 	.word	0x20001324

08005d6c <Mass_NoData_Setup>:
/*! 
    @brief	Handle the no data class specific requests.
*/
/**************************************************************************/
RESULT Mass_NoData_Setup(uint8_t RequestNo)
{
 8005d6c:	b510      	push	{r4, lr}
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8005d6e:	4b0e      	ldr	r3, [pc, #56]	; (8005da8 <Mass_NoData_Setup+0x3c>)
 8005d70:	6819      	ldr	r1, [r3, #0]
 8005d72:	780a      	ldrb	r2, [r1, #0]
 8005d74:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8005d78:	2b21      	cmp	r3, #33	; 0x21
 8005d7a:	d112      	bne.n	8005da2 <Mass_NoData_Setup+0x36>
      && (RequestNo == MASS_STORAGE_RESET) && (pInformation->USBwValue == 0)
 8005d7c:	28ff      	cmp	r0, #255	; 0xff
 8005d7e:	d110      	bne.n	8005da2 <Mass_NoData_Setup+0x36>
 8005d80:	8848      	ldrh	r0, [r1, #2]
 8005d82:	b970      	cbnz	r0, 8005da2 <Mass_NoData_Setup+0x36>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x00))
 8005d84:	684c      	ldr	r4, [r1, #4]
 8005d86:	b964      	cbnz	r4, 8005da2 <Mass_NoData_Setup+0x36>
  
    /* Init EP2 OUT as Bulk endpoint */
    OTG_DEV_EP_Init(EP2_OUT, OTG_DEV_EP_TYPE_BULK, BULK_MAX_PACKET_SIZE);     
   #else
    /* Initialize Endpoint 1 */
    ClearDTOG_TX(ENDP1);
 8005d88:	2001      	movs	r0, #1
 8005d8a:	f001 fcbc 	bl	8007706 <ClearDTOG_TX>

    /* Initialize Endpoint 2 */
    ClearDTOG_RX(ENDP2);
 8005d8e:	2002      	movs	r0, #2
 8005d90:	f001 fca7 	bl	80076e2 <ClearDTOG_RX>
   #endif /* STM32F10X_CL */

    /*initialize the CBW signature to enable the clear feature*/
    CBW.dSignature = BOT_CBW_SIGNATURE;
 8005d94:	4905      	ldr	r1, [pc, #20]	; (8005dac <Mass_NoData_Setup+0x40>)
 8005d96:	4a06      	ldr	r2, [pc, #24]	; (8005db0 <Mass_NoData_Setup+0x44>)
 8005d98:	6011      	str	r1, [r2, #0]
    Bot_State = BOT_IDLE;
 8005d9a:	4b06      	ldr	r3, [pc, #24]	; (8005db4 <Mass_NoData_Setup+0x48>)
 8005d9c:	701c      	strb	r4, [r3, #0]
 8005d9e:	4620      	mov	r0, r4
 8005da0:	bd10      	pop	{r4, pc}

    return USB_SUCCESS;
  }
  return USB_UNSUPPORT;
 8005da2:	2002      	movs	r0, #2
}
 8005da4:	bd10      	pop	{r4, pc}
 8005da6:	bf00      	nop
 8005da8:	200016c0 	.word	0x200016c0
 8005dac:	43425355 	.word	0x43425355
 8005db0:	2000161c 	.word	0x2000161c
 8005db4:	2000163c 	.word	0x2000163c

08005db8 <Mass_SetConfiguration>:
/*! 
    @brief	Handle the SetConfiguration request.
*/
/**************************************************************************/
void Mass_SetConfiguration(void)
{
 8005db8:	b508      	push	{r3, lr}
  if (pInformation->Current_Configuration != 0)
 8005dba:	4b08      	ldr	r3, [pc, #32]	; (8005ddc <Mass_SetConfiguration+0x24>)
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	7a81      	ldrb	r1, [r0, #10]
 8005dc0:	b159      	cbz	r1, 8005dda <Mass_SetConfiguration+0x22>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8005dc2:	2205      	movs	r2, #5
 8005dc4:	4b06      	ldr	r3, [pc, #24]	; (8005de0 <Mass_SetConfiguration+0x28>)
 8005dc6:	601a      	str	r2, [r3, #0]
    OTG_DEV_EP_Init(EP1_IN, OTG_DEV_EP_TYPE_BULK, BULK_MAX_PACKET_SIZE);
  
    /* Init EP2 OUT as Bulk endpoint */
    OTG_DEV_EP_Init(EP2_OUT, OTG_DEV_EP_TYPE_BULK, BULK_MAX_PACKET_SIZE);     
#else    
    ClearDTOG_TX(ENDP1);
 8005dc8:	2001      	movs	r0, #1
 8005dca:	f001 fc9c 	bl	8007706 <ClearDTOG_TX>
    ClearDTOG_RX(ENDP2);
 8005dce:	2002      	movs	r0, #2
 8005dd0:	f001 fc87 	bl	80076e2 <ClearDTOG_RX>
#endif /* STM32F10X_CL */

    Bot_State = BOT_IDLE; /* set the Bot state machine to the IDLE state */
 8005dd4:	2000      	movs	r0, #0
 8005dd6:	4903      	ldr	r1, [pc, #12]	; (8005de4 <Mass_SetConfiguration+0x2c>)
 8005dd8:	7008      	strb	r0, [r1, #0]
 8005dda:	bd08      	pop	{r3, pc}
 8005ddc:	200016c0 	.word	0x200016c0
 8005de0:	20001324 	.word	0x20001324
 8005de4:	2000163c 	.word	0x2000163c

08005de8 <Mass_Data_Setup>:
RESULT Mass_Data_Setup(uint8_t RequestNo)
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;
  if ((Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8005de8:	4b0b      	ldr	r3, [pc, #44]	; (8005e18 <Mass_Data_Setup+0x30>)
 8005dea:	6819      	ldr	r1, [r3, #0]
 8005dec:	780a      	ldrb	r2, [r1, #0]
 8005dee:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8005df2:	2b21      	cmp	r3, #33	; 0x21
 8005df4:	d10d      	bne.n	8005e12 <Mass_Data_Setup+0x2a>
      && (RequestNo == GET_MAX_LUN) && (pInformation->USBwValue == 0)
 8005df6:	28fe      	cmp	r0, #254	; 0xfe
 8005df8:	d10b      	bne.n	8005e12 <Mass_Data_Setup+0x2a>
 8005dfa:	8848      	ldrh	r0, [r1, #2]
 8005dfc:	b948      	cbnz	r0, 8005e12 <Mass_Data_Setup+0x2a>
      && (pInformation->USBwIndex == 0) && (pInformation->USBwLength == 0x01))
 8005dfe:	684a      	ldr	r2, [r1, #4]
 8005e00:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005e04:	d105      	bne.n	8005e12 <Mass_Data_Setup+0x2a>
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8005e06:	4b05      	ldr	r3, [pc, #20]	; (8005e1c <Mass_Data_Setup+0x34>)
 8005e08:	618b      	str	r3, [r1, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8005e0a:	8248      	strh	r0, [r1, #18]
/**************************************************************************/
uint8_t *Get_Max_Lun(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = LUN_DATA_LENGTH;
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	820a      	strh	r2, [r1, #16]
 8005e10:	4770      	bx	lr
  {
    CopyRoutine = Get_Max_Lun;
  }
  else
  {
    return USB_UNSUPPORT;
 8005e12:	2002      	movs	r0, #2
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);

  return USB_SUCCESS;

}
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	200016c0 	.word	0x200016c0
 8005e1c:	08005bcd 	.word	0x08005bcd

08005e20 <MSC_SetStructure>:
    @brief	Install MSC Functions.
*/
/**************************************************************************/
void MSC_SetStructure(void)
{
	Device_Table.Total_Endpoint	= MSC_EP_NUM;
 8005e20:	2203      	movs	r2, #3
 8005e22:	4b1b      	ldr	r3, [pc, #108]	; (8005e90 <MSC_SetStructure+0x70>)
 8005e24:	701a      	strb	r2, [r3, #0]
	xinit						= Mass_init;
 8005e26:	481b      	ldr	r0, [pc, #108]	; (8005e94 <MSC_SetStructure+0x74>)
 8005e28:	491b      	ldr	r1, [pc, #108]	; (8005e98 <MSC_SetStructure+0x78>)
 8005e2a:	6008      	str	r0, [r1, #0]
    xReset 						= Mass_Reset;
 8005e2c:	4a1b      	ldr	r2, [pc, #108]	; (8005e9c <MSC_SetStructure+0x7c>)
 8005e2e:	4b1c      	ldr	r3, [pc, #112]	; (8005ea0 <MSC_SetStructure+0x80>)
 8005e30:	601a      	str	r2, [r3, #0]
    xStatus_In					= Mass_Status_In;
 8005e32:	481c      	ldr	r0, [pc, #112]	; (8005ea4 <MSC_SetStructure+0x84>)
 8005e34:	491c      	ldr	r1, [pc, #112]	; (8005ea8 <MSC_SetStructure+0x88>)
 8005e36:	6008      	str	r0, [r1, #0]
    xStatus_Out					= Mass_Status_Out;
 8005e38:	4a1c      	ldr	r2, [pc, #112]	; (8005eac <MSC_SetStructure+0x8c>)
 8005e3a:	4b1d      	ldr	r3, [pc, #116]	; (8005eb0 <MSC_SetStructure+0x90>)
 8005e3c:	601a      	str	r2, [r3, #0]
    xData_Setup					= Mass_Data_Setup;
 8005e3e:	481d      	ldr	r0, [pc, #116]	; (8005eb4 <MSC_SetStructure+0x94>)
 8005e40:	491d      	ldr	r1, [pc, #116]	; (8005eb8 <MSC_SetStructure+0x98>)
 8005e42:	6008      	str	r0, [r1, #0]
    xNoData_Setup				= Mass_NoData_Setup;
 8005e44:	4a1d      	ldr	r2, [pc, #116]	; (8005ebc <MSC_SetStructure+0x9c>)
 8005e46:	4b1e      	ldr	r3, [pc, #120]	; (8005ec0 <MSC_SetStructure+0xa0>)
 8005e48:	601a      	str	r2, [r3, #0]
    xGet_Interface_Setting		= Mass_Get_Interface_Setting;
 8005e4a:	481e      	ldr	r0, [pc, #120]	; (8005ec4 <MSC_SetStructure+0xa4>)
 8005e4c:	491e      	ldr	r1, [pc, #120]	; (8005ec8 <MSC_SetStructure+0xa8>)
 8005e4e:	6008      	str	r0, [r1, #0]
    xGetDeviceDescriptor		= Mass_GetDeviceDescriptor;
 8005e50:	4a1e      	ldr	r2, [pc, #120]	; (8005ecc <MSC_SetStructure+0xac>)
 8005e52:	4b1f      	ldr	r3, [pc, #124]	; (8005ed0 <MSC_SetStructure+0xb0>)
 8005e54:	601a      	str	r2, [r3, #0]
    xGetConfigDescriptor		= Mass_GetConfigDescriptor;
 8005e56:	481f      	ldr	r0, [pc, #124]	; (8005ed4 <MSC_SetStructure+0xb4>)
 8005e58:	491f      	ldr	r1, [pc, #124]	; (8005ed8 <MSC_SetStructure+0xb8>)
 8005e5a:	6008      	str	r0, [r1, #0]
    xGetStringDescriptor		= Mass_GetStringDescriptor;
 8005e5c:	4a1f      	ldr	r2, [pc, #124]	; (8005edc <MSC_SetStructure+0xbc>)
 8005e5e:	4b20      	ldr	r3, [pc, #128]	; (8005ee0 <MSC_SetStructure+0xc0>)
 8005e60:	601a      	str	r2, [r3, #0]
	
	xGetConfiguration			= Mass_GetConfiguration;
 8005e62:	4820      	ldr	r0, [pc, #128]	; (8005ee4 <MSC_SetStructure+0xc4>)
 8005e64:	4920      	ldr	r1, [pc, #128]	; (8005ee8 <MSC_SetStructure+0xc8>)
 8005e66:	6008      	str	r0, [r1, #0]
    xSetConfiguration			= Mass_SetConfiguration;
 8005e68:	4b20      	ldr	r3, [pc, #128]	; (8005eec <MSC_SetStructure+0xcc>)
 8005e6a:	4a21      	ldr	r2, [pc, #132]	; (8005ef0 <MSC_SetStructure+0xd0>)
 8005e6c:	6013      	str	r3, [r2, #0]
    xGetInterface				= Mass_GetInterface;
 8005e6e:	4921      	ldr	r1, [pc, #132]	; (8005ef4 <MSC_SetStructure+0xd4>)
 8005e70:	6008      	str	r0, [r1, #0]
    xSetInterface				= Mass_SetInterface;
 8005e72:	4b21      	ldr	r3, [pc, #132]	; (8005ef8 <MSC_SetStructure+0xd8>)
 8005e74:	6018      	str	r0, [r3, #0]
    xGetStatus					= Mass_GetStatus;
 8005e76:	4a21      	ldr	r2, [pc, #132]	; (8005efc <MSC_SetStructure+0xdc>)
 8005e78:	6010      	str	r0, [r2, #0]
    xClearFeature				= Mass_ClearFeature;
 8005e7a:	4921      	ldr	r1, [pc, #132]	; (8005f00 <MSC_SetStructure+0xe0>)
 8005e7c:	4b21      	ldr	r3, [pc, #132]	; (8005f04 <MSC_SetStructure+0xe4>)
 8005e7e:	6019      	str	r1, [r3, #0]
    xSetEndPointFeature			= Mass_SetEndPointFeature;
 8005e80:	4a21      	ldr	r2, [pc, #132]	; (8005f08 <MSC_SetStructure+0xe8>)
 8005e82:	6010      	str	r0, [r2, #0]
    xSetDeviceFeature			= Mass_SetDeviceFeature;
 8005e84:	4921      	ldr	r1, [pc, #132]	; (8005f0c <MSC_SetStructure+0xec>)
 8005e86:	6008      	str	r0, [r1, #0]
    xSetDeviceAddress           = Mass_SetDeviceAddress;
 8005e88:	4821      	ldr	r0, [pc, #132]	; (8005f10 <MSC_SetStructure+0xf0>)
 8005e8a:	4b22      	ldr	r3, [pc, #136]	; (8005f14 <MSC_SetStructure+0xf4>)
 8005e8c:	6018      	str	r0, [r3, #0]
 8005e8e:	4770      	bx	lr
 8005e90:	200000bc 	.word	0x200000bc
 8005e94:	08005d3d 	.word	0x08005d3d
 8005e98:	20001384 	.word	0x20001384
 8005e9c:	08005c39 	.word	0x08005c39
 8005ea0:	20001348 	.word	0x20001348
 8005ea4:	08005bbd 	.word	0x08005bbd
 8005ea8:	20001378 	.word	0x20001378
 8005eac:	08005bbf 	.word	0x08005bbf
 8005eb0:	20001388 	.word	0x20001388
 8005eb4:	08005de9 	.word	0x08005de9
 8005eb8:	20001364 	.word	0x20001364
 8005ebc:	08005d6d 	.word	0x08005d6d
 8005ec0:	20001350 	.word	0x20001350
 8005ec4:	08005bc1 	.word	0x08005bc1
 8005ec8:	20001340 	.word	0x20001340
 8005ecc:	08005c11 	.word	0x08005c11
 8005ed0:	20001358 	.word	0x20001358
 8005ed4:	08005c05 	.word	0x08005c05
 8005ed8:	2000135c 	.word	0x2000135c
 8005edc:	08005be5 	.word	0x08005be5
 8005ee0:	20001360 	.word	0x20001360
 8005ee4:	08007305 	.word	0x08007305
 8005ee8:	20001354 	.word	0x20001354
 8005eec:	08005db9 	.word	0x08005db9
 8005ef0:	20001374 	.word	0x20001374
 8005ef4:	20001344 	.word	0x20001344
 8005ef8:	20001380 	.word	0x20001380
 8005efc:	2000134c 	.word	0x2000134c
 8005f00:	08005c1d 	.word	0x08005c1d
 8005f04:	20001370 	.word	0x20001370
 8005f08:	2000137c 	.word	0x2000137c
 8005f0c:	2000136c 	.word	0x2000136c
 8005f10:	08005bb1 	.word	0x08005bb1
 8005f14:	20001368 	.word	0x20001368

08005f18 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8005f18:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8005f1c:	f440 3100 	orr.w	r1, r0, #131072	; 0x20000
 8005f20:	4b01      	ldr	r3, [pc, #4]	; (8005f28 <NVIC_PriorityGroupConfig+0x10>)
 8005f22:	60d9      	str	r1, [r3, #12]
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	e000ed00 	.word	0xe000ed00

08005f2c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8005f2c:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8005f2e:	78c3      	ldrb	r3, [r0, #3]
 8005f30:	b303      	cbz	r3, 8005f74 <NVIC_Init+0x48>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8005f32:	4c16      	ldr	r4, [pc, #88]	; (8005f8c <NVIC_Init+0x60>)
 8005f34:	68e1      	ldr	r1, [r4, #12]
 8005f36:	43cb      	mvns	r3, r1
 8005f38:	f3c3 2402 	ubfx	r4, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 8005f3c:	f1c4 0204 	rsb	r2, r4, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8005f40:	7841      	ldrb	r1, [r0, #1]
 8005f42:	fa01 f102 	lsl.w	r1, r1, r2
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8005f46:	220f      	movs	r2, #15
 8005f48:	fa22 f204 	lsr.w	r2, r2, r4

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8005f4c:	7884      	ldrb	r4, [r0, #2]
 8005f4e:	4022      	ands	r2, r4
 8005f50:	430a      	orrs	r2, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8005f52:	7803      	ldrb	r3, [r0, #0]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
 8005f54:	0111      	lsls	r1, r2, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8005f56:	b2ca      	uxtb	r2, r1
 8005f58:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8005f5c:	f503 4161 	add.w	r1, r3, #57600	; 0xe100
 8005f60:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005f64:	7800      	ldrb	r0, [r0, #0]
 8005f66:	0941      	lsrs	r1, r0, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8005f68:	f000 031f 	and.w	r3, r0, #31
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	fa02 f003 	lsl.w	r0, r2, r3
 8005f72:	e007      	b.n	8005f84 <NVIC_Init+0x58>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005f74:	7800      	ldrb	r0, [r0, #0]
 8005f76:	0941      	lsrs	r1, r0, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8005f78:	f000 031f 	and.w	r3, r0, #31
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	fa02 f003 	lsl.w	r0, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005f82:	3120      	adds	r1, #32
 8005f84:	4b02      	ldr	r3, [pc, #8]	; (8005f90 <NVIC_Init+0x64>)
 8005f86:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
 8005f8a:	bd10      	pop	{r4, pc}
 8005f8c:	e000ed00 	.word	0xe000ed00
 8005f90:	e000e100 	.word	0xe000e100

08005f94 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8005f94:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8005f98:	f021 027f 	bic.w	r2, r1, #127	; 0x7f
 8005f9c:	4310      	orrs	r0, r2
 8005f9e:	4b01      	ldr	r3, [pc, #4]	; (8005fa4 <NVIC_SetVectorTable+0x10>)
 8005fa0:	6098      	str	r0, [r3, #8]
 8005fa2:	4770      	bx	lr
 8005fa4:	e000ed00 	.word	0xe000ed00

08005fa8 <SysTick_CLKSourceConfig>:
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8005fa8:	2804      	cmp	r0, #4
 8005faa:	4b04      	ldr	r3, [pc, #16]	; (8005fbc <SysTick_CLKSourceConfig+0x14>)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	bf0c      	ite	eq
 8005fb0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8005fb4:	f022 0204 	bicne.w	r2, r2, #4
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	4770      	bx	lr
 8005fbc:	e000e010 	.word	0xe000e010

08005fc0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8005fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8005fc2:	78cb      	ldrb	r3, [r1, #3]
 8005fc4:	f003 040f 	and.w	r4, r3, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8005fc8:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8005fca:	bf44      	itt	mi
 8005fcc:	788a      	ldrbmi	r2, [r1, #2]
 8005fce:	4314      	orrmi	r4, r2
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8005fd0:	780b      	ldrb	r3, [r1, #0]
 8005fd2:	b1eb      	cbz	r3, 8006010 <GPIO_Init+0x50>
  {
    tmpreg = GPIOx->CRL;
 8005fd4:	6802      	ldr	r2, [r0, #0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005fd6:	2300      	movs	r3, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 8005fd8:	2601      	movs	r6, #1
 8005fda:	fa06 f603 	lsl.w	r6, r6, r3
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005fde:	880d      	ldrh	r5, [r1, #0]
 8005fe0:	4035      	ands	r5, r6
      if (currentpin == pos)
 8005fe2:	42b5      	cmp	r5, r6
 8005fe4:	d110      	bne.n	8006008 <GPIO_Init+0x48>
      {
        pos = pinpos << 2;
 8005fe6:	009e      	lsls	r6, r3, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8005fe8:	270f      	movs	r7, #15
 8005fea:	fa07 f706 	lsl.w	r7, r7, r6
        tmpreg &= ~pinmask;
 8005fee:	ea22 0207 	bic.w	r2, r2, r7
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005ff2:	fa04 f606 	lsl.w	r6, r4, r6
 8005ff6:	4332      	orrs	r2, r6
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005ff8:	78ce      	ldrb	r6, [r1, #3]
 8005ffa:	2e28      	cmp	r6, #40	; 0x28
 8005ffc:	d101      	bne.n	8006002 <GPIO_Init+0x42>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8005ffe:	6145      	str	r5, [r0, #20]
 8006000:	e002      	b.n	8006008 <GPIO_Init+0x48>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8006002:	2e48      	cmp	r6, #72	; 0x48
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8006004:	bf08      	it	eq
 8006006:	6105      	streq	r5, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8006008:	3301      	adds	r3, #1
 800600a:	2b08      	cmp	r3, #8
 800600c:	d1e4      	bne.n	8005fd8 <GPIO_Init+0x18>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800600e:	6002      	str	r2, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8006010:	880a      	ldrh	r2, [r1, #0]
 8006012:	2aff      	cmp	r2, #255	; 0xff
 8006014:	d91f      	bls.n	8006056 <GPIO_Init+0x96>
  {
    tmpreg = GPIOx->CRH;
 8006016:	6842      	ldr	r2, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8006018:	2300      	movs	r3, #0
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 800601a:	f103 0508 	add.w	r5, r3, #8
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 800601e:	2601      	movs	r6, #1
 8006020:	fa06 f605 	lsl.w	r6, r6, r5
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8006024:	880d      	ldrh	r5, [r1, #0]
 8006026:	4035      	ands	r5, r6
      if (currentpin == pos)
 8006028:	42b5      	cmp	r5, r6
 800602a:	d110      	bne.n	800604e <GPIO_Init+0x8e>
      {
        pos = pinpos << 2;
 800602c:	009e      	lsls	r6, r3, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800602e:	270f      	movs	r7, #15
 8006030:	fa07 f706 	lsl.w	r7, r7, r6
        tmpreg &= ~pinmask;
 8006034:	ea22 0207 	bic.w	r2, r2, r7
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8006038:	fa04 f606 	lsl.w	r6, r4, r6
 800603c:	4332      	orrs	r2, r6
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800603e:	78ce      	ldrb	r6, [r1, #3]
 8006040:	2e28      	cmp	r6, #40	; 0x28
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8006042:	bf08      	it	eq
 8006044:	6145      	streq	r5, [r0, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8006046:	78ce      	ldrb	r6, [r1, #3]
 8006048:	2e48      	cmp	r6, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800604a:	bf08      	it	eq
 800604c:	6105      	streq	r5, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800604e:	3301      	adds	r3, #1
 8006050:	2b08      	cmp	r3, #8
 8006052:	d1e2      	bne.n	800601a <GPIO_Init+0x5a>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8006054:	6042      	str	r2, [r0, #4]
 8006056:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006058 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8006058:	6883      	ldr	r3, [r0, #8]
 800605a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800605c:	bf0c      	ite	eq
 800605e:	2000      	moveq	r0, #0
 8006060:	2001      	movne	r0, #1
 8006062:	4770      	bx	lr

08006064 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8006064:	6101      	str	r1, [r0, #16]
 8006066:	4770      	bx	lr

08006068 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8006068:	6141      	str	r1, [r0, #20]
 800606a:	4770      	bx	lr

0800606c <FSMC_NORSRAMInit>:
  *         structure that contains the configuration information for 
  *        the FSMC NOR/SRAM specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 800606c:	b510      	push	{r4, lr}
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 800606e:	6802      	ldr	r2, [r0, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8006070:	6881      	ldr	r1, [r0, #8]
 8006072:	6843      	ldr	r3, [r0, #4]
 8006074:	4319      	orrs	r1, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8006076:	68c4      	ldr	r4, [r0, #12]
 8006078:	4321      	orrs	r1, r4
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 800607a:	6903      	ldr	r3, [r0, #16]
 800607c:	4319      	orrs	r1, r3
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 800607e:	6944      	ldr	r4, [r0, #20]
 8006080:	4321      	orrs	r1, r4
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8006082:	6983      	ldr	r3, [r0, #24]
 8006084:	4319      	orrs	r1, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8006086:	69c4      	ldr	r4, [r0, #28]
 8006088:	4321      	orrs	r1, r4
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 800608a:	6a03      	ldr	r3, [r0, #32]
 800608c:	4319      	orrs	r1, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 800608e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006090:	4321      	orrs	r1, r4
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8006092:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006094:	4319      	orrs	r1, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8006096:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8006098:	4321      	orrs	r1, r4
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800609a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800609c:	4319      	orrs	r1, r3
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 800609e:	f04f 4420 	mov.w	r4, #2684354560	; 0xa0000000
 80060a2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;

  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 80060a6:	6882      	ldr	r2, [r0, #8]
 80060a8:	2a08      	cmp	r2, #8
 80060aa:	d106      	bne.n	80060ba <FSMC_NORSRAMInit+0x4e>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 80060ac:	6803      	ldr	r3, [r0, #0]
 80060ae:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80060b2:	f041 0240 	orr.w	r2, r1, #64	; 0x40
 80060b6:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80060ba:	6804      	ldr	r4, [r0, #0]
 80060bc:	3401      	adds	r4, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 80060be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80060c0:	6999      	ldr	r1, [r3, #24]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	4311      	orrs	r1, r2
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 80060c6:	685a      	ldr	r2, [r3, #4]
 80060c8:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 80060cc:	689a      	ldr	r2, [r3, #8]
 80060ce:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 80060d8:	691a      	ldr	r2, [r3, #16]
 80060da:	ea41 5102 	orr.w	r1, r1, r2, lsl #20
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	ea41 6203 	orr.w	r2, r1, r3, lsl #24
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80060e4:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 80060e8:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80060ec:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80060ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060f2:	6802      	ldr	r2, [r0, #0]
 80060f4:	d110      	bne.n	8006118 <FSMC_NORSRAMInit+0xac>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 80060f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80060f8:	6998      	ldr	r0, [r3, #24]
 80060fa:	6819      	ldr	r1, [r3, #0]
 80060fc:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 80060fe:	6859      	ldr	r1, [r3, #4]
 8006100:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8006104:	6899      	ldr	r1, [r3, #8]
 8006106:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 800610a:	6919      	ldr	r1, [r3, #16]
 800610c:	ea40 5001 	orr.w	r0, r0, r1, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8006116:	e001      	b.n	800611c <FSMC_NORSRAMInit+0xb0>
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8006118:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
 800611c:	4901      	ldr	r1, [pc, #4]	; (8006124 <FSMC_NORSRAMInit+0xb8>)
 800611e:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8006122:	bd10      	pop	{r4, pc}
 8006124:	a0000104 	.word	0xa0000104

08006128 <FSMC_NORSRAMCmd>:
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8006128:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800612c:	b121      	cbz	r1, 8006138 <FSMC_NORSRAMCmd+0x10>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 800612e:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8006132:	f041 0201 	orr.w	r2, r1, #1
 8006136:	e003      	b.n	8006140 <FSMC_NORSRAMCmd+0x18>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 8006138:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 800613c:	4a02      	ldr	r2, [pc, #8]	; (8006148 <FSMC_NORSRAMCmd+0x20>)
 800613e:	400a      	ands	r2, r1
 8006140:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	000ffffe 	.word	0x000ffffe

0800614c <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800614c:	4b03      	ldr	r3, [pc, #12]	; (800615c <RCC_PLLConfig+0x10>)
 800614e:	685a      	ldr	r2, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8006150:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8006154:	4310      	orrs	r0, r2
 8006156:	4301      	orrs	r1, r0
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006158:	6059      	str	r1, [r3, #4]
 800615a:	4770      	bx	lr
 800615c:	40021000 	.word	0x40021000

08006160 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8006160:	4b01      	ldr	r3, [pc, #4]	; (8006168 <RCC_PLLCmd+0x8>)
 8006162:	6018      	str	r0, [r3, #0]
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	42420060 	.word	0x42420060

0800616c <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 800616c:	4b03      	ldr	r3, [pc, #12]	; (800617c <RCC_SYSCLKConfig+0x10>)
 800616e:	685a      	ldr	r2, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8006170:	f022 0103 	bic.w	r1, r2, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8006174:	4308      	orrs	r0, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8006176:	6058      	str	r0, [r3, #4]
 8006178:	4770      	bx	lr
 800617a:	bf00      	nop
 800617c:	40021000 	.word	0x40021000

08006180 <RCC_GetSYSCLKSource>:
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8006180:	4b02      	ldr	r3, [pc, #8]	; (800618c <RCC_GetSYSCLKSource+0xc>)
 8006182:	6858      	ldr	r0, [r3, #4]
}
 8006184:	f000 000c 	and.w	r0, r0, #12
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	40021000 	.word	0x40021000

08006190 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8006190:	4b01      	ldr	r3, [pc, #4]	; (8006198 <RCC_USBCLKConfig+0x8>)
 8006192:	6018      	str	r0, [r3, #0]
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	424200d8 	.word	0x424200d8

0800619c <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800619c:	4b06      	ldr	r3, [pc, #24]	; (80061b8 <RCC_LSEConfig+0x1c>)
 800619e:	2200      	movs	r2, #0
 80061a0:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80061a2:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80061a4:	2801      	cmp	r0, #1
 80061a6:	d004      	beq.n	80061b2 <RCC_LSEConfig+0x16>
 80061a8:	2804      	cmp	r0, #4
 80061aa:	d104      	bne.n	80061b6 <RCC_LSEConfig+0x1a>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80061ac:	2005      	movs	r0, #5
 80061ae:	7018      	strb	r0, [r3, #0]
      break;            
 80061b0:	e001      	b.n	80061b6 <RCC_LSEConfig+0x1a>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80061b2:	7018      	strb	r0, [r3, #0]
      break;
 80061b4:	4770      	bx	lr
 80061b6:	4770      	bx	lr
 80061b8:	40021020 	.word	0x40021020

080061bc <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80061bc:	4b02      	ldr	r3, [pc, #8]	; (80061c8 <RCC_RTCCLKConfig+0xc>)
 80061be:	6a1a      	ldr	r2, [r3, #32]
 80061c0:	4310      	orrs	r0, r2
 80061c2:	6218      	str	r0, [r3, #32]
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	40021000 	.word	0x40021000

080061cc <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80061cc:	4b01      	ldr	r3, [pc, #4]	; (80061d4 <RCC_RTCCLKCmd+0x8>)
 80061ce:	6018      	str	r0, [r3, #0]
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	4242043c 	.word	0x4242043c

080061d8 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80061d8:	b510      	push	{r4, lr}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80061da:	4b1f      	ldr	r3, [pc, #124]	; (8006258 <RCC_GetClocksFreq+0x80>)
 80061dc:	685a      	ldr	r2, [r3, #4]
 80061de:	f002 010c 	and.w	r1, r2, #12
  
  switch (tmp)
 80061e2:	2904      	cmp	r1, #4
 80061e4:	d003      	beq.n	80061ee <RCC_GetClocksFreq+0x16>
 80061e6:	2908      	cmp	r1, #8
 80061e8:	d004      	beq.n	80061f4 <RCC_GetClocksFreq+0x1c>
 80061ea:	4a1c      	ldr	r2, [pc, #112]	; (800625c <RCC_GetClocksFreq+0x84>)
 80061ec:	e000      	b.n	80061f0 <RCC_GetClocksFreq+0x18>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80061ee:	4a1c      	ldr	r2, [pc, #112]	; (8006260 <RCC_GetClocksFreq+0x88>)
 80061f0:	6002      	str	r2, [r0, #0]
      break;
 80061f2:	e00f      	b.n	8006214 <RCC_GetClocksFreq+0x3c>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80061f4:	685c      	ldr	r4, [r3, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80061f6:	6859      	ldr	r1, [r3, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80061f8:	f3c4 4283 	ubfx	r2, r4, #18, #4
 80061fc:	1c94      	adds	r4, r2, #2
      
      if (pllsource == 0x00)
 80061fe:	03c9      	lsls	r1, r1, #15
 8006200:	d401      	bmi.n	8006206 <RCC_GetClocksFreq+0x2e>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8006202:	4918      	ldr	r1, [pc, #96]	; (8006264 <RCC_GetClocksFreq+0x8c>)
 8006204:	e004      	b.n	8006210 <RCC_GetClocksFreq+0x38>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	0399      	lsls	r1, r3, #14
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 800620a:	bf4c      	ite	mi
 800620c:	4916      	ldrmi	r1, [pc, #88]	; (8006268 <RCC_GetClocksFreq+0x90>)
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800620e:	4914      	ldrpl	r1, [pc, #80]	; (8006260 <RCC_GetClocksFreq+0x88>)
 8006210:	434c      	muls	r4, r1
 8006212:	6004      	str	r4, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8006214:	4b10      	ldr	r3, [pc, #64]	; (8006258 <RCC_GetClocksFreq+0x80>)
 8006216:	685c      	ldr	r4, [r3, #4]
  tmp = tmp >> 4;
 8006218:	f3c4 1203 	ubfx	r2, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 800621c:	4913      	ldr	r1, [pc, #76]	; (800626c <RCC_GetClocksFreq+0x94>)
 800621e:	5c8c      	ldrb	r4, [r1, r2]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8006220:	6802      	ldr	r2, [r0, #0]
 8006222:	fa22 f204 	lsr.w	r2, r2, r4
 8006226:	6042      	str	r2, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8006228:	685c      	ldr	r4, [r3, #4]
  tmp = tmp >> 8;
 800622a:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 800622e:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8006230:	fa22 f404 	lsr.w	r4, r2, r4
 8006234:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8006236:	685c      	ldr	r4, [r3, #4]
  tmp = tmp >> 11;
 8006238:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 800623c:	5d09      	ldrb	r1, [r1, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800623e:	fa22 f201 	lsr.w	r2, r2, r1
 8006242:	60c2      	str	r2, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8006244:	685b      	ldr	r3, [r3, #4]
  tmp = tmp >> 14;
 8006246:	f3c3 3381 	ubfx	r3, r3, #14, #2
  presc = ADCPrescTable[tmp];
 800624a:	4909      	ldr	r1, [pc, #36]	; (8006270 <RCC_GetClocksFreq+0x98>)
 800624c:	5ccb      	ldrb	r3, [r1, r3]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800624e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006252:	6102      	str	r2, [r0, #16]
 8006254:	bd10      	pop	{r4, pc}
 8006256:	bf00      	nop
 8006258:	40021000 	.word	0x40021000
 800625c:	007a1200 	.word	0x007a1200
 8006260:	00b71b00 	.word	0x00b71b00
 8006264:	003d0900 	.word	0x003d0900
 8006268:	005b8d80 	.word	0x005b8d80
 800626c:	200001b4 	.word	0x200001b4
 8006270:	200001b0 	.word	0x200001b0

08006274 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8006274:	4b04      	ldr	r3, [pc, #16]	; (8006288 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8006276:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006278:	b109      	cbz	r1, 800627e <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800627a:	4310      	orrs	r0, r2
 800627c:	e001      	b.n	8006282 <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800627e:	ea22 0000 	bic.w	r0, r2, r0
 8006282:	6158      	str	r0, [r3, #20]
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	40021000 	.word	0x40021000

0800628c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800628c:	4b04      	ldr	r3, [pc, #16]	; (80062a0 <RCC_APB2PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800628e:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006290:	b109      	cbz	r1, 8006296 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8006292:	4310      	orrs	r0, r2
 8006294:	e001      	b.n	800629a <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8006296:	ea22 0000 	bic.w	r0, r2, r0
 800629a:	6198      	str	r0, [r3, #24]
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop
 80062a0:	40021000 	.word	0x40021000

080062a4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80062a4:	4b04      	ldr	r3, [pc, #16]	; (80062b8 <RCC_APB1PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80062a6:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80062a8:	b109      	cbz	r1, 80062ae <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80062aa:	4310      	orrs	r0, r2
 80062ac:	e001      	b.n	80062b2 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80062ae:	ea22 0000 	bic.w	r0, r2, r0
 80062b2:	61d8      	str	r0, [r3, #28]
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	40021000 	.word	0x40021000

080062bc <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80062bc:	4b01      	ldr	r3, [pc, #4]	; (80062c4 <RCC_BackupResetCmd+0x8>)
 80062be:	6018      	str	r0, [r3, #0]
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	42420440 	.word	0x42420440

080062c8 <RCC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80062c8:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	4a07      	ldr	r2, [pc, #28]	; (80062ec <RCC_GetFlagStatus+0x24>)
 80062ce:	d101      	bne.n	80062d4 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80062d0:	6813      	ldr	r3, [r2, #0]
 80062d2:	e003      	b.n	80062dc <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80062d4:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 80062d6:	bf0c      	ite	eq
 80062d8:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80062da:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80062dc:	f000 001f 	and.w	r0, r0, #31
 80062e0:	fa23 f100 	lsr.w	r1, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80062e4:	f001 0001 	and.w	r0, r1, #1
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	40021000 	.word	0x40021000

080062f0 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80062f0:	b510      	push	{r4, lr}
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80062f2:	6842      	ldr	r2, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80062f4:	f422 2370 	bic.w	r3, r2, #983040	; 0xf0000
 80062f8:	f423 7480 	bic.w	r4, r3, #256	; 0x100
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80062fc:	680a      	ldr	r2, [r1, #0]
 80062fe:	ea44 0302 	orr.w	r3, r4, r2
 8006302:	790c      	ldrb	r4, [r1, #4]
 8006304:	ea43 2204 	orr.w	r2, r3, r4, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8006308:	6042      	str	r2, [r0, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 800630a:	6884      	ldr	r4, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800630c:	688a      	ldr	r2, [r1, #8]
 800630e:	68cb      	ldr	r3, [r1, #12]
 8006310:	431a      	orrs	r2, r3

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 8006312:	4b08      	ldr	r3, [pc, #32]	; (8006334 <ADC_Init+0x44>)
 8006314:	4023      	ands	r3, r4
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8006316:	4313      	orrs	r3, r2
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8006318:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 800631a:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800631e:	6083      	str	r3, [r0, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8006320:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8006322:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8006326:	7c09      	ldrb	r1, [r1, #16]
 8006328:	1e4b      	subs	r3, r1, #1
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 800632a:	b2d9      	uxtb	r1, r3
 800632c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8006330:	62c2      	str	r2, [r0, #44]	; 0x2c
 8006332:	bd10      	pop	{r4, pc}
 8006334:	fff1f7fd 	.word	0xfff1f7fd

08006338 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8006338:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800633a:	b111      	cbz	r1, 8006342 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800633c:	f043 0101 	orr.w	r1, r3, #1
 8006340:	e001      	b.n	8006346 <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8006342:	f023 0101 	bic.w	r1, r3, #1
 8006346:	6081      	str	r1, [r0, #8]
 8006348:	4770      	bx	lr

0800634a <ADC_DMACmd>:
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 800634a:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800634c:	b111      	cbz	r1, 8006354 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 800634e:	f443 7180 	orr.w	r1, r3, #256	; 0x100
 8006352:	e001      	b.n	8006358 <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8006354:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8006358:	6081      	str	r1, [r0, #8]
 800635a:	4770      	bx	lr

0800635c <ADC_ResetCalibration>:
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 800635c:	6883      	ldr	r3, [r0, #8]
 800635e:	f043 0108 	orr.w	r1, r3, #8
 8006362:	6081      	str	r1, [r0, #8]
 8006364:	4770      	bx	lr

08006366 <ADC_GetResetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8006366:	6880      	ldr	r0, [r0, #8]
    /* RSTCAL bit is reset */
    bitstatus = RESET;
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8006368:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800636c:	4770      	bx	lr

0800636e <ADC_StartCalibration>:
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 800636e:	6883      	ldr	r3, [r0, #8]
 8006370:	f043 0104 	orr.w	r1, r3, #4
 8006374:	6081      	str	r1, [r0, #8]
 8006376:	4770      	bx	lr

08006378 <ADC_GetCalibrationStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8006378:	6880      	ldr	r0, [r0, #8]
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
  }
  /* Return the CAL bit status */
  return  bitstatus;
}
 800637a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800637e:	4770      	bx	lr

08006380 <ADC_SoftwareStartConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8006380:	6883      	ldr	r3, [r0, #8]
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006382:	b111      	cbz	r1, 800638a <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8006384:	f443 01a0 	orr.w	r1, r3, #5242880	; 0x500000
 8006388:	e001      	b.n	800638e <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 800638a:	f423 01a0 	bic.w	r1, r3, #5242880	; 0x500000
 800638e:	6081      	str	r1, [r0, #8]
 8006390:	4770      	bx	lr

08006392 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8006392:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8006394:	2909      	cmp	r1, #9
 8006396:	f04f 0403 	mov.w	r4, #3
 800639a:	d90c      	bls.n	80063b6 <ADC_RegularChannelConfig+0x24>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800639c:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 800639e:	434c      	muls	r4, r1
 80063a0:	3c1e      	subs	r4, #30
 80063a2:	2507      	movs	r5, #7
 80063a4:	fa05 f504 	lsl.w	r5, r5, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80063a8:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80063ac:	fa03 f304 	lsl.w	r3, r3, r4
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80063b0:	432b      	orrs	r3, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80063b2:	60c3      	str	r3, [r0, #12]
 80063b4:	e00b      	b.n	80063ce <ADC_RegularChannelConfig+0x3c>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80063b6:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80063b8:	434c      	muls	r4, r1
 80063ba:	2507      	movs	r5, #7
 80063bc:	fa05 f504 	lsl.w	r5, r5, r4
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 80063c0:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80063c4:	fa03 f304 	lsl.w	r3, r3, r4
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80063c8:	ea45 0403 	orr.w	r4, r5, r3
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80063cc:	6104      	str	r4, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80063ce:	2a06      	cmp	r2, #6
 80063d0:	f04f 0305 	mov.w	r3, #5
 80063d4:	d80d      	bhi.n	80063f2 <ADC_RegularChannelConfig+0x60>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80063d6:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80063d8:	3a01      	subs	r2, #1
 80063da:	4353      	muls	r3, r2
 80063dc:	221f      	movs	r2, #31
 80063de:	fa02 f203 	lsl.w	r2, r2, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80063e2:	ea24 0202 	bic.w	r2, r4, r2
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80063e6:	fa01 f103 	lsl.w	r1, r1, r3
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80063ea:	ea42 0301 	orr.w	r3, r2, r1
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80063ee:	6343      	str	r3, [r0, #52]	; 0x34
 80063f0:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80063f2:	2a0c      	cmp	r2, #12
 80063f4:	d80d      	bhi.n	8006412 <ADC_RegularChannelConfig+0x80>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80063f6:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80063f8:	4353      	muls	r3, r2
 80063fa:	3b23      	subs	r3, #35	; 0x23
 80063fc:	221f      	movs	r2, #31
 80063fe:	fa02 f203 	lsl.w	r2, r2, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8006402:	ea24 0202 	bic.w	r2, r4, r2
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8006406:	fa01 f103 	lsl.w	r1, r1, r3
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800640a:	ea42 0301 	orr.w	r3, r2, r1
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800640e:	6303      	str	r3, [r0, #48]	; 0x30
 8006410:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8006412:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8006414:	4353      	muls	r3, r2
 8006416:	3b41      	subs	r3, #65	; 0x41
 8006418:	221f      	movs	r2, #31
 800641a:	fa02 f203 	lsl.w	r2, r2, r3
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800641e:	ea24 0202 	bic.w	r2, r4, r2
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8006422:	fa01 f103 	lsl.w	r1, r1, r3
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8006426:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8006428:	62c1      	str	r1, [r0, #44]	; 0x2c
 800642a:	bd70      	pop	{r4, r5, r6, pc}

0800642c <ADC_ExternalTrigConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 800642c:	6883      	ldr	r3, [r0, #8]
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800642e:	b111      	cbz	r1, 8006436 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8006430:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8006434:	e001      	b.n	800643a <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8006436:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800643a:	6081      	str	r1, [r0, #8]
 800643c:	4770      	bx	lr
	...

08006440 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8006440:	4b04      	ldr	r3, [pc, #16]	; (8006454 <ADC_TempSensorVrefintCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8006442:	689a      	ldr	r2, [r3, #8]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006444:	b110      	cbz	r0, 800644c <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8006446:	f442 0000 	orr.w	r0, r2, #8388608	; 0x800000
 800644a:	e001      	b.n	8006450 <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 800644c:	f422 0000 	bic.w	r0, r2, #8388608	; 0x800000
 8006450:	6098      	str	r0, [r3, #8]
 8006452:	4770      	bx	lr
 8006454:	40012400 	.word	0x40012400

08006458 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8006458:	6802      	ldr	r2, [r0, #0]
 800645a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800645e:	4013      	ands	r3, r2
 8006460:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8006462:	2100      	movs	r1, #0
 8006464:	6001      	str	r1, [r0, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8006466:	6041      	str	r1, [r0, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8006468:	6081      	str	r1, [r0, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 800646a:	60c1      	str	r1, [r0, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 800646c:	4b2a      	ldr	r3, [pc, #168]	; (8006518 <DMA_DeInit+0xc0>)
 800646e:	4298      	cmp	r0, r3
 8006470:	d022      	beq.n	80064b8 <DMA_DeInit+0x60>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel2)
 8006472:	492a      	ldr	r1, [pc, #168]	; (800651c <DMA_DeInit+0xc4>)
 8006474:	4288      	cmp	r0, r1
 8006476:	d029      	beq.n	80064cc <DMA_DeInit+0x74>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel3)
 8006478:	4b29      	ldr	r3, [pc, #164]	; (8006520 <DMA_DeInit+0xc8>)
 800647a:	4298      	cmp	r0, r3
 800647c:	d030      	beq.n	80064e0 <DMA_DeInit+0x88>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel4)
 800647e:	4929      	ldr	r1, [pc, #164]	; (8006524 <DMA_DeInit+0xcc>)
 8006480:	4288      	cmp	r0, r1
 8006482:	d037      	beq.n	80064f4 <DMA_DeInit+0x9c>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel5)
 8006484:	4b28      	ldr	r3, [pc, #160]	; (8006528 <DMA_DeInit+0xd0>)
 8006486:	4298      	cmp	r0, r3
 8006488:	d03e      	beq.n	8006508 <DMA_DeInit+0xb0>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
  }
  else if (DMAy_Channelx == DMA1_Channel6)
 800648a:	4b28      	ldr	r3, [pc, #160]	; (800652c <DMA_DeInit+0xd4>)
 800648c:	4298      	cmp	r0, r3
 800648e:	d106      	bne.n	800649e <DMA_DeInit+0x46>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8006490:	f853 1c68 	ldr.w	r1, [r3, #-104]
 8006494:	f441 0070 	orr.w	r0, r1, #15728640	; 0xf00000
 8006498:	f843 0c68 	str.w	r0, [r3, #-104]
 800649c:	4770      	bx	lr
  }
  else if (DMAy_Channelx == DMA1_Channel7)
 800649e:	4924      	ldr	r1, [pc, #144]	; (8006530 <DMA_DeInit+0xd8>)
 80064a0:	4288      	cmp	r0, r1
 80064a2:	d106      	bne.n	80064b2 <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 80064a4:	f851 0c7c 	ldr.w	r0, [r1, #-124]
 80064a8:	f040 6270 	orr.w	r2, r0, #251658240	; 0xf000000
 80064ac:	f841 2c7c 	str.w	r2, [r1, #-124]
 80064b0:	4770      	bx	lr
  }
  else if (DMAy_Channelx == DMA2_Channel1)
 80064b2:	4b20      	ldr	r3, [pc, #128]	; (8006534 <DMA_DeInit+0xdc>)
 80064b4:	4298      	cmp	r0, r3
 80064b6:	d106      	bne.n	80064c6 <DMA_DeInit+0x6e>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 80064b8:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80064bc:	f042 010f 	orr.w	r1, r2, #15
 80064c0:	f843 1c04 	str.w	r1, [r3, #-4]
 80064c4:	4770      	bx	lr
  }
  else if (DMAy_Channelx == DMA2_Channel2)
 80064c6:	491c      	ldr	r1, [pc, #112]	; (8006538 <DMA_DeInit+0xe0>)
 80064c8:	4288      	cmp	r0, r1
 80064ca:	d106      	bne.n	80064da <DMA_DeInit+0x82>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 80064cc:	f851 3c18 	ldr.w	r3, [r1, #-24]
 80064d0:	f043 00f0 	orr.w	r0, r3, #240	; 0xf0
 80064d4:	f841 0c18 	str.w	r0, [r1, #-24]
 80064d8:	4770      	bx	lr
  }
  else if (DMAy_Channelx == DMA2_Channel3)
 80064da:	4b18      	ldr	r3, [pc, #96]	; (800653c <DMA_DeInit+0xe4>)
 80064dc:	4298      	cmp	r0, r3
 80064de:	d106      	bne.n	80064ee <DMA_DeInit+0x96>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80064e0:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 80064e4:	f442 6170 	orr.w	r1, r2, #3840	; 0xf00
 80064e8:	f843 1c2c 	str.w	r1, [r3, #-44]
 80064ec:	4770      	bx	lr
  }
  else if (DMAy_Channelx == DMA2_Channel4)
 80064ee:	4914      	ldr	r1, [pc, #80]	; (8006540 <DMA_DeInit+0xe8>)
 80064f0:	4288      	cmp	r0, r1
 80064f2:	d106      	bne.n	8006502 <DMA_DeInit+0xaa>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 80064f4:	f851 3c40 	ldr.w	r3, [r1, #-64]
 80064f8:	f443 4070 	orr.w	r0, r3, #61440	; 0xf000
 80064fc:	f841 0c40 	str.w	r0, [r1, #-64]
 8006500:	4770      	bx	lr
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
 8006502:	4b10      	ldr	r3, [pc, #64]	; (8006544 <DMA_DeInit+0xec>)
 8006504:	4298      	cmp	r0, r3
 8006506:	d105      	bne.n	8006514 <DMA_DeInit+0xbc>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8006508:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800650c:	f442 2170 	orr.w	r1, r2, #983040	; 0xf0000
 8006510:	f843 1c54 	str.w	r1, [r3, #-84]
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	40020008 	.word	0x40020008
 800651c:	4002001c 	.word	0x4002001c
 8006520:	40020030 	.word	0x40020030
 8006524:	40020044 	.word	0x40020044
 8006528:	40020058 	.word	0x40020058
 800652c:	4002006c 	.word	0x4002006c
 8006530:	40020080 	.word	0x40020080
 8006534:	40020408 	.word	0x40020408
 8006538:	4002041c 	.word	0x4002041c
 800653c:	40020430 	.word	0x40020430
 8006540:	40020444 	.word	0x40020444
 8006544:	40020458 	.word	0x40020458

08006548 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8006548:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 800654a:	6806      	ldr	r6, [r0, #0]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 800654c:	f426 42ff 	bic.w	r2, r6, #32640	; 0x7f80
 8006550:	f022 0670 	bic.w	r6, r2, #112	; 0x70
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8006554:	6a0d      	ldr	r5, [r1, #32]
 8006556:	688c      	ldr	r4, [r1, #8]
 8006558:	ea45 0304 	orr.w	r3, r5, r4
 800655c:	690a      	ldr	r2, [r1, #16]
 800655e:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8006560:	694c      	ldr	r4, [r1, #20]
 8006562:	4323      	orrs	r3, r4
 8006564:	698a      	ldr	r2, [r1, #24]
 8006566:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8006568:	69cc      	ldr	r4, [r1, #28]
 800656a:	431c      	orrs	r4, r3
 800656c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800656e:	ea44 0203 	orr.w	r2, r4, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8006572:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8006574:	431a      	orrs	r2, r3
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8006576:	4332      	orrs	r2, r6
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8006578:	6002      	str	r2, [r0, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800657a:	68cb      	ldr	r3, [r1, #12]
 800657c:	6043      	str	r3, [r0, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800657e:	680a      	ldr	r2, [r1, #0]
 8006580:	6082      	str	r2, [r0, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8006582:	6849      	ldr	r1, [r1, #4]
 8006584:	60c1      	str	r1, [r0, #12]
 8006586:	bd70      	pop	{r4, r5, r6, pc}

08006588 <DMA_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8006588:	b119      	cbz	r1, 8006592 <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 800658a:	6801      	ldr	r1, [r0, #0]
 800658c:	f041 0301 	orr.w	r3, r1, #1
 8006590:	e003      	b.n	800659a <DMA_Cmd+0x12>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8006592:	6802      	ldr	r2, [r0, #0]
 8006594:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8006598:	4013      	ands	r3, r2
 800659a:	6003      	str	r3, [r0, #0]
 800659c:	4770      	bx	lr
	...

080065a0 <DMA_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80065a0:	00c3      	lsls	r3, r0, #3
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 80065a2:	bf4c      	ite	mi
 80065a4:	4b03      	ldrmi	r3, [pc, #12]	; (80065b4 <DMA_GetFlagStatus+0x14>)
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 80065a6:	4b04      	ldrpl	r3, [pc, #16]	; (80065b8 <DMA_GetFlagStatus+0x18>)
 80065a8:	6819      	ldr	r1, [r3, #0]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 80065aa:	4201      	tst	r1, r0
    bitstatus = RESET;
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
}
 80065ac:	bf0c      	ite	eq
 80065ae:	2000      	moveq	r0, #0
 80065b0:	2001      	movne	r0, #1
 80065b2:	4770      	bx	lr
 80065b4:	40020400 	.word	0x40020400
 80065b8:	40020000 	.word	0x40020000

080065bc <DMA_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 80065bc:	00c2      	lsls	r2, r0, #3
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 80065be:	bf4c      	ite	mi
 80065c0:	4b01      	ldrmi	r3, [pc, #4]	; (80065c8 <DMA_ClearFlag+0xc>)
  }
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
 80065c2:	4b02      	ldrpl	r3, [pc, #8]	; (80065cc <DMA_ClearFlag+0x10>)
 80065c4:	6058      	str	r0, [r3, #4]
 80065c6:	4770      	bx	lr
 80065c8:	40020400 	.word	0x40020400
 80065cc:	40020000 	.word	0x40020000

080065d0 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80065d0:	8803      	ldrh	r3, [r0, #0]
 80065d2:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80065d4:	4a21      	ldr	r2, [pc, #132]	; (800665c <TIM_TimeBaseInit+0x8c>)
 80065d6:	4290      	cmp	r0, r2
 80065d8:	d012      	beq.n	8006600 <TIM_TimeBaseInit+0x30>
 80065da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065de:	4290      	cmp	r0, r2
 80065e0:	d00e      	beq.n	8006600 <TIM_TimeBaseInit+0x30>
 80065e2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80065e6:	d00b      	beq.n	8006600 <TIM_TimeBaseInit+0x30>
 80065e8:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80065ec:	4290      	cmp	r0, r2
 80065ee:	d007      	beq.n	8006600 <TIM_TimeBaseInit+0x30>
 80065f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065f4:	4290      	cmp	r0, r2
 80065f6:	d003      	beq.n	8006600 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80065f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065fc:	4290      	cmp	r0, r2
 80065fe:	d103      	bne.n	8006608 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8006600:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8006604:	884a      	ldrh	r2, [r1, #2]
 8006606:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8006608:	4a15      	ldr	r2, [pc, #84]	; (8006660 <TIM_TimeBaseInit+0x90>)
 800660a:	4290      	cmp	r0, r2
 800660c:	d008      	beq.n	8006620 <TIM_TimeBaseInit+0x50>
 800660e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006612:	4290      	cmp	r0, r2
 8006614:	d004      	beq.n	8006620 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8006616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800661a:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800661c:	88ca      	ldrh	r2, [r1, #6]
 800661e:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8006620:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8006622:	888b      	ldrh	r3, [r1, #4]
 8006624:	8583      	strh	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8006626:	880a      	ldrh	r2, [r1, #0]
 8006628:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800662a:	4b0c      	ldr	r3, [pc, #48]	; (800665c <TIM_TimeBaseInit+0x8c>)
 800662c:	4298      	cmp	r0, r3
 800662e:	d00f      	beq.n	8006650 <TIM_TimeBaseInit+0x80>
 8006630:	f503 6200 	add.w	r2, r3, #2048	; 0x800
 8006634:	4290      	cmp	r0, r2
 8006636:	d00b      	beq.n	8006650 <TIM_TimeBaseInit+0x80>
 8006638:	f502 6340 	add.w	r3, r2, #3072	; 0xc00
 800663c:	4298      	cmp	r0, r3
 800663e:	d007      	beq.n	8006650 <TIM_TimeBaseInit+0x80>
 8006640:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8006644:	4290      	cmp	r0, r2
 8006646:	d003      	beq.n	8006650 <TIM_TimeBaseInit+0x80>
 8006648:	f502 6380 	add.w	r3, r2, #1024	; 0x400
 800664c:	4298      	cmp	r0, r3
 800664e:	d101      	bne.n	8006654 <TIM_TimeBaseInit+0x84>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8006650:	7a09      	ldrb	r1, [r1, #8]
 8006652:	8601      	strh	r1, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8006654:	2201      	movs	r2, #1
 8006656:	8282      	strh	r2, [r0, #20]
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	40012c00 	.word	0x40012c00
 8006660:	40001000 	.word	0x40001000

08006664 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8006664:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006668:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800666a:	2100      	movs	r1, #0
 800666c:	8001      	strh	r1, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800666e:	80c1      	strh	r1, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8006670:	8041      	strh	r1, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8006672:	7201      	strb	r1, [r0, #8]
 8006674:	4770      	bx	lr

08006676 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8006676:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006678:	b119      	cbz	r1, 8006682 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800667a:	b299      	uxth	r1, r3
 800667c:	f041 0301 	orr.w	r3, r1, #1
 8006680:	e003      	b.n	800668a <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8006682:	f023 0101 	bic.w	r1, r3, #1
 8006686:	040a      	lsls	r2, r1, #16
 8006688:	0c13      	lsrs	r3, r2, #16
 800668a:	8003      	strh	r3, [r0, #0]
 800668c:	4770      	bx	lr
	...

08006690 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
 8006690:	4b04      	ldr	r3, [pc, #16]	; (80066a4 <RTC_ITConfig+0x14>)
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RTC->CRH |= RTC_IT;
 8006692:	881a      	ldrh	r2, [r3, #0]
 8006694:	b292      	uxth	r2, r2
{
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8006696:	b109      	cbz	r1, 800669c <RTC_ITConfig+0xc>
  {
    RTC->CRH |= RTC_IT;
 8006698:	4310      	orrs	r0, r2
 800669a:	e001      	b.n	80066a0 <RTC_ITConfig+0x10>
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
 800669c:	ea22 0000 	bic.w	r0, r2, r0
 80066a0:	8018      	strh	r0, [r3, #0]
 80066a2:	4770      	bx	lr
 80066a4:	40002800 	.word	0x40002800

080066a8 <RTC_EnterConfigMode>:
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
 80066a8:	4b03      	ldr	r3, [pc, #12]	; (80066b8 <RTC_EnterConfigMode+0x10>)
 80066aa:	889a      	ldrh	r2, [r3, #4]
 80066ac:	b290      	uxth	r0, r2
 80066ae:	f040 0110 	orr.w	r1, r0, #16
 80066b2:	8099      	strh	r1, [r3, #4]
 80066b4:	4770      	bx	lr
 80066b6:	bf00      	nop
 80066b8:	40002800 	.word	0x40002800

080066bc <RTC_ExitConfigMode>:
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
 80066bc:	4a03      	ldr	r2, [pc, #12]	; (80066cc <RTC_ExitConfigMode+0x10>)
 80066be:	8893      	ldrh	r3, [r2, #4]
 80066c0:	f023 0010 	bic.w	r0, r3, #16
 80066c4:	0401      	lsls	r1, r0, #16
 80066c6:	0c0b      	lsrs	r3, r1, #16
 80066c8:	8093      	strh	r3, [r2, #4]
 80066ca:	4770      	bx	lr
 80066cc:	40002800 	.word	0x40002800

080066d0 <RTC_GetCounter>:
  */
uint32_t RTC_GetCounter(void)
{
  uint16_t high1 = 0, high2 = 0, low = 0;

  high1 = RTC->CNTH;
 80066d0:	4b08      	ldr	r3, [pc, #32]	; (80066f4 <RTC_GetCounter+0x24>)
 80066d2:	8b1a      	ldrh	r2, [r3, #24]
 80066d4:	b292      	uxth	r2, r2
  low   = RTC->CNTL;
 80066d6:	8b98      	ldrh	r0, [r3, #28]
 80066d8:	b280      	uxth	r0, r0
  high2 = RTC->CNTH;
 80066da:	8b19      	ldrh	r1, [r3, #24]
 80066dc:	b289      	uxth	r1, r1

  if (high1 != high2)
 80066de:	428a      	cmp	r2, r1
 80066e0:	d004      	beq.n	80066ec <RTC_GetCounter+0x1c>
  { /* In this case the counter roll over during reading of CNTL and CNTH registers, 
       read again CNTL register then return the counter value */
    return (((uint32_t) high2 << 16 ) | RTC->CNTL);
 80066e2:	8b9b      	ldrh	r3, [r3, #28]
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	ea42 4001 	orr.w	r0, r2, r1, lsl #16
 80066ea:	4770      	bx	lr
  }
  else
  { /* No counter roll over during reading of CNTL and CNTH registers, counter 
       value is equal to first value of CNTL and CNTH */
    return (((uint32_t) high1 << 16 ) | low);
 80066ec:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  }
}
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	40002800 	.word	0x40002800

080066f8 <RTC_SetCounter>:
  * @brief  Sets the RTC counter value.
  * @param  CounterValue: RTC counter new value.
  * @retval None
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
 80066f8:	b510      	push	{r4, lr}
 80066fa:	4604      	mov	r4, r0
  RTC_EnterConfigMode();
 80066fc:	f7ff ffd4 	bl	80066a8 <RTC_EnterConfigMode>
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8006700:	0c22      	lsrs	r2, r4, #16
 8006702:	4b04      	ldr	r3, [pc, #16]	; (8006714 <RTC_SetCounter+0x1c>)
 8006704:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
 8006706:	b2a4      	uxth	r4, r4
 8006708:	839c      	strh	r4, [r3, #28]
  RTC_ExitConfigMode();
}
 800670a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  RTC_EnterConfigMode();
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
  RTC_ExitConfigMode();
 800670e:	f7ff bfd5 	b.w	80066bc <RTC_ExitConfigMode>
 8006712:	bf00      	nop
 8006714:	40002800 	.word	0x40002800

08006718 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
 8006718:	b510      	push	{r4, lr}
 800671a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
 800671c:	f7ff ffc4 	bl	80066a8 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
 8006720:	f3c4 4203 	ubfx	r2, r4, #16, #4
 8006724:	4b03      	ldr	r3, [pc, #12]	; (8006734 <RTC_SetPrescaler+0x1c>)
 8006726:	811a      	strh	r2, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
 8006728:	b2a4      	uxth	r4, r4
 800672a:	819c      	strh	r4, [r3, #12]
  RTC_ExitConfigMode();
}
 800672c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  RTC_EnterConfigMode();
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
  RTC_ExitConfigMode();
 8006730:	f7ff bfc4 	b.w	80066bc <RTC_ExitConfigMode>
 8006734:	40002800 	.word	0x40002800

08006738 <RTC_WaitForLastTask>:
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 8006738:	4b03      	ldr	r3, [pc, #12]	; (8006748 <RTC_WaitForLastTask+0x10>)
 800673a:	8898      	ldrh	r0, [r3, #4]
 800673c:	f000 0120 	and.w	r1, r0, #32
 8006740:	b28a      	uxth	r2, r1
 8006742:	2a00      	cmp	r2, #0
 8006744:	d0f8      	beq.n	8006738 <RTC_WaitForLastTask>
  {
  }
}
 8006746:	4770      	bx	lr
 8006748:	40002800 	.word	0x40002800

0800674c <RTC_WaitForSynchro>:
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 800674c:	4a07      	ldr	r2, [pc, #28]	; (800676c <RTC_WaitForSynchro+0x20>)
 800674e:	8893      	ldrh	r3, [r2, #4]
 8006750:	f023 0008 	bic.w	r0, r3, #8
 8006754:	0401      	lsls	r1, r0, #16
 8006756:	0c0b      	lsrs	r3, r1, #16
 8006758:	8093      	strh	r3, [r2, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 800675a:	4a04      	ldr	r2, [pc, #16]	; (800676c <RTC_WaitForSynchro+0x20>)
 800675c:	8890      	ldrh	r0, [r2, #4]
 800675e:	f000 0108 	and.w	r1, r0, #8
 8006762:	b28b      	uxth	r3, r1
 8006764:	2b00      	cmp	r3, #0
 8006766:	d0f8      	beq.n	800675a <RTC_WaitForSynchro+0xe>
  {
  }
}
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40002800 	.word	0x40002800

08006770 <SDIO_DeInit>:
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
  SDIO->POWER = 0x00000000;
 8006770:	4b06      	ldr	r3, [pc, #24]	; (800678c <SDIO_DeInit+0x1c>)
 8006772:	2200      	movs	r2, #0
 8006774:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR = 0x00000000;
 8006776:	605a      	str	r2, [r3, #4]
  SDIO->ARG = 0x00000000;
 8006778:	609a      	str	r2, [r3, #8]
  SDIO->CMD = 0x00000000;
 800677a:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 800677c:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN = 0x00000000;
 800677e:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL = 0x00000000;
 8006780:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR = 0x00C007FF;
 8006782:	4903      	ldr	r1, [pc, #12]	; (8006790 <SDIO_DeInit+0x20>)
 8006784:	6399      	str	r1, [r3, #56]	; 0x38
  SDIO->MASK = 0x00000000;
 8006786:	63da      	str	r2, [r3, #60]	; 0x3c
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	40018000 	.word	0x40018000
 8006790:	00c007ff 	.word	0x00c007ff

08006794 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8006794:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8006796:	4a0a      	ldr	r2, [pc, #40]	; (80067c0 <SDIO_Init+0x2c>)
 8006798:	6853      	ldr	r3, [r2, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800679a:	6844      	ldr	r4, [r0, #4]
 800679c:	6881      	ldr	r1, [r0, #8]
 800679e:	430c      	orrs	r4, r1
 80067a0:	68c1      	ldr	r1, [r0, #12]
 80067a2:	430c      	orrs	r4, r1
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80067a4:	6801      	ldr	r1, [r0, #0]
 80067a6:	430c      	orrs	r4, r1
 80067a8:	6901      	ldr	r1, [r0, #16]
 80067aa:	4321      	orrs	r1, r4
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80067ac:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80067b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 80067b4:	4319      	orrs	r1, r3
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80067b6:	7d00      	ldrb	r0, [r0, #20]
 80067b8:	4301      	orrs	r1, r0
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 80067ba:	6051      	str	r1, [r2, #4]
 80067bc:	bd10      	pop	{r4, pc}
 80067be:	bf00      	nop
 80067c0:	40018000 	.word	0x40018000

080067c4 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 80067c4:	4b01      	ldr	r3, [pc, #4]	; (80067cc <SDIO_ClockCmd+0x8>)
 80067c6:	6018      	str	r0, [r3, #0]
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	423000a0 	.word	0x423000a0

080067d0 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 80067d0:	4b01      	ldr	r3, [pc, #4]	; (80067d8 <SDIO_SetPowerState+0x8>)
 80067d2:	6018      	str	r0, [r3, #0]
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	40018000 	.word	0x40018000

080067dc <SDIO_GetPowerState>:
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 80067dc:	4b02      	ldr	r3, [pc, #8]	; (80067e8 <SDIO_GetPowerState+0xc>)
 80067de:	6818      	ldr	r0, [r3, #0]
}
 80067e0:	f000 0003 	and.w	r0, r0, #3
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40018000 	.word	0x40018000

080067ec <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 80067ec:	4b04      	ldr	r3, [pc, #16]	; (8006800 <SDIO_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80067ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80067f0:	b109      	cbz	r1, 80067f6 <SDIO_ITConfig+0xa>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80067f2:	4310      	orrs	r0, r2
 80067f4:	e001      	b.n	80067fa <SDIO_ITConfig+0xe>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 80067f6:	ea22 0000 	bic.w	r0, r2, r0
 80067fa:	63d8      	str	r0, [r3, #60]	; 0x3c
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	40018000 	.word	0x40018000

08006804 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8006804:	4b01      	ldr	r3, [pc, #4]	; (800680c <SDIO_DMACmd+0x8>)
 8006806:	6018      	str	r0, [r3, #0]
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	4230058c 	.word	0x4230058c

08006810 <SDIO_SendCommand>:
  * @param  SDIO_CmdInitStruct : pointer to a SDIO_CmdInitTypeDef 
  *         structure that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8006810:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8006812:	6802      	ldr	r2, [r0, #0]
 8006814:	4b08      	ldr	r3, [pc, #32]	; (8006838 <SDIO_SendCommand+0x28>)
 8006816:	609a      	str	r2, [r3, #8]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8006818:	68d9      	ldr	r1, [r3, #12]
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 800681a:	f421 64ff 	bic.w	r4, r1, #2040	; 0x7f8
 800681e:	f024 0207 	bic.w	r2, r4, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006822:	6884      	ldr	r4, [r0, #8]
 8006824:	6841      	ldr	r1, [r0, #4]
 8006826:	430c      	orrs	r4, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8006828:	68c1      	ldr	r1, [r0, #12]
 800682a:	4321      	orrs	r1, r4
 800682c:	6900      	ldr	r0, [r0, #16]
 800682e:	4301      	orrs	r1, r0
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006830:	430a      	orrs	r2, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8006832:	60da      	str	r2, [r3, #12]
 8006834:	bd10      	pop	{r4, pc}
 8006836:	bf00      	nop
 8006838:	40018000 	.word	0x40018000

0800683c <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 800683c:	4b01      	ldr	r3, [pc, #4]	; (8006844 <SDIO_GetCommandResponse+0x8>)
 800683e:	6918      	ldr	r0, [r3, #16]
}
 8006840:	b2c0      	uxtb	r0, r0
 8006842:	4770      	bx	lr
 8006844:	40018000 	.word	0x40018000

08006848 <SDIO_GetResponse>:
  *     @arg SDIO_RESP3: Response Register 3
  *     @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8006848:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 800684a:	2300      	movs	r3, #0
 800684c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 800684e:	4903      	ldr	r1, [pc, #12]	; (800685c <SDIO_GetResponse+0x14>)
 8006850:	1840      	adds	r0, r0, r1
 8006852:	9001      	str	r0, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 8006854:	9a01      	ldr	r2, [sp, #4]
 8006856:	6810      	ldr	r0, [r2, #0]
}
 8006858:	b002      	add	sp, #8
 800685a:	4770      	bx	lr
 800685c:	40018014 	.word	0x40018014

08006860 <SDIO_DataConfig>:
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure that
  *   contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8006860:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8006862:	6802      	ldr	r2, [r0, #0]
 8006864:	4b08      	ldr	r3, [pc, #32]	; (8006888 <SDIO_DataConfig+0x28>)
 8006866:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8006868:	6841      	ldr	r1, [r0, #4]
 800686a:	6299      	str	r1, [r3, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 800686c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 800686e:	f024 04f7 	bic.w	r4, r4, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8006872:	68c2      	ldr	r2, [r0, #12]
 8006874:	6881      	ldr	r1, [r0, #8]
 8006876:	4311      	orrs	r1, r2
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8006878:	6902      	ldr	r2, [r0, #16]
 800687a:	4311      	orrs	r1, r2
 800687c:	6940      	ldr	r0, [r0, #20]
 800687e:	4301      	orrs	r1, r0
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8006880:	4321      	orrs	r1, r4
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8006882:	62d9      	str	r1, [r3, #44]	; 0x2c
 8006884:	bd10      	pop	{r4, pc}
 8006886:	bf00      	nop
 8006888:	40018000 	.word	0x40018000

0800688c <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 800688c:	4b01      	ldr	r3, [pc, #4]	; (8006894 <SDIO_ReadData+0x8>)
 800688e:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8006892:	4770      	bx	lr
 8006894:	40018000 	.word	0x40018000

08006898 <SDIO_WriteData>:
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 8006898:	4b01      	ldr	r3, [pc, #4]	; (80068a0 <SDIO_WriteData+0x8>)
 800689a:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 800689e:	4770      	bx	lr
 80068a0:	40018000 	.word	0x40018000

080068a4 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 80068a4:	4b03      	ldr	r3, [pc, #12]	; (80068b4 <SDIO_GetFlagStatus+0x10>)
 80068a6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80068a8:	4208      	tst	r0, r1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80068aa:	bf0c      	ite	eq
 80068ac:	2000      	moveq	r0, #0
 80068ae:	2001      	movne	r0, #1
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	40018000 	.word	0x40018000

080068b8 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 80068b8:	4b01      	ldr	r3, [pc, #4]	; (80068c0 <SDIO_ClearFlag+0x8>)
 80068ba:	6398      	str	r0, [r3, #56]	; 0x38
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	40018000 	.word	0x40018000

080068c4 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 80068c4:	4b03      	ldr	r3, [pc, #12]	; (80068d4 <SDIO_GetITStatus+0x10>)
 80068c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80068c8:	4208      	tst	r0, r1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80068ca:	bf0c      	ite	eq
 80068cc:	2000      	moveq	r0, #0
 80068ce:	2001      	movne	r0, #1
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	40018000 	.word	0x40018000

080068d8 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 80068d8:	4b01      	ldr	r3, [pc, #4]	; (80068e0 <SDIO_ClearITPendingBit+0x8>)
 80068da:	6398      	str	r0, [r3, #56]	; 0x38
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	40018000 	.word	0x40018000

080068e4 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80068e4:	b530      	push	{r4, r5, lr}
 80068e6:	b087      	sub	sp, #28
 80068e8:	4604      	mov	r4, r0
 80068ea:	460d      	mov	r5, r1
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80068ec:	8a03      	ldrh	r3, [r0, #16]
 80068ee:	b298      	uxth	r0, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80068f0:	f420 5140 	bic.w	r1, r0, #12288	; 0x3000
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80068f4:	88ea      	ldrh	r2, [r5, #6]
 80068f6:	4311      	orrs	r1, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80068f8:	8221      	strh	r1, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80068fa:	89a3      	ldrh	r3, [r4, #12]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80068fc:	8928      	ldrh	r0, [r5, #8]
 80068fe:	88a9      	ldrh	r1, [r5, #4]
 8006900:	ea40 0201 	orr.w	r2, r0, r1
 8006904:	8968      	ldrh	r0, [r5, #10]
 8006906:	4302      	orrs	r2, r0
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006908:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800690c:	f023 010c 	bic.w	r1, r3, #12
 8006910:	0408      	lsls	r0, r1, #16
 8006912:	0c03      	lsrs	r3, r0, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8006914:	431a      	orrs	r2, r3
 8006916:	b291      	uxth	r1, r2
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8006918:	81a1      	strh	r1, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800691a:	8aa0      	ldrh	r0, [r4, #20]
 800691c:	b283      	uxth	r3, r0
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800691e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8006922:	89aa      	ldrh	r2, [r5, #12]
 8006924:	4311      	orrs	r1, r2
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8006926:	82a1      	strh	r1, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8006928:	a801      	add	r0, sp, #4
 800692a:	f7ff fc55 	bl	80061d8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800692e:	4818      	ldr	r0, [pc, #96]	; (8006990 <USART_Init+0xac>)
 8006930:	4284      	cmp	r4, r0
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8006932:	bf0c      	ite	eq
 8006934:	9804      	ldreq	r0, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8006936:	9803      	ldrne	r0, [sp, #12]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8006938:	89a3      	ldrh	r3, [r4, #12]
 800693a:	b219      	sxth	r1, r3
 800693c:	2900      	cmp	r1, #0
 800693e:	f04f 0319 	mov.w	r3, #25
 8006942:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8006944:	fb03 f000 	mul.w	r0, r3, r0
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8006948:	da01      	bge.n	800694e <USART_Init+0x6a>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800694a:	0051      	lsls	r1, r2, #1
 800694c:	e000      	b.n	8006950 <USART_Init+0x6c>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800694e:	0091      	lsls	r1, r2, #2
 8006950:	fbb0 f1f1 	udiv	r1, r0, r1
  }
  tmpreg = (integerdivider / 100) << 4;
 8006954:	2364      	movs	r3, #100	; 0x64
 8006956:	fbb1 f2f3 	udiv	r2, r1, r3
 800695a:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800695c:	0910      	lsrs	r0, r2, #4
 800695e:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8006962:	89a0      	ldrh	r0, [r4, #12]
 8006964:	b200      	sxth	r0, r0
 8006966:	2800      	cmp	r0, #0
 8006968:	da06      	bge.n	8006978 <USART_Init+0x94>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800696a:	00c9      	lsls	r1, r1, #3
 800696c:	3132      	adds	r1, #50	; 0x32
 800696e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006972:	f003 0007 	and.w	r0, r3, #7
 8006976:	e005      	b.n	8006984 <USART_Init+0xa0>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8006978:	0109      	lsls	r1, r1, #4
 800697a:	3132      	adds	r1, #50	; 0x32
 800697c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006980:	f003 000f 	and.w	r0, r3, #15
 8006984:	4302      	orrs	r2, r0
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8006986:	b290      	uxth	r0, r2
 8006988:	8120      	strh	r0, [r4, #8]
}
 800698a:	b007      	add	sp, #28
 800698c:	bd30      	pop	{r4, r5, pc}
 800698e:	bf00      	nop
 8006990:	40013800 	.word	0x40013800

08006994 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8006994:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8006998:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 800699a:	2100      	movs	r1, #0
 800699c:	8081      	strh	r1, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 800699e:	80c1      	strh	r1, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80069a0:	8101      	strh	r1, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80069a2:	220c      	movs	r2, #12
 80069a4:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80069a6:	8181      	strh	r1, [r0, #12]
 80069a8:	4770      	bx	lr

080069aa <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80069aa:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80069ac:	b119      	cbz	r1, 80069b6 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80069ae:	b299      	uxth	r1, r3
 80069b0:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 80069b4:	e003      	b.n	80069be <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80069b6:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80069ba:	040a      	lsls	r2, r1, #16
 80069bc:	0c13      	lsrs	r3, r2, #16
 80069be:	8183      	strh	r3, [r0, #12]
 80069c0:	4770      	bx	lr

080069c2 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80069c2:	b510      	push	{r4, lr}
  }   
  
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80069c4:	f3c1 1342 	ubfx	r3, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 80069c8:	f001 011f 	and.w	r1, r1, #31
 80069cc:	2401      	movs	r4, #1
 80069ce:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80069d2:	42a3      	cmp	r3, r4
 80069d4:	d101      	bne.n	80069da <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80069d6:	300c      	adds	r0, #12
 80069d8:	e004      	b.n	80069e4 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d101      	bne.n	80069e2 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 80069de:	3010      	adds	r0, #16
 80069e0:	e000      	b.n	80069e4 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80069e2:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80069e4:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 80069e6:	b112      	cbz	r2, 80069ee <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80069e8:	ea43 0201 	orr.w	r2, r3, r1
 80069ec:	e001      	b.n	80069f2 <USART_ITConfig+0x30>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80069ee:	ea23 0201 	bic.w	r2, r3, r1
 80069f2:	6002      	str	r2, [r0, #0]
 80069f4:	bd10      	pop	{r4, pc}

080069f6 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80069f6:	05c9      	lsls	r1, r1, #23
 80069f8:	0dca      	lsrs	r2, r1, #23
 80069fa:	8082      	strh	r2, [r0, #4]
 80069fc:	4770      	bx	lr

080069fe <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80069fe:	8880      	ldrh	r0, [r0, #4]
 8006a00:	05c1      	lsls	r1, r0, #23
}
 8006a02:	0dc8      	lsrs	r0, r1, #23
 8006a04:	4770      	bx	lr

08006a06 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8006a06:	8803      	ldrh	r3, [r0, #0]
 8006a08:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8006a0a:	bf0c      	ite	eq
 8006a0c:	2000      	moveq	r0, #0
 8006a0e:	2001      	movne	r0, #1
 8006a10:	4770      	bx	lr

08006a12 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8006a12:	b510      	push	{r4, lr}
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8006a14:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8006a18:	f001 031f 	and.w	r3, r1, #31
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	fa02 f203 	lsl.w	r2, r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006a22:	2c01      	cmp	r4, #1
 8006a24:	d101      	bne.n	8006a2a <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8006a26:	8983      	ldrh	r3, [r0, #12]
 8006a28:	e003      	b.n	8006a32 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8006a2a:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8006a2c:	bf0c      	ite	eq
 8006a2e:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8006a30:	8a83      	ldrhne	r3, [r0, #20]
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8006a36:	8800      	ldrh	r0, [r0, #0]
 8006a38:	b282      	uxth	r2, r0
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8006a3a:	b143      	cbz	r3, 8006a4e <USART_GetITStatus+0x3c>
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 8006a3c:	0a09      	lsrs	r1, r1, #8
 8006a3e:	2301      	movs	r3, #1
 8006a40:	fa03 f001 	lsl.w	r0, r3, r1
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8006a44:	4210      	tst	r0, r2
  {
    bitstatus = SET;
 8006a46:	bf0c      	ite	eq
 8006a48:	2000      	moveq	r0, #0
 8006a4a:	2001      	movne	r0, #1
 8006a4c:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8006a4e:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8006a50:	bd10      	pop	{r4, pc}

08006a52 <BKP_DeInit>:
  * @brief  Deinitializes the BKP peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void BKP_DeInit(void)
{
 8006a52:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 8006a54:	2001      	movs	r0, #1
 8006a56:	f7ff fc31 	bl	80062bc <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
 8006a5a:	2000      	movs	r0, #0
}
 8006a5c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8006a60:	f7ff bc2c 	b.w	80062bc <RCC_BackupResetCmd>

08006a64 <BKP_WriteBackupRegister>:
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @param  Data: data to write
  * @retval None
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
 8006a64:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8006a66:	2300      	movs	r3, #0
 8006a68:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8006a6a:	4a04      	ldr	r2, [pc, #16]	; (8006a7c <BKP_WriteBackupRegister+0x18>)
 8006a6c:	9201      	str	r2, [sp, #4]
  tmp += BKP_DR;
 8006a6e:	9b01      	ldr	r3, [sp, #4]
 8006a70:	18c0      	adds	r0, r0, r3
 8006a72:	9001      	str	r0, [sp, #4]

  *(__IO uint32_t *) tmp = Data;
 8006a74:	9a01      	ldr	r2, [sp, #4]
 8006a76:	6011      	str	r1, [r2, #0]
}
 8006a78:	b002      	add	sp, #8
 8006a7a:	4770      	bx	lr
 8006a7c:	40006c00 	.word	0x40006c00

08006a80 <BKP_ReadBackupRegister>:
  * @param  BKP_DR: specifies the Data Backup Register.
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @retval The content of the specified Data Backup Register
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
 8006a80:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8006a82:	2300      	movs	r3, #0
 8006a84:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8006a86:	4905      	ldr	r1, [pc, #20]	; (8006a9c <BKP_ReadBackupRegister+0x1c>)
 8006a88:	9101      	str	r1, [sp, #4]
  tmp += BKP_DR;
 8006a8a:	9a01      	ldr	r2, [sp, #4]
 8006a8c:	1880      	adds	r0, r0, r2
 8006a8e:	9001      	str	r0, [sp, #4]

  return (*(__IO uint16_t *) tmp);
 8006a90:	9b01      	ldr	r3, [sp, #4]
 8006a92:	8819      	ldrh	r1, [r3, #0]
}
 8006a94:	b288      	uxth	r0, r1
 8006a96:	b002      	add	sp, #8
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	40006c00 	.word	0x40006c00

08006aa0 <PWR_BackupAccessCmd>:
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8006aa0:	4b01      	ldr	r3, [pc, #4]	; (8006aa8 <PWR_BackupAccessCmd+0x8>)
 8006aa2:	6018      	str	r0, [r3, #0]
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	420e0020 	.word	0x420e0020

08006aac <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 8006aac:	b510      	push	{r4, lr}
 8006aae:	4c06      	ldr	r4, [pc, #24]	; (8006ac8 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8006ab0:	b918      	cbnz	r0, 8006aba <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8006ab2:	6823      	ldr	r3, [r4, #0]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8006ab8:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8006aba:	4b04      	ldr	r3, [pc, #16]	; (8006acc <Standard_GetConfiguration+0x20>)
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	6801      	ldr	r1, [r0, #0]
 8006ac0:	4788      	blx	r1
  return (uint8_t *)&pInformation->Current_Configuration;
 8006ac2:	6820      	ldr	r0, [r4, #0]
 8006ac4:	300a      	adds	r0, #10
}
 8006ac6:	bd10      	pop	{r4, pc}
 8006ac8:	200016c0 	.word	0x200016c0
 8006acc:	200016c4 	.word	0x200016c4

08006ad0 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 8006ad0:	b510      	push	{r4, lr}
 8006ad2:	4c06      	ldr	r4, [pc, #24]	; (8006aec <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8006ad4:	b918      	cbnz	r0, 8006ade <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8006adc:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8006ade:	4b04      	ldr	r3, [pc, #16]	; (8006af0 <Standard_GetInterface+0x20>)
 8006ae0:	6818      	ldr	r0, [r3, #0]
 8006ae2:	6881      	ldr	r1, [r0, #8]
 8006ae4:	4788      	blx	r1
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 8006ae6:	6820      	ldr	r0, [r4, #0]
 8006ae8:	300c      	adds	r0, #12
}
 8006aea:	bd10      	pop	{r4, pc}
 8006aec:	200016c0 	.word	0x200016c0
 8006af0:	200016c4 	.word	0x200016c4

08006af4 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 8006af4:	b508      	push	{r3, lr}
 8006af6:	4a23      	ldr	r2, [pc, #140]	; (8006b84 <Standard_GetStatus+0x90>)
  if (Length == 0)
 8006af8:	b918      	cbnz	r0, 8006b02 <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8006afa:	6813      	ldr	r3, [r2, #0]
 8006afc:	2202      	movs	r2, #2
 8006afe:	821a      	strh	r2, [r3, #16]
    return 0;
 8006b00:	bd08      	pop	{r3, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8006b02:	4b21      	ldr	r3, [pc, #132]	; (8006b88 <Standard_GetStatus+0x94>)
 8006b04:	2000      	movs	r0, #0
 8006b06:	8018      	strh	r0, [r3, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8006b08:	6812      	ldr	r2, [r2, #0]
 8006b0a:	7811      	ldrb	r1, [r2, #0]
 8006b0c:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8006b10:	d113      	bne.n	8006b3a <Standard_GetStatus+0x46>
  {
    /*Get Device Status */
    uint8_t Feature = pInformation->Current_Feature;
 8006b12:	7a50      	ldrb	r0, [r2, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8006b14:	f000 0220 	and.w	r2, r0, #32
 8006b18:	b2d1      	uxtb	r1, r2
 8006b1a:	b109      	cbz	r1, 8006b20 <Standard_GetStatus+0x2c>
    {
      SetBit(StatusInfo0, 1);
 8006b1c:	2202      	movs	r2, #2
 8006b1e:	701a      	strb	r2, [r3, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8006b20:	f000 0340 	and.w	r3, r0, #64	; 0x40
 8006b24:	b2d8      	uxtb	r0, r3
 8006b26:	4b18      	ldr	r3, [pc, #96]	; (8006b88 <Standard_GetStatus+0x94>)
 8006b28:	b118      	cbz	r0, 8006b32 <Standard_GetStatus+0x3e>
    {
      SetBit(StatusInfo0, 0);
 8006b2a:	781a      	ldrb	r2, [r3, #0]
 8006b2c:	f042 0101 	orr.w	r1, r2, #1
 8006b30:	e01e      	b.n	8006b70 <Standard_GetStatus+0x7c>
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8006b32:	7819      	ldrb	r1, [r3, #0]
 8006b34:	f021 0101 	bic.w	r1, r1, #1
 8006b38:	e01a      	b.n	8006b70 <Standard_GetStatus+0x7c>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8006b3a:	2901      	cmp	r1, #1
 8006b3c:	d01f      	beq.n	8006b7e <Standard_GetStatus+0x8a>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8006b3e:	2902      	cmp	r1, #2
 8006b40:	d11e      	bne.n	8006b80 <Standard_GetStatus+0x8c>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 8006b42:	7950      	ldrb	r0, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8006b44:	f000 020f 	and.w	r2, r0, #15
    if (ValBit(wIndex0, 7))
 8006b48:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006b4c:	ea4f 0182 	mov.w	r1, r2, lsl #2
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8006b50:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 8006b54:	f500 42b8 	add.w	r2, r0, #23552	; 0x5c00
 8006b58:	6811      	ldr	r1, [r2, #0]
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8006b5a:	d003      	beq.n	8006b64 <Standard_GetStatus+0x70>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8006b5c:	f001 0230 	and.w	r2, r1, #48	; 0x30
 8006b60:	2a10      	cmp	r2, #16
 8006b62:	e003      	b.n	8006b6c <Standard_GetStatus+0x78>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8006b64:	f401 5040 	and.w	r0, r1, #12288	; 0x3000
 8006b68:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8006b6c:	d101      	bne.n	8006b72 <Standard_GetStatus+0x7e>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
 8006b6e:	2101      	movs	r1, #1
 8006b70:	7019      	strb	r1, [r3, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8006b72:	4b06      	ldr	r3, [pc, #24]	; (8006b8c <Standard_GetStatus+0x98>)
 8006b74:	6818      	ldr	r0, [r3, #0]
 8006b76:	6901      	ldr	r1, [r0, #16]
 8006b78:	4788      	blx	r1
  return (uint8_t *)&StatusInfo;
 8006b7a:	4803      	ldr	r0, [pc, #12]	; (8006b88 <Standard_GetStatus+0x94>)
 8006b7c:	bd08      	pop	{r3, pc}
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    return (uint8_t *)&StatusInfo;
 8006b7e:	4618      	mov	r0, r3
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 8006b80:	bd08      	pop	{r3, pc}
 8006b82:	bf00      	nop
 8006b84:	200016c0 	.word	0x200016c0
 8006b88:	2000169e 	.word	0x2000169e
 8006b8c:	200016c4 	.word	0x200016c4

08006b90 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8006b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8006b92:	4b21      	ldr	r3, [pc, #132]	; (8006c18 <DataStageIn+0x88>)
 8006b94:	681c      	ldr	r4, [r3, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 8006b96:	8a23      	ldrh	r3, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;
 8006b98:	7a26      	ldrb	r6, [r4, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8006b9a:	b9a3      	cbnz	r3, 8006bc6 <DataStageIn+0x36>
 8006b9c:	2e04      	cmp	r6, #4
 8006b9e:	d112      	bne.n	8006bc6 <DataStageIn+0x36>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8006ba0:	481e      	ldr	r0, [pc, #120]	; (8006c1c <DataStageIn+0x8c>)
 8006ba2:	7802      	ldrb	r2, [r0, #0]
 8006ba4:	491e      	ldr	r1, [pc, #120]	; (8006c20 <DataStageIn+0x90>)
 8006ba6:	b152      	cbz	r2, 8006bbe <DataStageIn+0x2e>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8006ba8:	4c1e      	ldr	r4, [pc, #120]	; (8006c24 <DataStageIn+0x94>)
 8006baa:	6822      	ldr	r2, [r4, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8006bac:	b294      	uxth	r4, r2
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8006bae:	4a1e      	ldr	r2, [pc, #120]	; (8006c28 <DataStageIn+0x98>)
 8006bb0:	18a2      	adds	r2, r4, r2
 8006bb2:	0052      	lsls	r2, r2, #1
 8006bb4:	6013      	str	r3, [r2, #0]
 8006bb6:	2230      	movs	r2, #48	; 0x30
 8006bb8:	800a      	strh	r2, [r1, #0]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8006bba:	7003      	strb	r3, [r0, #0]
 8006bbc:	e028      	b.n	8006c10 <DataStageIn+0x80>
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 8006bbe:	2610      	movs	r6, #16
 8006bc0:	800e      	strh	r6, [r1, #0]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8006bc2:	2607      	movs	r6, #7
 8006bc4:	e024      	b.n	8006c10 <DataStageIn+0x80>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8006bc6:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8006bc8:	42ab      	cmp	r3, r5
 8006bca:	bf8c      	ite	hi
 8006bcc:	2602      	movhi	r6, #2
 8006bce:	2604      	movls	r6, #4
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8006bd0:	429d      	cmp	r5, r3
 8006bd2:	bf28      	it	cs
 8006bd4:	461d      	movcs	r5, r3
 8006bd6:	69a1      	ldr	r1, [r4, #24]
 8006bd8:	4628      	mov	r0, r5
 8006bda:	4788      	blx	r1
 8006bdc:	4607      	mov	r7, r0
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8006bde:	2000      	movs	r0, #0
 8006be0:	f000 fdc4 	bl	800776c <GetEPTxAddr>
 8006be4:	4601      	mov	r1, r0
 8006be6:	4638      	mov	r0, r7
 8006be8:	462a      	mov	r2, r5
 8006bea:	f000 fcab 	bl	8007544 <UserToPMABufferCopy>

  SetEPTxCount(ENDP0, Length);
 8006bee:	2000      	movs	r0, #0
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	f000 fdd7 	bl	80077a4 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8006bf6:	8a20      	ldrh	r0, [r4, #16]
 8006bf8:	1b42      	subs	r2, r0, r5
 8006bfa:	8222      	strh	r2, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8006bfc:	8a63      	ldrh	r3, [r4, #18]
 8006bfe:	18ed      	adds	r5, r5, r3
 8006c00:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8006c02:	2130      	movs	r1, #48	; 0x30
 8006c04:	4806      	ldr	r0, [pc, #24]	; (8006c20 <DataStageIn+0x90>)
 8006c06:	8001      	strh	r1, [r0, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8006c08:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8006c0c:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <DataStageIn+0x9c>)
 8006c0e:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8006c10:	4b01      	ldr	r3, [pc, #4]	; (8006c18 <DataStageIn+0x88>)
 8006c12:	6818      	ldr	r0, [r3, #0]
 8006c14:	7206      	strb	r6, [r0, #8]
 8006c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c18:	200016c0 	.word	0x200016c0
 8006c1c:	2000169c 	.word	0x2000169c
 8006c20:	200016d2 	.word	0x200016d2
 8006c24:	40005c50 	.word	0x40005c50
 8006c28:	20003002 	.word	0x20003002
 8006c2c:	200016d0 	.word	0x200016d0

08006c30 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8006c30:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8006c32:	4b0a      	ldr	r3, [pc, #40]	; (8006c5c <Standard_SetConfiguration+0x2c>)
 8006c34:	6818      	ldr	r0, [r3, #0]
 8006c36:	78c2      	ldrb	r2, [r0, #3]
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8006c38:	4909      	ldr	r1, [pc, #36]	; (8006c60 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8006c3a:	784b      	ldrb	r3, [r1, #1]
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d30a      	bcc.n	8006c56 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8006c40:	7881      	ldrb	r1, [r0, #2]
 8006c42:	b941      	cbnz	r1, 8006c56 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8006c44:	8884      	ldrh	r4, [r0, #4]
 8006c46:	b934      	cbnz	r4, 8006c56 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8006c48:	7282      	strb	r2, [r0, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8006c4a:	4806      	ldr	r0, [pc, #24]	; (8006c64 <Standard_SetConfiguration+0x34>)
 8006c4c:	6802      	ldr	r2, [r0, #0]
 8006c4e:	6853      	ldr	r3, [r2, #4]
 8006c50:	4798      	blx	r3
    return USB_SUCCESS;
 8006c52:	4620      	mov	r0, r4
 8006c54:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8006c56:	2002      	movs	r0, #2
  }
}
 8006c58:	bd10      	pop	{r4, pc}
 8006c5a:	bf00      	nop
 8006c5c:	200016c0 	.word	0x200016c0
 8006c60:	200000bc 	.word	0x200000bc
 8006c64:	200016c4 	.word	0x200016c4

08006c68 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8006c68:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8006c6a:	4c0e      	ldr	r4, [pc, #56]	; (8006ca4 <Standard_SetInterface+0x3c>)
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	4a0e      	ldr	r2, [pc, #56]	; (8006ca8 <Standard_SetInterface+0x40>)
 8006c70:	6810      	ldr	r0, [r2, #0]
 8006c72:	6982      	ldr	r2, [r0, #24]
 8006c74:	7958      	ldrb	r0, [r3, #5]
 8006c76:	78d9      	ldrb	r1, [r3, #3]
 8006c78:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8006c7a:	6821      	ldr	r1, [r4, #0]
 8006c7c:	7a8b      	ldrb	r3, [r1, #10]
 8006c7e:	b17b      	cbz	r3, 8006ca0 <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8006c80:	b970      	cbnz	r0, 8006ca0 <Standard_SetInterface+0x38>
 8006c82:	7908      	ldrb	r0, [r1, #4]
 8006c84:	b960      	cbnz	r0, 8006ca0 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8006c86:	788d      	ldrb	r5, [r1, #2]
 8006c88:	b955      	cbnz	r5, 8006ca0 <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8006c8a:	4a08      	ldr	r2, [pc, #32]	; (8006cac <Standard_SetInterface+0x44>)
 8006c8c:	6811      	ldr	r1, [r2, #0]
 8006c8e:	68cb      	ldr	r3, [r1, #12]
 8006c90:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8006c92:	6820      	ldr	r0, [r4, #0]
 8006c94:	7942      	ldrb	r2, [r0, #5]
 8006c96:	72c2      	strb	r2, [r0, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8006c98:	78c1      	ldrb	r1, [r0, #3]
 8006c9a:	7301      	strb	r1, [r0, #12]
      return USB_SUCCESS;
 8006c9c:	4628      	mov	r0, r5
 8006c9e:	bd38      	pop	{r3, r4, r5, pc}
    }

  }

  return USB_UNSUPPORT;
 8006ca0:	2002      	movs	r0, #2
}
 8006ca2:	bd38      	pop	{r3, r4, r5, pc}
 8006ca4:	200016c0 	.word	0x200016c0
 8006ca8:	200016cc 	.word	0x200016cc
 8006cac:	200016c4 	.word	0x200016c4

08006cb0 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8006cb0:	b510      	push	{r4, lr}
  uint32_t     Type_Rec = Type_Recipient;
 8006cb2:	4b32      	ldr	r3, [pc, #200]	; (8006d7c <Standard_ClearFeature+0xcc>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8006cb8:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8006cbc:	d104      	bne.n	8006cc8 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8006cbe:	7a5a      	ldrb	r2, [r3, #9]
 8006cc0:	f022 0120 	bic.w	r1, r2, #32
 8006cc4:	7259      	strb	r1, [r3, #9]
    return USB_SUCCESS;
 8006cc6:	bd10      	pop	{r4, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8006cc8:	2802      	cmp	r0, #2
 8006cca:	d155      	bne.n	8006d78 <Standard_ClearFeature+0xc8>
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8006ccc:	885a      	ldrh	r2, [r3, #2]
 8006cce:	2a00      	cmp	r2, #0
 8006cd0:	d153      	bne.n	8006d7a <Standard_ClearFeature+0xca>
        || (pInformation->USBwIndex1 != 0))
 8006cd2:	7919      	ldrb	r1, [r3, #4]
 8006cd4:	2900      	cmp	r1, #0
 8006cd6:	d150      	bne.n	8006d7a <Standard_ClearFeature+0xca>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8006cd8:	795a      	ldrb	r2, [r3, #5]
    rEP = wIndex0 & ~0x80;
 8006cda:	f022 0080 	bic.w	r0, r2, #128	; 0x80
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8006cde:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006ce2:	ea4f 0480 	mov.w	r4, r0, lsl #2
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8006ce6:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000
 8006cea:	f501 44b8 	add.w	r4, r1, #23552	; 0x5c00
 8006cee:	6821      	ldr	r1, [r4, #0]
 8006cf0:	bf14      	ite	ne
 8006cf2:	f001 0130 	andne.w	r1, r1, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8006cf6:	f401 5140 	andeq.w	r1, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8006cfa:	4c21      	ldr	r4, [pc, #132]	; (8006d80 <Standard_ClearFeature+0xd0>)
 8006cfc:	7824      	ldrb	r4, [r4, #0]
 8006cfe:	42a0      	cmp	r0, r4
 8006d00:	d23a      	bcs.n	8006d78 <Standard_ClearFeature+0xc8>
 8006d02:	2900      	cmp	r1, #0
 8006d04:	d038      	beq.n	8006d78 <Standard_ClearFeature+0xc8>
        || (pInformation->Current_Configuration == 0))
 8006d06:	7a9b      	ldrb	r3, [r3, #10]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d035      	beq.n	8006d78 <Standard_ClearFeature+0xc8>
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8006d0c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006d10:	b2d1      	uxtb	r1, r2
 8006d12:	0084      	lsls	r4, r0, #2
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8006d14:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
 8006d18:	f503 44b8 	add.w	r4, r3, #23552	; 0x5c00
 8006d1c:	6822      	ldr	r2, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8006d1e:	b161      	cbz	r1, 8006d3a <Standard_ClearFeature+0x8a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8006d20:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8006d24:	2a10      	cmp	r2, #16
 8006d26:	d121      	bne.n	8006d6c <Standard_ClearFeature+0xbc>
      {
        ClearDTOG_TX(Related_Endpoint);
 8006d28:	b2c4      	uxtb	r4, r0
 8006d2a:	4620      	mov	r0, r4
 8006d2c:	f000 fceb 	bl	8007706 <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8006d30:	4620      	mov	r0, r4
 8006d32:	2130      	movs	r1, #48	; 0x30
 8006d34:	f000 fc4c 	bl	80075d0 <SetEPTxStatus>
 8006d38:	e018      	b.n	8006d6c <Standard_ClearFeature+0xbc>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8006d3a:	f402 5140 	and.w	r1, r2, #12288	; 0x3000
 8006d3e:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8006d42:	d113      	bne.n	8006d6c <Standard_ClearFeature+0xbc>
      {
        if (Related_Endpoint == ENDP0)
 8006d44:	b928      	cbnz	r0, 8006d52 <Standard_ClearFeature+0xa2>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8006d46:	4b0f      	ldr	r3, [pc, #60]	; (8006d84 <Standard_ClearFeature+0xd4>)
 8006d48:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8006d4c:	f000 fd38 	bl	80077c0 <SetEPRxCount>
 8006d50:	e001      	b.n	8006d56 <Standard_ClearFeature+0xa6>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 8006d52:	f000 fcc6 	bl	80076e2 <ClearDTOG_RX>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8006d56:	6820      	ldr	r0, [r4, #0]
 8006d58:	f64b 728f 	movw	r2, #49039	; 0xbf8f
 8006d5c:	4002      	ands	r2, r0
 8006d5e:	f482 5140 	eor.w	r1, r2, #12288	; 0x3000
 8006d62:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 8006d66:	f043 0080 	orr.w	r0, r3, #128	; 0x80
 8006d6a:	6020      	str	r0, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8006d6c:	4906      	ldr	r1, [pc, #24]	; (8006d88 <Standard_ClearFeature+0xd8>)
 8006d6e:	680b      	ldr	r3, [r1, #0]
 8006d70:	6958      	ldr	r0, [r3, #20]
 8006d72:	4780      	blx	r0
    return USB_SUCCESS;
 8006d74:	2000      	movs	r0, #0
 8006d76:	bd10      	pop	{r4, pc}
  }

  return USB_UNSUPPORT;
 8006d78:	2002      	movs	r0, #2
}
 8006d7a:	bd10      	pop	{r4, pc}
 8006d7c:	200016c0 	.word	0x200016c0
 8006d80:	200000bc 	.word	0x200000bc
 8006d84:	2000008c 	.word	0x2000008c
 8006d88:	200016c4 	.word	0x200016c4

08006d8c <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8006d8c:	b510      	push	{r4, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t    Status;

  wIndex0 = pInformation->USBwIndex0;
 8006d8e:	4b1f      	ldr	r3, [pc, #124]	; (8006e0c <Standard_SetEndPointFeature+0x80>)
 8006d90:	6819      	ldr	r1, [r3, #0]
 8006d92:	794a      	ldrb	r2, [r1, #5]
  rEP = wIndex0 & ~0x80;
 8006d94:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8006d98:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006d9c:	ea4f 0083 	mov.w	r0, r3, lsl #2
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8006da0:	f100 4480 	add.w	r4, r0, #1073741824	; 0x40000000
 8006da4:	f504 40b8 	add.w	r0, r4, #23552	; 0x5c00
 8006da8:	6800      	ldr	r0, [r0, #0]
 8006daa:	bf14      	ite	ne
 8006dac:	f000 0030 	andne.w	r0, r0, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8006db0:	f400 5040 	andeq.w	r0, r0, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8006db4:	4c16      	ldr	r4, [pc, #88]	; (8006e10 <Standard_SetEndPointFeature+0x84>)
 8006db6:	7824      	ldrb	r4, [r4, #0]
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	d224      	bcs.n	8006e06 <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8006dbc:	884c      	ldrh	r4, [r1, #2]
 8006dbe:	bb14      	cbnz	r4, 8006e06 <Standard_SetEndPointFeature+0x7a>
 8006dc0:	b308      	cbz	r0, 8006e06 <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8006dc2:	7a89      	ldrb	r1, [r1, #10]
 8006dc4:	b1f9      	cbz	r1, 8006e06 <Standard_SetEndPointFeature+0x7a>
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8006dc6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006dca:	b2d0      	uxtb	r0, r2
 8006dcc:	009b      	lsls	r3, r3, #2
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8006dce:	f103 4180 	add.w	r1, r3, #1073741824	; 0x40000000
 8006dd2:	f501 43b8 	add.w	r3, r1, #23552	; 0x5c00
 8006dd6:	6819      	ldr	r1, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8006dd8:	b128      	cbz	r0, 8006de6 <Standard_SetEndPointFeature+0x5a>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8006dda:	f648 72bf 	movw	r2, #36799	; 0x8fbf
 8006dde:	400a      	ands	r2, r1
 8006de0:	f082 0010 	eor.w	r0, r2, #16
 8006de4:	e004      	b.n	8006df0 <Standard_SetEndPointFeature+0x64>
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8006de6:	f64b 728f 	movw	r2, #49039	; 0xbf8f
 8006dea:	400a      	ands	r2, r1
 8006dec:	f482 5080 	eor.w	r0, r2, #4096	; 0x1000
 8006df0:	f440 4100 	orr.w	r1, r0, #32768	; 0x8000
 8006df4:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8006df8:	6018      	str	r0, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8006dfa:	4b06      	ldr	r3, [pc, #24]	; (8006e14 <Standard_SetEndPointFeature+0x88>)
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	6991      	ldr	r1, [r2, #24]
 8006e00:	4788      	blx	r1
  return USB_SUCCESS;
 8006e02:	2000      	movs	r0, #0
 8006e04:	bd10      	pop	{r4, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8006e06:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8006e08:	bd10      	pop	{r4, pc}
 8006e0a:	bf00      	nop
 8006e0c:	200016c0 	.word	0x200016c0
 8006e10:	200000bc 	.word	0x200000bc
 8006e14:	200016c4 	.word	0x200016c4

08006e18 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8006e18:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8006e1a:	4b06      	ldr	r3, [pc, #24]	; (8006e34 <Standard_SetDeviceFeature+0x1c>)
 8006e1c:	6818      	ldr	r0, [r3, #0]
 8006e1e:	7a42      	ldrb	r2, [r0, #9]
 8006e20:	f042 0120 	orr.w	r1, r2, #32
 8006e24:	7241      	strb	r1, [r0, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8006e26:	4b04      	ldr	r3, [pc, #16]	; (8006e38 <Standard_SetDeviceFeature+0x20>)
 8006e28:	6818      	ldr	r0, [r3, #0]
 8006e2a:	69c2      	ldr	r2, [r0, #28]
 8006e2c:	4790      	blx	r2
  return USB_SUCCESS;
}
 8006e2e:	2000      	movs	r0, #0
 8006e30:	bd08      	pop	{r3, pc}
 8006e32:	bf00      	nop
 8006e34:	200016c0 	.word	0x200016c0
 8006e38:	200016c4 	.word	0x200016c4

08006e3c <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8006e3c:	4b05      	ldr	r3, [pc, #20]	; (8006e54 <Standard_GetDescriptorData+0x18>)
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	8a53      	ldrh	r3, [r2, #18]
  if (Length == 0)
 8006e42:	b918      	cbnz	r0, 8006e4c <Standard_GetDescriptorData+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8006e44:	8889      	ldrh	r1, [r1, #4]
 8006e46:	1acb      	subs	r3, r1, r3
 8006e48:	8213      	strh	r3, [r2, #16]
    return 0;
 8006e4a:	4770      	bx	lr
  }

  return pDesc->Descriptor + wOffset;
 8006e4c:	6808      	ldr	r0, [r1, #0]
 8006e4e:	18c0      	adds	r0, r0, r3
}
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	200016c0 	.word	0x200016c0

08006e58 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 8006e58:	b508      	push	{r3, lr}
   
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8006e5a:	2000      	movs	r0, #0
 8006e5c:	4b0a      	ldr	r3, [pc, #40]	; (8006e88 <Post0_Process+0x30>)
 8006e5e:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8006e62:	f000 fcad 	bl	80077c0 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8006e66:	4809      	ldr	r0, [pc, #36]	; (8006e8c <Post0_Process+0x34>)
 8006e68:	6801      	ldr	r1, [r0, #0]
 8006e6a:	7a08      	ldrb	r0, [r1, #8]
 8006e6c:	2808      	cmp	r0, #8
 8006e6e:	d106      	bne.n	8006e7e <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8006e70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006e74:	4b06      	ldr	r3, [pc, #24]	; (8006e90 <Post0_Process+0x38>)
 8006e76:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8006e78:	2110      	movs	r1, #16
 8006e7a:	4a06      	ldr	r2, [pc, #24]	; (8006e94 <Post0_Process+0x3c>)
 8006e7c:	8011      	strh	r1, [r2, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 8006e7e:	f1b0 0309 	subs.w	r3, r0, #9
 8006e82:	4258      	negs	r0, r3
 8006e84:	4158      	adcs	r0, r3
 8006e86:	bd08      	pop	{r3, pc}
 8006e88:	2000008c 	.word	0x2000008c
 8006e8c:	200016c0 	.word	0x200016c0
 8006e90:	200016d0 	.word	0x200016d0
 8006e94:	200016d2 	.word	0x200016d2

08006e98 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 8006e98:	b570      	push	{r4, r5, r6, lr}
  uint32_t ControlState = pInformation->ControlState;
 8006e9a:	4b2e      	ldr	r3, [pc, #184]	; (8006f54 <Out0_Process+0xbc>)
 8006e9c:	681c      	ldr	r4, [r3, #0]
 8006e9e:	7a20      	ldrb	r0, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8006ea0:	2802      	cmp	r0, #2
 8006ea2:	d04f      	beq.n	8006f44 <Out0_Process+0xac>
 8006ea4:	2804      	cmp	r0, #4
 8006ea6:	d04d      	beq.n	8006f44 <Out0_Process+0xac>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8006ea8:	2803      	cmp	r0, #3
 8006eaa:	d001      	beq.n	8006eb0 <Out0_Process+0x18>
 8006eac:	2805      	cmp	r0, #5
 8006eae:	d143      	bne.n	8006f38 <Out0_Process+0xa0>
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8006eb0:	8a20      	ldrh	r0, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8006eb2:	69a1      	ldr	r1, [r4, #24]
 8006eb4:	b1a9      	cbz	r1, 8006ee2 <Out0_Process+0x4a>
 8006eb6:	b1a0      	cbz	r0, 8006ee2 <Out0_Process+0x4a>
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 8006eb8:	8aa5      	ldrh	r5, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8006eba:	4285      	cmp	r5, r0
 8006ebc:	bf28      	it	cs
 8006ebe:	4605      	movcs	r5, r0
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	4788      	blx	r1
 8006ec4:	4606      	mov	r6, r0
    pEPinfo->Usb_rLength -= Length;
 8006ec6:	8a22      	ldrh	r2, [r4, #16]
 8006ec8:	1b53      	subs	r3, r2, r5
 8006eca:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8006ecc:	8a60      	ldrh	r0, [r4, #18]
 8006ece:	1829      	adds	r1, r5, r0
 8006ed0:	8261      	strh	r1, [r4, #18]
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8006ed2:	2000      	movs	r0, #0
 8006ed4:	f000 fc58 	bl	8007788 <GetEPRxAddr>
 8006ed8:	4601      	mov	r1, r0
 8006eda:	4630      	mov	r0, r6
 8006edc:	462a      	mov	r2, r5
 8006ede:	f000 fb48 	bl	8007572 <PMAToUserBufferCopy>

  }

  if (pEPinfo->Usb_rLength != 0)
 8006ee2:	8a22      	ldrh	r2, [r4, #16]
 8006ee4:	b152      	cbz	r2, 8006efc <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8006ee6:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8006eea:	4b1b      	ldr	r3, [pc, #108]	; (8006f58 <Out0_Process+0xc0>)
 8006eec:	8018      	strh	r0, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8006eee:	2000      	movs	r0, #0
 8006ef0:	4601      	mov	r1, r0
 8006ef2:	f000 fc57 	bl	80077a4 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8006ef6:	2130      	movs	r1, #48	; 0x30
 8006ef8:	4a18      	ldr	r2, [pc, #96]	; (8006f5c <Out0_Process+0xc4>)
 8006efa:	8011      	strh	r1, [r2, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8006efc:	8a20      	ldrh	r0, [r4, #16]
 8006efe:	8aa3      	ldrh	r3, [r4, #20]
 8006f00:	4283      	cmp	r3, r0
 8006f02:	4914      	ldr	r1, [pc, #80]	; (8006f54 <Out0_Process+0xbc>)
 8006f04:	d802      	bhi.n	8006f0c <Out0_Process+0x74>
  {
    pInformation->ControlState = OUT_DATA;
 8006f06:	680b      	ldr	r3, [r1, #0]
 8006f08:	2203      	movs	r2, #3
 8006f0a:	e002      	b.n	8006f12 <Out0_Process+0x7a>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8006f0c:	b118      	cbz	r0, 8006f16 <Out0_Process+0x7e>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8006f0e:	680b      	ldr	r3, [r1, #0]
 8006f10:	2205      	movs	r2, #5
 8006f12:	721a      	strb	r2, [r3, #8]
 8006f14:	e00c      	b.n	8006f30 <Out0_Process+0x98>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8006f16:	680a      	ldr	r2, [r1, #0]
 8006f18:	2306      	movs	r3, #6
 8006f1a:	7213      	strb	r3, [r2, #8]
      USB_StatusIn();
 8006f1c:	4910      	ldr	r1, [pc, #64]	; (8006f60 <Out0_Process+0xc8>)
 8006f1e:	680a      	ldr	r2, [r1, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8006f20:	b293      	uxth	r3, r2
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 8006f22:	4910      	ldr	r1, [pc, #64]	; (8006f64 <Out0_Process+0xcc>)
 8006f24:	185a      	adds	r2, r3, r1
 8006f26:	0053      	lsls	r3, r2, #1
 8006f28:	6018      	str	r0, [r3, #0]
 8006f2a:	2030      	movs	r0, #48	; 0x30
 8006f2c:	490b      	ldr	r1, [pc, #44]	; (8006f5c <Out0_Process+0xc4>)
 8006f2e:	8008      	strh	r0, [r1, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 8006f30:	4808      	ldr	r0, [pc, #32]	; (8006f54 <Out0_Process+0xbc>)
 8006f32:	6801      	ldr	r1, [r0, #0]
 8006f34:	7a0b      	ldrb	r3, [r1, #8]
 8006f36:	e006      	b.n	8006f46 <Out0_Process+0xae>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8006f38:	2807      	cmp	r0, #7
 8006f3a:	d103      	bne.n	8006f44 <Out0_Process+0xac>
  {
    (*pProperty->Process_Status_OUT)();
 8006f3c:	490a      	ldr	r1, [pc, #40]	; (8006f68 <Out0_Process+0xd0>)
 8006f3e:	680a      	ldr	r2, [r1, #0]
 8006f40:	68d3      	ldr	r3, [r2, #12]
 8006f42:	4798      	blx	r3
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 8006f44:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8006f46:	4a03      	ldr	r2, [pc, #12]	; (8006f54 <Out0_Process+0xbc>)
 8006f48:	6810      	ldr	r0, [r2, #0]
 8006f4a:	7203      	strb	r3, [r0, #8]

  return Post0_Process();
}
 8006f4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8006f50:	f7ff bf82 	b.w	8006e58 <Post0_Process>
 8006f54:	200016c0 	.word	0x200016c0
 8006f58:	200016d0 	.word	0x200016d0
 8006f5c:	200016d2 	.word	0x200016d2
 8006f60:	40005c50 	.word	0x40005c50
 8006f64:	20003002 	.word	0x20003002
 8006f68:	200016cc 	.word	0x200016cc

08006f6c <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8006f6c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8006f6e:	4b95      	ldr	r3, [pc, #596]	; (80071c4 <Setup0_Process+0x258>)
 8006f70:	681a      	ldr	r2, [r3, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8006f72:	b290      	uxth	r0, r2
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8006f74:	4994      	ldr	r1, [pc, #592]	; (80071c8 <Setup0_Process+0x25c>)
 8006f76:	1844      	adds	r4, r0, r1
 8006f78:	0065      	lsls	r5, r4, #1
 8006f7a:	6828      	ldr	r0, [r5, #0]

  if (pInformation->ControlState != PAUSE)
 8006f7c:	4c93      	ldr	r4, [pc, #588]	; (80071cc <Setup0_Process+0x260>)
 8006f7e:	6823      	ldr	r3, [r4, #0]
 8006f80:	7a1a      	ldrb	r2, [r3, #8]
 8006f82:	2a09      	cmp	r2, #9
 8006f84:	d017      	beq.n	8006fb6 <Setup0_Process+0x4a>
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8006f86:	b286      	uxth	r6, r0
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8006f88:	0071      	lsls	r1, r6, #1
 8006f8a:	f101 4580 	add.w	r5, r1, #1073741824	; 0x40000000
 8006f8e:	f505 45c0 	add.w	r5, r5, #24576	; 0x6000

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8006f92:	7828      	ldrb	r0, [r5, #0]
 8006f94:	7018      	strb	r0, [r3, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8006f96:	6823      	ldr	r3, [r4, #0]
 8006f98:	786a      	ldrb	r2, [r5, #1]
 8006f9a:	705a      	strb	r2, [r3, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8006f9c:	6826      	ldr	r6, [r4, #0]
 8006f9e:	88a8      	ldrh	r0, [r5, #4]
 8006fa0:	f000 fcdb 	bl	800795a <ByteSwap>
 8006fa4:	8070      	strh	r0, [r6, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8006fa6:	6826      	ldr	r6, [r4, #0]
 8006fa8:	8928      	ldrh	r0, [r5, #8]
 8006faa:	f000 fcd6 	bl	800795a <ByteSwap>
 8006fae:	80b0      	strh	r0, [r6, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8006fb0:	89a9      	ldrh	r1, [r5, #12]
 8006fb2:	6824      	ldr	r4, [r4, #0]
 8006fb4:	80e1      	strh	r1, [r4, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8006fb6:	4d85      	ldr	r5, [pc, #532]	; (80071cc <Setup0_Process+0x260>)
 8006fb8:	6828      	ldr	r0, [r5, #0]
 8006fba:	2301      	movs	r3, #1
 8006fbc:	7203      	strb	r3, [r0, #8]
  if (pInformation->USBwLength == 0)
 8006fbe:	88c2      	ldrh	r2, [r0, #6]
 8006fc0:	7844      	ldrb	r4, [r0, #1]
 8006fc2:	2a00      	cmp	r2, #0
 8006fc4:	d164      	bne.n	8007090 <Setup0_Process+0x124>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8006fc6:	7803      	ldrb	r3, [r0, #0]
 8006fc8:	f013 027f 	ands.w	r2, r3, #127	; 0x7f
 8006fcc:	d138      	bne.n	8007040 <Setup0_Process+0xd4>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8006fce:	2c09      	cmp	r4, #9
 8006fd0:	d102      	bne.n	8006fd8 <Setup0_Process+0x6c>
    {
      Result = Standard_SetConfiguration();
 8006fd2:	f7ff fe2d 	bl	8006c30 <Standard_SetConfiguration>
 8006fd6:	e045      	b.n	8007064 <Setup0_Process+0xf8>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8006fd8:	2c05      	cmp	r4, #5
 8006fda:	d10f      	bne.n	8006ffc <Setup0_Process+0x90>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8006fdc:	f990 2003 	ldrsb.w	r2, [r0, #3]
 8006fe0:	2a00      	cmp	r2, #0
 8006fe2:	da01      	bge.n	8006fe8 <Setup0_Process+0x7c>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8006fe4:	2108      	movs	r1, #8
 8006fe6:	e04f      	b.n	8007088 <Setup0_Process+0x11c>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8006fe8:	7881      	ldrb	r1, [r0, #2]
 8006fea:	2900      	cmp	r1, #0
 8006fec:	d1fa      	bne.n	8006fe4 <Setup0_Process+0x78>
          || (pInformation->USBwIndex != 0)
 8006fee:	8883      	ldrh	r3, [r0, #4]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1f7      	bne.n	8006fe4 <Setup0_Process+0x78>
          || (pInformation->Current_Configuration != 0))
 8006ff4:	7a80      	ldrb	r0, [r0, #10]
 8006ff6:	2800      	cmp	r0, #0
 8006ff8:	d038      	beq.n	800706c <Setup0_Process+0x100>
 8006ffa:	e7f3      	b.n	8006fe4 <Setup0_Process+0x78>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8006ffc:	2c03      	cmp	r4, #3
 8006ffe:	d110      	bne.n	8007022 <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP) \
 8007000:	78c3      	ldrb	r3, [r0, #3]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d007      	beq.n	8007016 <Setup0_Process+0xaa>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8007006:	4a72      	ldr	r2, [pc, #456]	; (80071d0 <Setup0_Process+0x264>)
 8007008:	6811      	ldr	r1, [r2, #0]
 800700a:	694b      	ldr	r3, [r1, #20]
 800700c:	4620      	mov	r0, r4
 800700e:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8007010:	2803      	cmp	r0, #3
 8007012:	d129      	bne.n	8007068 <Setup0_Process+0xfc>
 8007014:	e037      	b.n	8007086 <Setup0_Process+0x11a>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP) \
          && (pInformation->USBwIndex == 0))
 8007016:	8880      	ldrh	r0, [r0, #4]
 8007018:	2800      	cmp	r0, #0
 800701a:	d1f4      	bne.n	8007006 <Setup0_Process+0x9a>
      {
        Result = Standard_SetDeviceFeature();
 800701c:	f7ff fefc 	bl	8006e18 <Standard_SetDeviceFeature>
 8007020:	e020      	b.n	8007064 <Setup0_Process+0xf8>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8007022:	2c01      	cmp	r4, #1
 8007024:	d1ef      	bne.n	8007006 <Setup0_Process+0x9a>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8007026:	78c1      	ldrb	r1, [r0, #3]
 8007028:	2901      	cmp	r1, #1
 800702a:	d1ec      	bne.n	8007006 <Setup0_Process+0x9a>
          && pInformation->USBwIndex == 0
 800702c:	8883      	ldrh	r3, [r0, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1e9      	bne.n	8007006 <Setup0_Process+0x9a>
          && ValBit(pInformation->Current_Feature, 5))
 8007032:	7a40      	ldrb	r0, [r0, #9]
 8007034:	f000 0220 	and.w	r2, r0, #32
 8007038:	b2d1      	uxtb	r1, r2
 800703a:	2900      	cmp	r1, #0
 800703c:	d0e3      	beq.n	8007006 <Setup0_Process+0x9a>
 800703e:	e00a      	b.n	8007056 <Setup0_Process+0xea>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8007040:	2a01      	cmp	r2, #1
 8007042:	d104      	bne.n	800704e <Setup0_Process+0xe2>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8007044:	2c0b      	cmp	r4, #11
 8007046:	d1de      	bne.n	8007006 <Setup0_Process+0x9a>
    {
      Result = Standard_SetInterface();
 8007048:	f7ff fe0e 	bl	8006c68 <Standard_SetInterface>
 800704c:	e00a      	b.n	8007064 <Setup0_Process+0xf8>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800704e:	2a02      	cmp	r2, #2
 8007050:	d1d9      	bne.n	8007006 <Setup0_Process+0x9a>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8007052:	2c01      	cmp	r4, #1
 8007054:	d102      	bne.n	800705c <Setup0_Process+0xf0>
    {
      Result = Standard_ClearFeature();
 8007056:	f7ff fe2b 	bl	8006cb0 <Standard_ClearFeature>
 800705a:	e003      	b.n	8007064 <Setup0_Process+0xf8>
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 800705c:	2c03      	cmp	r4, #3
 800705e:	d1d2      	bne.n	8007006 <Setup0_Process+0x9a>
    {
      Result = Standard_SetEndPointFeature();
 8007060:	f7ff fe94 	bl	8006d8c <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8007064:	b110      	cbz	r0, 800706c <Setup0_Process+0x100>
 8007066:	e7ce      	b.n	8007006 <Setup0_Process+0x9a>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8007068:	2800      	cmp	r0, #0
 800706a:	d1bb      	bne.n	8006fe4 <Setup0_Process+0x78>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 800706c:	4855      	ldr	r0, [pc, #340]	; (80071c4 <Setup0_Process+0x258>)
 800706e:	6802      	ldr	r2, [r0, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8007070:	b291      	uxth	r1, r2
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8007072:	4b58      	ldr	r3, [pc, #352]	; (80071d4 <Setup0_Process+0x268>)
 8007074:	18c8      	adds	r0, r1, r3
 8007076:	0041      	lsls	r1, r0, #1
 8007078:	2200      	movs	r2, #0
 800707a:	600a      	str	r2, [r1, #0]
 800707c:	2030      	movs	r0, #48	; 0x30
 800707e:	4b56      	ldr	r3, [pc, #344]	; (80071d8 <Setup0_Process+0x26c>)
 8007080:	8018      	strh	r0, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8007082:	2106      	movs	r1, #6
 8007084:	e000      	b.n	8007088 <Setup0_Process+0x11c>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8007086:	2109      	movs	r1, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8007088:	4a50      	ldr	r2, [pc, #320]	; (80071cc <Setup0_Process+0x260>)
 800708a:	6810      	ldr	r0, [r2, #0]
 800708c:	7201      	strb	r1, [r0, #8]
 800708e:	e0d3      	b.n	8007238 <Setup0_Process+0x2cc>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8007090:	2c06      	cmp	r4, #6
 8007092:	d113      	bne.n	80070bc <Setup0_Process+0x150>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007094:	7802      	ldrb	r2, [r0, #0]
 8007096:	0651      	lsls	r1, r2, #25
 8007098:	d17a      	bne.n	8007190 <Setup0_Process+0x224>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 800709a:	7881      	ldrb	r1, [r0, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
 800709c:	2901      	cmp	r1, #1
 800709e:	4b4c      	ldr	r3, [pc, #304]	; (80071d0 <Setup0_Process+0x264>)
 80070a0:	d102      	bne.n	80070a8 <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	69d1      	ldr	r1, [r2, #28]
 80070a6:	e069      	b.n	800717c <Setup0_Process+0x210>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 80070a8:	2902      	cmp	r1, #2
 80070aa:	d102      	bne.n	80070b2 <Setup0_Process+0x146>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 80070ac:	681c      	ldr	r4, [r3, #0]
 80070ae:	6a21      	ldr	r1, [r4, #32]
 80070b0:	e064      	b.n	800717c <Setup0_Process+0x210>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 80070b2:	2903      	cmp	r1, #3
 80070b4:	d16c      	bne.n	8007190 <Setup0_Process+0x224>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 80070b6:	6818      	ldr	r0, [r3, #0]
 80070b8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80070ba:	e05f      	b.n	800717c <Setup0_Process+0x210>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 80070bc:	2c00      	cmp	r4, #0
 80070be:	d13e      	bne.n	800713e <Setup0_Process+0x1d2>
 80070c0:	8841      	ldrh	r1, [r0, #2]
 80070c2:	2900      	cmp	r1, #0
 80070c4:	d164      	bne.n	8007190 <Setup0_Process+0x224>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 80070c6:	6843      	ldr	r3, [r0, #4]
 80070c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80070cc:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80070d0:	d15e      	bne.n	8007190 <Setup0_Process+0x224>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80070d2:	7804      	ldrb	r4, [r0, #0]
 80070d4:	f014 037f 	ands.w	r3, r4, #127	; 0x7f
 80070d8:	d104      	bne.n	80070e4 <Setup0_Process+0x178>
        && (pInformation->USBwIndex == 0))
 80070da:	8884      	ldrh	r4, [r0, #4]
 80070dc:	2c00      	cmp	r4, #0
 80070de:	f000 80ae 	beq.w	800723e <Setup0_Process+0x2d2>
 80070e2:	e055      	b.n	8007190 <Setup0_Process+0x224>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d10c      	bne.n	8007102 <Setup0_Process+0x196>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 80070e8:	4c39      	ldr	r4, [pc, #228]	; (80071d0 <Setup0_Process+0x264>)
 80070ea:	6822      	ldr	r2, [r4, #0]
 80070ec:	6993      	ldr	r3, [r2, #24]
 80070ee:	7940      	ldrb	r0, [r0, #5]
 80070f0:	4798      	blx	r3
 80070f2:	2800      	cmp	r0, #0
 80070f4:	d14c      	bne.n	8007190 <Setup0_Process+0x224>
          && (pInformation->Current_Configuration != 0))
 80070f6:	6829      	ldr	r1, [r5, #0]
 80070f8:	7a88      	ldrb	r0, [r1, #10]
 80070fa:	2800      	cmp	r0, #0
 80070fc:	f040 809f 	bne.w	800723e <Setup0_Process+0x2d2>
 8007100:	e046      	b.n	8007190 <Setup0_Process+0x224>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8007102:	2b02      	cmp	r3, #2
 8007104:	d144      	bne.n	8007190 <Setup0_Process+0x224>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8007106:	7944      	ldrb	r4, [r0, #5]
 8007108:	f004 010f 	and.w	r1, r4, #15
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 800710c:	f014 0f80 	tst.w	r4, #128	; 0x80
 8007110:	ea4f 0081 	mov.w	r0, r1, lsl #2
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8007114:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8007118:	f502 43b8 	add.w	r3, r2, #23552	; 0x5c00
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	bf14      	ite	ne
 8007120:	f002 0230 	andne.w	r2, r2, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8007124:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8007128:	482c      	ldr	r0, [pc, #176]	; (80071dc <Setup0_Process+0x270>)
 800712a:	7803      	ldrb	r3, [r0, #0]
 800712c:	4299      	cmp	r1, r3
 800712e:	d22f      	bcs.n	8007190 <Setup0_Process+0x224>
 8007130:	f014 0f70 	tst.w	r4, #112	; 0x70
 8007134:	d12c      	bne.n	8007190 <Setup0_Process+0x224>
          && (Status != 0))
 8007136:	2a00      	cmp	r2, #0
 8007138:	f040 8081 	bne.w	800723e <Setup0_Process+0x2d2>
 800713c:	e028      	b.n	8007190 <Setup0_Process+0x224>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 800713e:	2c08      	cmp	r4, #8
 8007140:	d103      	bne.n	800714a <Setup0_Process+0x1de>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8007142:	7800      	ldrb	r0, [r0, #0]
 8007144:	0642      	lsls	r2, r0, #25
 8007146:	d07c      	beq.n	8007242 <Setup0_Process+0x2d6>
 8007148:	e022      	b.n	8007190 <Setup0_Process+0x224>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 800714a:	2c0a      	cmp	r4, #10
 800714c:	d120      	bne.n	8007190 <Setup0_Process+0x224>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 800714e:	7801      	ldrb	r1, [r0, #0]
 8007150:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8007154:	2c01      	cmp	r4, #1
 8007156:	d11b      	bne.n	8007190 <Setup0_Process+0x224>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8007158:	7a83      	ldrb	r3, [r0, #10]
 800715a:	b1cb      	cbz	r3, 8007190 <Setup0_Process+0x224>
 800715c:	8841      	ldrh	r1, [r0, #2]
 800715e:	b9b9      	cbnz	r1, 8007190 <Setup0_Process+0x224>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8007160:	6842      	ldr	r2, [r0, #4]
 8007162:	f422 447f 	bic.w	r4, r2, #65280	; 0xff00
 8007166:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 800716a:	d111      	bne.n	8007190 <Setup0_Process+0x224>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800716c:	4b18      	ldr	r3, [pc, #96]	; (80071d0 <Setup0_Process+0x264>)
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	6994      	ldr	r4, [r2, #24]
 8007172:	7940      	ldrb	r0, [r0, #5]
 8007174:	47a0      	blx	r4
 8007176:	2800      	cmp	r0, #0
 8007178:	d065      	beq.n	8007246 <Setup0_Process+0x2da>
 800717a:	e009      	b.n	8007190 <Setup0_Process+0x224>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 800717c:	b141      	cbz	r1, 8007190 <Setup0_Process+0x224>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 800717e:	4c13      	ldr	r4, [pc, #76]	; (80071cc <Setup0_Process+0x260>)
 8007180:	6820      	ldr	r0, [r4, #0]
 8007182:	2400      	movs	r4, #0
 8007184:	8244      	strh	r4, [r0, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8007186:	6181      	str	r1, [r0, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8007188:	4620      	mov	r0, r4
 800718a:	4788      	blx	r1
    Result = USB_SUCCESS;
 800718c:	4620      	mov	r0, r4
 800718e:	e00a      	b.n	80071a6 <Setup0_Process+0x23a>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8007190:	490f      	ldr	r1, [pc, #60]	; (80071d0 <Setup0_Process+0x264>)
 8007192:	6808      	ldr	r0, [r1, #0]
 8007194:	4c0d      	ldr	r4, [pc, #52]	; (80071cc <Setup0_Process+0x260>)
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	6902      	ldr	r2, [r0, #16]
 800719a:	7858      	ldrb	r0, [r3, #1]
 800719c:	4790      	blx	r2
    if (Result == USB_NOT_READY)
 800719e:	2803      	cmp	r0, #3
 80071a0:	d101      	bne.n	80071a6 <Setup0_Process+0x23a>
    {
      pInformation->ControlState = PAUSE;
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	e006      	b.n	80071b4 <Setup0_Process+0x248>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80071a6:	4909      	ldr	r1, [pc, #36]	; (80071cc <Setup0_Process+0x260>)
 80071a8:	680b      	ldr	r3, [r1, #0]
 80071aa:	8a1a      	ldrh	r2, [r3, #16]
 80071ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80071b0:	428a      	cmp	r2, r1
 80071b2:	d101      	bne.n	80071b8 <Setup0_Process+0x24c>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 80071b4:	2109      	movs	r1, #9
 80071b6:	e003      	b.n	80071c0 <Setup0_Process+0x254>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 80071b8:	2802      	cmp	r0, #2
 80071ba:	d000      	beq.n	80071be <Setup0_Process+0x252>
 80071bc:	b982      	cbnz	r2, 80071e0 <Setup0_Process+0x274>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 80071be:	2108      	movs	r1, #8
 80071c0:	7219      	strb	r1, [r3, #8]
 80071c2:	e039      	b.n	8007238 <Setup0_Process+0x2cc>
 80071c4:	40005c50 	.word	0x40005c50
 80071c8:	20003004 	.word	0x20003004
 80071cc:	200016c0 	.word	0x200016c0
 80071d0:	200016cc 	.word	0x200016cc
 80071d4:	20003002 	.word	0x20003002
 80071d8:	200016d2 	.word	0x200016d2
 80071dc:	200000bc 	.word	0x200000bc
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 80071e0:	f993 0000 	ldrsb.w	r0, [r3]
 80071e4:	2800      	cmp	r0, #0
 80071e6:	da21      	bge.n	800722c <Setup0_Process+0x2c0>
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 80071e8:	88d9      	ldrh	r1, [r3, #6]
 80071ea:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 80071ec:	9801      	ldr	r0, [sp, #4]
 80071ee:	4282      	cmp	r2, r0
 80071f0:	d902      	bls.n	80071f8 <Setup0_Process+0x28c>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 80071f2:	9a01      	ldr	r2, [sp, #4]
 80071f4:	821a      	strh	r2, [r3, #16]
 80071f6:	e011      	b.n	800721c <Setup0_Process+0x2b0>
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 80071f8:	428a      	cmp	r2, r1
 80071fa:	d20f      	bcs.n	800721c <Setup0_Process+0x2b0>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 80071fc:	4913      	ldr	r1, [pc, #76]	; (800724c <Setup0_Process+0x2e0>)
 80071fe:	6808      	ldr	r0, [r1, #0]
 8007200:	f890 102c 	ldrb.w	r1, [r0, #44]	; 0x2c
 8007204:	428a      	cmp	r2, r1
 8007206:	d201      	bcs.n	800720c <Setup0_Process+0x2a0>
      {
        Data_Mul_MaxPacketSize = FALSE;
 8007208:	2100      	movs	r1, #0
 800720a:	e005      	b.n	8007218 <Setup0_Process+0x2ac>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 800720c:	fb92 f0f1 	sdiv	r0, r2, r1
 8007210:	fb01 2210 	mls	r2, r1, r0, r2
 8007214:	b912      	cbnz	r2, 800721c <Setup0_Process+0x2b0>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8007216:	2101      	movs	r1, #1
 8007218:	480d      	ldr	r0, [pc, #52]	; (8007250 <Setup0_Process+0x2e4>)
 800721a:	7001      	strb	r1, [r0, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 800721c:	490b      	ldr	r1, [pc, #44]	; (800724c <Setup0_Process+0x2e0>)
 800721e:	6808      	ldr	r0, [r1, #0]
 8007220:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c
 8007224:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 8007226:	f7ff fcb3 	bl	8006b90 <DataStageIn>
 800722a:	e005      	b.n	8007238 <Setup0_Process+0x2cc>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800722c:	2203      	movs	r2, #3
 800722e:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8007230:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8007234:	4b07      	ldr	r3, [pc, #28]	; (8007254 <Setup0_Process+0x2e8>)
 8007236:	8019      	strh	r1, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8007238:	f7ff fe0e 	bl	8006e58 <Post0_Process>
}
 800723c:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 800723e:	4906      	ldr	r1, [pc, #24]	; (8007258 <Setup0_Process+0x2ec>)
 8007240:	e79d      	b.n	800717e <Setup0_Process+0x212>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 8007242:	4906      	ldr	r1, [pc, #24]	; (800725c <Setup0_Process+0x2f0>)
 8007244:	e79b      	b.n	800717e <Setup0_Process+0x212>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 8007246:	4906      	ldr	r1, [pc, #24]	; (8007260 <Setup0_Process+0x2f4>)
 8007248:	e799      	b.n	800717e <Setup0_Process+0x212>
 800724a:	bf00      	nop
 800724c:	200016cc 	.word	0x200016cc
 8007250:	2000169c 	.word	0x2000169c
 8007254:	200016d0 	.word	0x200016d0
 8007258:	08006af5 	.word	0x08006af5
 800725c:	08006aad 	.word	0x08006aad
 8007260:	08006ad1 	.word	0x08006ad1

08007264 <SetDeviceAddress>:
* Input          : - Val: device address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 8007264:	b570      	push	{r4, r5, r6, lr}
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;
 8007266:	4b0d      	ldr	r3, [pc, #52]	; (800729c <SetDeviceAddress+0x38>)
 8007268:	781c      	ldrb	r4, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800726a:	2300      	movs	r3, #0
 800726c:	42a3      	cmp	r3, r4
 800726e:	d210      	bcs.n	8007292 <SetDeviceAddress+0x2e>
* Description    : Set the device and all the used Endpoints addresses.
* Input          : - Val: device address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
 8007270:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 8007274:	f502 55b8 	add.w	r5, r2, #5888	; 0x1700
 8007278:	00a9      	lsls	r1, r5, #2
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 800727a:	680e      	ldr	r6, [r1, #0]
 800727c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8007280:	f042 0580 	orr.w	r5, r2, #128	; 0x80
 8007284:	f640 720f 	movw	r2, #3855	; 0xf0f
 8007288:	4032      	ands	r2, r6
 800728a:	432a      	orrs	r2, r5
 800728c:	600a      	str	r2, [r1, #0]
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800728e:	3301      	adds	r3, #1
 8007290:	e7ec      	b.n	800726c <SetDeviceAddress+0x8>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */ 
 8007292:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8007296:	4902      	ldr	r1, [pc, #8]	; (80072a0 <SetDeviceAddress+0x3c>)
 8007298:	6008      	str	r0, [r1, #0]
 800729a:	bd70      	pop	{r4, r5, r6, pc}
 800729c:	200000bc 	.word	0x200000bc
 80072a0:	40005c4c 	.word	0x40005c4c

080072a4 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 80072a4:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 80072a6:	4914      	ldr	r1, [pc, #80]	; (80072f8 <In0_Process+0x54>)
 80072a8:	680b      	ldr	r3, [r1, #0]
 80072aa:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80072ac:	2a02      	cmp	r2, #2
 80072ae:	460c      	mov	r4, r1
 80072b0:	d001      	beq.n	80072b6 <In0_Process+0x12>
 80072b2:	2a04      	cmp	r2, #4
 80072b4:	d104      	bne.n	80072c0 <In0_Process+0x1c>
  {
    DataStageIn();
 80072b6:	f7ff fc6b 	bl	8006b90 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 80072ba:	6821      	ldr	r1, [r4, #0]
 80072bc:	7a08      	ldrb	r0, [r1, #8]
 80072be:	e013      	b.n	80072e8 <In0_Process+0x44>
  }

  else if (ControlState == WAIT_STATUS_IN)
 80072c0:	2a06      	cmp	r2, #6
 80072c2:	d110      	bne.n	80072e6 <In0_Process+0x42>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80072c4:	7858      	ldrb	r0, [r3, #1]
 80072c6:	2805      	cmp	r0, #5
 80072c8:	d109      	bne.n	80072de <In0_Process+0x3a>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 80072ca:	7819      	ldrb	r1, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80072cc:	0648      	lsls	r0, r1, #25
 80072ce:	d106      	bne.n	80072de <In0_Process+0x3a>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 80072d0:	78d8      	ldrb	r0, [r3, #3]
 80072d2:	f7ff ffc7 	bl	8007264 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 80072d6:	4b09      	ldr	r3, [pc, #36]	; (80072fc <In0_Process+0x58>)
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	6a10      	ldr	r0, [r2, #32]
 80072dc:	4780      	blx	r0
    }
    (*pProperty->Process_Status_IN)();
 80072de:	4908      	ldr	r1, [pc, #32]	; (8007300 <In0_Process+0x5c>)
 80072e0:	680b      	ldr	r3, [r1, #0]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	4790      	blx	r2
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 80072e6:	2008      	movs	r0, #8
  }

  pInformation->ControlState = ControlState;
 80072e8:	4b03      	ldr	r3, [pc, #12]	; (80072f8 <In0_Process+0x54>)
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	7210      	strb	r0, [r2, #8]

  return Post0_Process();
}
 80072ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80072f2:	f7ff bdb1 	b.w	8006e58 <Post0_Process>
 80072f6:	bf00      	nop
 80072f8:	200016c0 	.word	0x200016c0
 80072fc:	200016c4 	.word	0x200016c4
 8007300:	200016cc 	.word	0x200016cc

08007304 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8007304:	4770      	bx	lr
	...

08007308 <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 8007308:	b508      	push	{r3, lr}
  pInformation = &Device_Info;
 800730a:	4b07      	ldr	r3, [pc, #28]	; (8007328 <USB_Init+0x20>)
 800730c:	4a07      	ldr	r2, [pc, #28]	; (800732c <USB_Init+0x24>)
 800730e:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 8007310:	2002      	movs	r0, #2
 8007312:	7218      	strb	r0, [r3, #8]
  pProperty = &Device_Property;
 8007314:	4b06      	ldr	r3, [pc, #24]	; (8007330 <USB_Init+0x28>)
 8007316:	4907      	ldr	r1, [pc, #28]	; (8007334 <USB_Init+0x2c>)
 8007318:	600b      	str	r3, [r1, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 800731a:	4807      	ldr	r0, [pc, #28]	; (8007338 <USB_Init+0x30>)
 800731c:	4a07      	ldr	r2, [pc, #28]	; (800733c <USB_Init+0x34>)
 800731e:	6010      	str	r0, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4798      	blx	r3
 8007324:	bd08      	pop	{r3, pc}
 8007326:	bf00      	nop
 8007328:	200016a0 	.word	0x200016a0
 800732c:	200016c0 	.word	0x200016c0
 8007330:	2000008c 	.word	0x2000008c
 8007334:	200016cc 	.word	0x200016cc
 8007338:	20000068 	.word	0x20000068
 800733c:	200016c4 	.word	0x200016c4

08007340 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8007340:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint16_t wEPVal = 0;
 8007342:	2300      	movs	r3, #0
 8007344:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8007348:	4859      	ldr	r0, [pc, #356]	; (80074b0 <CTR_LP+0x170>)
 800734a:	6802      	ldr	r2, [r0, #0]
 800734c:	b291      	uxth	r1, r2
 800734e:	4b59      	ldr	r3, [pc, #356]	; (80074b4 <CTR_LP+0x174>)
 8007350:	8019      	strh	r1, [r3, #0]
 8007352:	0412      	lsls	r2, r2, #16
 8007354:	f140 80aa 	bpl.w	80074ac <CTR_LP+0x16c>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8007358:	8818      	ldrh	r0, [r3, #0]
 800735a:	f000 020f 	and.w	r2, r0, #15
 800735e:	4956      	ldr	r1, [pc, #344]	; (80074b8 <CTR_LP+0x178>)
 8007360:	700a      	strb	r2, [r1, #0]
    if (EPindex == 0)
 8007362:	2a00      	cmp	r2, #0
 8007364:	d16e      	bne.n	8007444 <CTR_LP+0x104>
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 8007366:	4c55      	ldr	r4, [pc, #340]	; (80074bc <CTR_LP+0x17c>)
 8007368:	6825      	ldr	r5, [r4, #0]
 800736a:	b2aa      	uxth	r2, r5
 800736c:	4d54      	ldr	r5, [pc, #336]	; (80074c0 <CTR_LP+0x180>)
 800736e:	802a      	strh	r2, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8007370:	8829      	ldrh	r1, [r5, #0]
 8007372:	f001 0030 	and.w	r0, r1, #48	; 0x30
 8007376:	4a53      	ldr	r2, [pc, #332]	; (80074c4 <CTR_LP+0x184>)
 8007378:	8010      	strh	r0, [r2, #0]
	    SaveRState &=  EPRX_STAT;	
 800737a:	8829      	ldrh	r1, [r5, #0]
 800737c:	f401 5040 	and.w	r0, r1, #12288	; 0x3000
 8007380:	8028      	strh	r0, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8007382:	6821      	ldr	r1, [r4, #0]
 8007384:	f64b 72bf 	movw	r2, #49087	; 0xbfbf
 8007388:	400a      	ands	r2, r1
 800738a:	f482 5000 	eor.w	r0, r2, #8192	; 0x2000
 800738e:	f080 0120 	eor.w	r1, r0, #32
 8007392:	f441 4200 	orr.w	r2, r1, #32768	; 0x8000
 8007396:	f042 0080 	orr.w	r0, r2, #128	; 0x80
 800739a:	6020      	str	r0, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 800739c:	881b      	ldrh	r3, [r3, #0]
 800739e:	f003 0110 	and.w	r1, r3, #16
 80073a2:	b28a      	uxth	r2, r1
 80073a4:	b93a      	cbnz	r2, 80073b6 <CTR_LP+0x76>
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */

        _ClearEP_CTR_TX(ENDP0);
 80073a6:	6822      	ldr	r2, [r4, #0]
 80073a8:	f648 700f 	movw	r0, #36623	; 0x8f0f
 80073ac:	4010      	ands	r0, r2
 80073ae:	6020      	str	r0, [r4, #0]
        In0_Process();
 80073b0:	f7ff ff78 	bl	80072a4 <In0_Process>
 80073b4:	e01d      	b.n	80073f2 <CTR_LP+0xb2>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 80073b6:	6820      	ldr	r0, [r4, #0]
 80073b8:	b283      	uxth	r3, r0
 80073ba:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 80073be:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80073c2:	f401 6200 	and.w	r2, r1, #2048	; 0x800
 80073c6:	b290      	uxth	r0, r2
 80073c8:	b138      	cbz	r0, 80073da <CTR_LP+0x9a>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 80073ca:	6821      	ldr	r1, [r4, #0]
 80073cc:	f640 738f 	movw	r3, #3983	; 0xf8f
 80073d0:	400b      	ands	r3, r1
 80073d2:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 80073d4:	f7ff fdca 	bl	8006f6c <Setup0_Process>
 80073d8:	e00b      	b.n	80073f2 <CTR_LP+0xb2>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80073da:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80073de:	b219      	sxth	r1, r3
 80073e0:	2900      	cmp	r1, #0
 80073e2:	dab1      	bge.n	8007348 <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 80073e4:	6822      	ldr	r2, [r4, #0]
 80073e6:	f640 708f 	movw	r0, #3983	; 0xf8f
 80073ea:	4010      	ands	r0, r2
 80073ec:	6020      	str	r0, [r4, #0]
          Out0_Process();
 80073ee:	f7ff fd53 	bl	8006e98 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80073f2:	6821      	ldr	r1, [r4, #0]
 80073f4:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80073f8:	400b      	ands	r3, r1
 80073fa:	882a      	ldrh	r2, [r5, #0]
 80073fc:	f402 5080 	and.w	r0, r2, #4096	; 0x1000
 8007400:	b281      	uxth	r1, r0
 8007402:	b109      	cbz	r1, 8007408 <CTR_LP+0xc8>
 8007404:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007408:	4a2d      	ldr	r2, [pc, #180]	; (80074c0 <CTR_LP+0x180>)
 800740a:	8810      	ldrh	r0, [r2, #0]
 800740c:	f400 5100 	and.w	r1, r0, #8192	; 0x2000
 8007410:	b28a      	uxth	r2, r1
 8007412:	b10a      	cbz	r2, 8007418 <CTR_LP+0xd8>
 8007414:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007418:	482a      	ldr	r0, [pc, #168]	; (80074c4 <CTR_LP+0x184>)
 800741a:	8801      	ldrh	r1, [r0, #0]
 800741c:	f001 0210 	and.w	r2, r1, #16
 8007420:	b291      	uxth	r1, r2
 8007422:	b109      	cbz	r1, 8007428 <CTR_LP+0xe8>
 8007424:	f083 0310 	eor.w	r3, r3, #16
 8007428:	8800      	ldrh	r0, [r0, #0]
 800742a:	f000 0220 	and.w	r2, r0, #32
 800742e:	b291      	uxth	r1, r2
 8007430:	b109      	cbz	r1, 8007436 <CTR_LP+0xf6>
 8007432:	f083 0320 	eor.w	r3, r3, #32
 8007436:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 800743a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 800743e:	4a1f      	ldr	r2, [pc, #124]	; (80074bc <CTR_LP+0x17c>)
 8007440:	6011      	str	r1, [r2, #0]
          return;
 8007442:	e033      	b.n	80074ac <CTR_LP+0x16c>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8007444:	0093      	lsls	r3, r2, #2
 8007446:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 800744a:	f500 43b8 	add.w	r3, r0, #23552	; 0x5c00
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	b290      	uxth	r0, r2
 8007452:	f8ad 0006 	strh.w	r0, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8007456:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800745a:	b210      	sxth	r0, r2
 800745c:	2800      	cmp	r0, #0
 800745e:	da0a      	bge.n	8007476 <CTR_LP+0x136>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8007460:	6818      	ldr	r0, [r3, #0]
 8007462:	f640 728f 	movw	r2, #3983	; 0xf8f
 8007466:	4002      	ands	r2, r0
 8007468:	601a      	str	r2, [r3, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800746a:	7809      	ldrb	r1, [r1, #0]
 800746c:	1e48      	subs	r0, r1, #1
 800746e:	4b16      	ldr	r3, [pc, #88]	; (80074c8 <CTR_LP+0x188>)
 8007470:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8007474:	4790      	blx	r2

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8007476:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 800747a:	f001 0080 	and.w	r0, r1, #128	; 0x80
 800747e:	b283      	uxth	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	f43f af61 	beq.w	8007348 <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8007486:	4a0c      	ldr	r2, [pc, #48]	; (80074b8 <CTR_LP+0x178>)
 8007488:	7811      	ldrb	r1, [r2, #0]
 800748a:	0088      	lsls	r0, r1, #2
 800748c:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8007490:	f503 41b8 	add.w	r1, r3, #23552	; 0x5c00
 8007494:	6808      	ldr	r0, [r1, #0]
 8007496:	f648 730f 	movw	r3, #36623	; 0x8f0f
 800749a:	4003      	ands	r3, r0
 800749c:	600b      	str	r3, [r1, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 800749e:	7812      	ldrb	r2, [r2, #0]
 80074a0:	1e51      	subs	r1, r2, #1
 80074a2:	480a      	ldr	r0, [pc, #40]	; (80074cc <CTR_LP+0x18c>)
 80074a4:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 80074a8:	4798      	blx	r3
 80074aa:	e74d      	b.n	8007348 <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 80074ac:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80074ae:	bf00      	nop
 80074b0:	40005c44 	.word	0x40005c44
 80074b4:	2000132e 	.word	0x2000132e
 80074b8:	200016bc 	.word	0x200016bc
 80074bc:	40005c00 	.word	0x40005c00
 80074c0:	200016d0 	.word	0x200016d0
 80074c4:	200016d2 	.word	0x200016d2
 80074c8:	20000030 	.word	0x20000030
 80074cc:	2000004c 	.word	0x2000004c

080074d0 <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
 80074d0:	b508      	push	{r3, lr}
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 80074d2:	4a17      	ldr	r2, [pc, #92]	; (8007530 <CTR_HP+0x60>)
 80074d4:	6811      	ldr	r1, [r2, #0]
 80074d6:	b288      	uxth	r0, r1
 80074d8:	4b16      	ldr	r3, [pc, #88]	; (8007534 <CTR_HP+0x64>)
 80074da:	8018      	strh	r0, [r3, #0]
 80074dc:	0409      	lsls	r1, r1, #16
 80074de:	d526      	bpl.n	800752e <CTR_HP+0x5e>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 80074e0:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80074e4:	6011      	str	r1, [r2, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 80074e6:	881a      	ldrh	r2, [r3, #0]
 80074e8:	f002 000f 	and.w	r0, r2, #15
 80074ec:	4a12      	ldr	r2, [pc, #72]	; (8007538 <CTR_HP+0x68>)
 80074ee:	7010      	strb	r0, [r2, #0]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 80074f0:	0083      	lsls	r3, r0, #2
 80074f2:	f103 4180 	add.w	r1, r3, #1073741824	; 0x40000000
 80074f6:	f501 43b8 	add.w	r3, r1, #23552	; 0x5c00
 80074fa:	6819      	ldr	r1, [r3, #0]
    if ((wEPVal & EP_CTR_RX) != 0)
 80074fc:	0408      	lsls	r0, r1, #16
 80074fe:	d508      	bpl.n	8007512 <CTR_HP+0x42>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8007500:	6818      	ldr	r0, [r3, #0]
 8007502:	f640 718f 	movw	r1, #3983	; 0xf8f
 8007506:	4001      	ands	r1, r0
 8007508:	6019      	str	r1, [r3, #0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 800750a:	7812      	ldrb	r2, [r2, #0]
 800750c:	1e50      	subs	r0, r2, #1
 800750e:	4b0b      	ldr	r3, [pc, #44]	; (800753c <CTR_HP+0x6c>)
 8007510:	e009      	b.n	8007526 <CTR_HP+0x56>

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
 8007512:	0609      	lsls	r1, r1, #24
 8007514:	d5dd      	bpl.n	80074d2 <CTR_HP+0x2>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8007516:	6818      	ldr	r0, [r3, #0]
 8007518:	f648 710f 	movw	r1, #36623	; 0x8f0f
 800751c:	4001      	ands	r1, r0
 800751e:	6019      	str	r1, [r3, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8007520:	7812      	ldrb	r2, [r2, #0]
 8007522:	1e50      	subs	r0, r2, #1
 8007524:	4b06      	ldr	r3, [pc, #24]	; (8007540 <CTR_HP+0x70>)
 8007526:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800752a:	4798      	blx	r3
 800752c:	e7d1      	b.n	80074d2 <CTR_HP+0x2>
 800752e:	bd08      	pop	{r3, pc}
 8007530:	40005c44 	.word	0x40005c44
 8007534:	2000132e 	.word	0x2000132e
 8007538:	200016bc 	.word	0x200016bc
 800753c:	20000030 	.word	0x20000030
 8007540:	2000004c 	.word	0x2000004c

08007544 <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007544:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8007546:	3201      	adds	r2, #1
 8007548:	1052      	asrs	r2, r2, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 800754a:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 800754e:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
 8007552:	0059      	lsls	r1, r3, #1
  for (i = n; i != 0; i--)
 8007554:	2300      	movs	r3, #0
 8007556:	3002      	adds	r0, #2
 8007558:	4293      	cmp	r3, r2
 800755a:	d009      	beq.n	8007570 <UserToPMABufferCopy+0x2c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 800755c:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8007560:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8007564:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8007568:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 800756c:	3301      	adds	r3, #1
 800756e:	e7f2      	b.n	8007556 <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8007570:	bd30      	pop	{r4, r5, pc}

08007572 <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007572:	b510      	push	{r4, lr}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8007574:	3201      	adds	r2, #1
 8007576:	1052      	asrs	r2, r2, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8007578:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 800757c:	f501 5440 	add.w	r4, r1, #12288	; 0x3000
 8007580:	0064      	lsls	r4, r4, #1
  for (i = n; i != 0; i--)
 8007582:	2300      	movs	r3, #0
 8007584:	4293      	cmp	r3, r2
 8007586:	d005      	beq.n	8007594 <PMAToUserBufferCopy+0x22>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8007588:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800758c:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
 8007590:	3301      	adds	r3, #1
 8007592:	e7f7      	b.n	8007584 <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 8007594:	bd10      	pop	{r4, pc}
	...

08007598 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 8007598:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800759c:	4003      	ands	r3, r0
 800759e:	4a01      	ldr	r2, [pc, #4]	; (80075a4 <SetBTABLE+0xc>)
 80075a0:	6013      	str	r3, [r2, #0]
 80075a2:	4770      	bx	lr
 80075a4:	40005c50 	.word	0x40005c50

080075a8 <GetENDPOINT>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 80075a8:	0080      	lsls	r0, r0, #2
 80075aa:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80075ae:	f503 41b8 	add.w	r1, r3, #23552	; 0x5c00
 80075b2:	680a      	ldr	r2, [r1, #0]
}
 80075b4:	b290      	uxth	r0, r2
 80075b6:	4770      	bx	lr

080075b8 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 80075b8:	0080      	lsls	r0, r0, #2
 80075ba:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80075be:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80075c2:	6810      	ldr	r0, [r2, #0]
 80075c4:	f648 138f 	movw	r3, #35215	; 0x898f
 80075c8:	4003      	ands	r3, r0
 80075ca:	4319      	orrs	r1, r3
 80075cc:	6011      	str	r1, [r2, #0]
 80075ce:	4770      	bx	lr

080075d0 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80075d0:	0080      	lsls	r0, r0, #2
 80075d2:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80075d6:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80075da:	6810      	ldr	r0, [r2, #0]
 80075dc:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 80075e0:	4003      	ands	r3, r0
 80075e2:	f001 0010 	and.w	r0, r1, #16
 80075e6:	b280      	uxth	r0, r0
 80075e8:	b908      	cbnz	r0, 80075ee <SetEPTxStatus+0x1e>
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	e001      	b.n	80075f2 <SetEPTxStatus+0x22>
 80075ee:	f083 0310 	eor.w	r3, r3, #16
 80075f2:	f001 0120 	and.w	r1, r1, #32
 80075f6:	b288      	uxth	r0, r1
 80075f8:	b108      	cbz	r0, 80075fe <SetEPTxStatus+0x2e>
 80075fa:	f083 0320 	eor.w	r3, r3, #32
 80075fe:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8007602:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8007606:	6010      	str	r0, [r2, #0]
 8007608:	4770      	bx	lr

0800760a <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 800760a:	0080      	lsls	r0, r0, #2
 800760c:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8007610:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8007614:	6810      	ldr	r0, [r2, #0]
 8007616:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800761a:	4003      	ands	r3, r0
 800761c:	f401 5080 	and.w	r0, r1, #4096	; 0x1000
 8007620:	b280      	uxth	r0, r0
 8007622:	b908      	cbnz	r0, 8007628 <SetEPRxStatus+0x1e>
 8007624:	b29b      	uxth	r3, r3
 8007626:	e001      	b.n	800762c <SetEPRxStatus+0x22>
 8007628:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800762c:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8007630:	b288      	uxth	r0, r1
 8007632:	b108      	cbz	r0, 8007638 <SetEPRxStatus+0x2e>
 8007634:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007638:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800763c:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8007640:	6010      	str	r0, [r2, #0]
 8007642:	4770      	bx	lr

08007644 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8007644:	0080      	lsls	r0, r0, #2
 8007646:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800764a:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 800764e:	6801      	ldr	r1, [r0, #0]
 8007650:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8007654:	400b      	ands	r3, r1
 8007656:	f083 0230 	eor.w	r2, r3, #48	; 0x30
 800765a:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 800765e:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8007662:	6003      	str	r3, [r0, #0]
 8007664:	4770      	bx	lr

08007666 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8007666:	0080      	lsls	r0, r0, #2
 8007668:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800766c:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8007670:	6801      	ldr	r1, [r0, #0]
 8007672:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 8007676:	400b      	ands	r3, r1
 8007678:	f483 5240 	eor.w	r2, r3, #12288	; 0x3000
 800767c:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8007680:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8007684:	6003      	str	r3, [r0, #0]
 8007686:	4770      	bx	lr

08007688 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8007688:	0080      	lsls	r0, r0, #2
 800768a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800768e:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8007692:	6801      	ldr	r1, [r0, #0]
 8007694:	f640 630f 	movw	r3, #3599	; 0xe0f
 8007698:	400b      	ands	r3, r1
 800769a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800769e:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 80076a2:	6001      	str	r1, [r0, #0]
 80076a4:	4770      	bx	lr

080076a6 <SetEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 80076a6:	0080      	lsls	r0, r0, #2
 80076a8:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80076ac:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 80076b0:	6801      	ldr	r1, [r0, #0]
 80076b2:	f640 630f 	movw	r3, #3599	; 0xe0f
 80076b6:	400b      	ands	r3, r1
 80076b8:	f443 4201 	orr.w	r2, r3, #33024	; 0x8100
 80076bc:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 80076c0:	6001      	str	r1, [r0, #0]
 80076c2:	4770      	bx	lr

080076c4 <ToggleDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(uint8_t bEpNum)
{
  _ToggleDTOG_TX(bEpNum);
 80076c4:	0080      	lsls	r0, r0, #2
 80076c6:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80076ca:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 80076ce:	6801      	ldr	r1, [r0, #0]
 80076d0:	f640 730f 	movw	r3, #3855	; 0xf0f
 80076d4:	400b      	ands	r3, r1
 80076d6:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80076da:	f042 01c0 	orr.w	r1, r2, #192	; 0xc0
 80076de:	6001      	str	r1, [r0, #0]
 80076e0:	4770      	bx	lr

080076e2 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80076e2:	0080      	lsls	r0, r0, #2
 80076e4:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80076e8:	f503 40b8 	add.w	r0, r3, #23552	; 0x5c00
 80076ec:	6802      	ldr	r2, [r0, #0]
 80076ee:	0451      	lsls	r1, r2, #17
 80076f0:	d508      	bpl.n	8007704 <ClearDTOG_RX+0x22>
 80076f2:	6801      	ldr	r1, [r0, #0]
 80076f4:	f640 730f 	movw	r3, #3855	; 0xf0f
 80076f8:	400b      	ands	r3, r1
 80076fa:	f443 4240 	orr.w	r2, r3, #49152	; 0xc000
 80076fe:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 8007702:	6001      	str	r1, [r0, #0]
 8007704:	4770      	bx	lr

08007706 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 8007706:	0080      	lsls	r0, r0, #2
 8007708:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 800770c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	0650      	lsls	r0, r2, #25
 8007714:	d508      	bpl.n	8007728 <ClearDTOG_TX+0x22>
 8007716:	6819      	ldr	r1, [r3, #0]
 8007718:	f640 700f 	movw	r0, #3855	; 0xf0f
 800771c:	4008      	ands	r0, r1
 800771e:	f440 4200 	orr.w	r2, r0, #32768	; 0x8000
 8007722:	f042 01c0 	orr.w	r1, r2, #192	; 0xc0
 8007726:	6019      	str	r1, [r3, #0]
 8007728:	4770      	bx	lr
	...

0800772c <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 800772c:	4b06      	ldr	r3, [pc, #24]	; (8007748 <SetEPTxAddr+0x1c>)
 800772e:	681a      	ldr	r2, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8007730:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8007732:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8007736:	f100 5200 	add.w	r2, r0, #536870912	; 0x20000000
 800773a:	f502 5340 	add.w	r3, r2, #12288	; 0x3000
 800773e:	0058      	lsls	r0, r3, #1
 8007740:	0849      	lsrs	r1, r1, #1
 8007742:	004a      	lsls	r2, r1, #1
 8007744:	6002      	str	r2, [r0, #0]
 8007746:	4770      	bx	lr
 8007748:	40005c50 	.word	0x40005c50

0800774c <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 800774c:	4b05      	ldr	r3, [pc, #20]	; (8007764 <SetEPRxAddr+0x18>)
 800774e:	681a      	ldr	r2, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8007750:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8007752:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8007756:	4a04      	ldr	r2, [pc, #16]	; (8007768 <SetEPRxAddr+0x1c>)
 8007758:	1883      	adds	r3, r0, r2
 800775a:	0058      	lsls	r0, r3, #1
 800775c:	0849      	lsrs	r1, r1, #1
 800775e:	004a      	lsls	r2, r1, #1
 8007760:	6002      	str	r2, [r0, #0]
 8007762:	4770      	bx	lr
 8007764:	40005c50 	.word	0x40005c50
 8007768:	20003004 	.word	0x20003004

0800776c <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 800776c:	4b05      	ldr	r3, [pc, #20]	; (8007784 <GetEPTxAddr+0x18>)
 800776e:	6819      	ldr	r1, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8007770:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8007772:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007776:	f100 5300 	add.w	r3, r0, #536870912	; 0x20000000
 800777a:	f503 5140 	add.w	r1, r3, #12288	; 0x3000
 800777e:	004a      	lsls	r2, r1, #1
}
 8007780:	8810      	ldrh	r0, [r2, #0]
 8007782:	4770      	bx	lr
 8007784:	40005c50 	.word	0x40005c50

08007788 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8007788:	4b04      	ldr	r3, [pc, #16]	; (800779c <GetEPRxAddr+0x14>)
 800778a:	6819      	ldr	r1, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 800778c:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 800778e:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007792:	4b03      	ldr	r3, [pc, #12]	; (80077a0 <GetEPRxAddr+0x18>)
 8007794:	18c1      	adds	r1, r0, r3
 8007796:	004a      	lsls	r2, r1, #1
}
 8007798:	8810      	ldrh	r0, [r2, #0]
 800779a:	4770      	bx	lr
 800779c:	40005c50 	.word	0x40005c50
 80077a0:	20003004 	.word	0x20003004

080077a4 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 80077a4:	4b04      	ldr	r3, [pc, #16]	; (80077b8 <SetEPTxCount+0x14>)
 80077a6:	681a      	ldr	r2, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 80077a8:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 80077aa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80077ae:	4a03      	ldr	r2, [pc, #12]	; (80077bc <SetEPTxCount+0x18>)
 80077b0:	1883      	adds	r3, r0, r2
 80077b2:	0058      	lsls	r0, r3, #1
 80077b4:	6001      	str	r1, [r0, #0]
 80077b6:	4770      	bx	lr
 80077b8:	40005c50 	.word	0x40005c50
 80077bc:	20003002 	.word	0x20003002

080077c0 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80077c0:	4b0c      	ldr	r3, [pc, #48]	; (80077f4 <SetEPRxCount+0x34>)
 80077c2:	681a      	ldr	r2, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 80077c4:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80077c6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80077ca:	4a0b      	ldr	r2, [pc, #44]	; (80077f8 <SetEPRxCount+0x38>)
 80077cc:	1883      	adds	r3, r0, r2
 80077ce:	005a      	lsls	r2, r3, #1
 80077d0:	293e      	cmp	r1, #62	; 0x3e
 80077d2:	d908      	bls.n	80077e6 <SetEPRxCount+0x26>
 80077d4:	094b      	lsrs	r3, r1, #5
 80077d6:	06c9      	lsls	r1, r1, #27
 80077d8:	d101      	bne.n	80077de <SetEPRxCount+0x1e>
 80077da:	1e58      	subs	r0, r3, #1
 80077dc:	b283      	uxth	r3, r0
 80077de:	0299      	lsls	r1, r3, #10
 80077e0:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80077e4:	e004      	b.n	80077f0 <SetEPRxCount+0x30>
 80077e6:	084b      	lsrs	r3, r1, #1
 80077e8:	07c8      	lsls	r0, r1, #31
 80077ea:	bf48      	it	mi
 80077ec:	3301      	addmi	r3, #1
 80077ee:	0299      	lsls	r1, r3, #10
 80077f0:	6011      	str	r1, [r2, #0]
 80077f2:	4770      	bx	lr
 80077f4:	40005c50 	.word	0x40005c50
 80077f8:	20003006 	.word	0x20003006

080077fc <SetEPDblBuffAddr>:
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
 80077fc:	b510      	push	{r4, lr}
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 80077fe:	4b0b      	ldr	r3, [pc, #44]	; (800782c <SetEPDblBuffAddr+0x30>)
 8007800:	681c      	ldr	r4, [r3, #0]
 8007802:	00c0      	lsls	r0, r0, #3
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8007804:	b2a4      	uxth	r4, r4
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 8007806:	1904      	adds	r4, r0, r4
 8007808:	f104 5400 	add.w	r4, r4, #536870912	; 0x20000000
 800780c:	f504 5440 	add.w	r4, r4, #12288	; 0x3000
 8007810:	0064      	lsls	r4, r4, #1
 8007812:	0849      	lsrs	r1, r1, #1
 8007814:	0049      	lsls	r1, r1, #1
 8007816:	6021      	str	r1, [r4, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 800781a:	b299      	uxth	r1, r3
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 800781c:	1840      	adds	r0, r0, r1
 800781e:	4b04      	ldr	r3, [pc, #16]	; (8007830 <SetEPDblBuffAddr+0x34>)
 8007820:	18c1      	adds	r1, r0, r3
 8007822:	0048      	lsls	r0, r1, #1
 8007824:	0852      	lsrs	r2, r2, #1
 8007826:	0053      	lsls	r3, r2, #1
 8007828:	6003      	str	r3, [r0, #0]
 800782a:	bd10      	pop	{r4, pc}
 800782c:	40005c50 	.word	0x40005c50
 8007830:	20003004 	.word	0x20003004

08007834 <SetEPDblBuffCount>:
* Input          : bEpNum,bDir, wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
 8007834:	b510      	push	{r4, lr}
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8007836:	2901      	cmp	r1, #1
 8007838:	d124      	bne.n	8007884 <SetEPDblBuffCount+0x50>
 800783a:	4924      	ldr	r1, [pc, #144]	; (80078cc <SetEPDblBuffCount+0x98>)
 800783c:	680b      	ldr	r3, [r1, #0]
 800783e:	00c0      	lsls	r0, r0, #3
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8007840:	b299      	uxth	r1, r3
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8007842:	1809      	adds	r1, r1, r0
 8007844:	4b22      	ldr	r3, [pc, #136]	; (80078d0 <SetEPDblBuffCount+0x9c>)
 8007846:	18c9      	adds	r1, r1, r3
 8007848:	0049      	lsls	r1, r1, #1
 800784a:	2a3e      	cmp	r2, #62	; 0x3e
 800784c:	d909      	bls.n	8007862 <SetEPDblBuffCount+0x2e>
 800784e:	0953      	lsrs	r3, r2, #5
 8007850:	f012 0f1f 	tst.w	r2, #31
 8007854:	d101      	bne.n	800785a <SetEPDblBuffCount+0x26>
 8007856:	3b01      	subs	r3, #1
 8007858:	b29b      	uxth	r3, r3
 800785a:	029b      	lsls	r3, r3, #10
 800785c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007860:	e005      	b.n	800786e <SetEPDblBuffCount+0x3a>
 8007862:	0853      	lsrs	r3, r2, #1
 8007864:	f012 0f01 	tst.w	r2, #1
 8007868:	bf18      	it	ne
 800786a:	3301      	addne	r3, #1
 800786c:	029b      	lsls	r3, r3, #10
 800786e:	600b      	str	r3, [r1, #0]
 8007870:	4916      	ldr	r1, [pc, #88]	; (80078cc <SetEPDblBuffCount+0x98>)
 8007872:	680b      	ldr	r3, [r1, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 8007874:	b299      	uxth	r1, r3
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8007876:	1808      	adds	r0, r1, r0
 8007878:	4b16      	ldr	r3, [pc, #88]	; (80078d4 <SetEPDblBuffCount+0xa0>)
 800787a:	18c1      	adds	r1, r0, r3
 800787c:	004b      	lsls	r3, r1, #1
 800787e:	2a3e      	cmp	r2, #62	; 0x3e
 8007880:	d813      	bhi.n	80078aa <SetEPDblBuffCount+0x76>
 8007882:	e01b      	b.n	80078bc <SetEPDblBuffCount+0x88>
 8007884:	2902      	cmp	r1, #2
 8007886:	d120      	bne.n	80078ca <SetEPDblBuffCount+0x96>
 8007888:	4910      	ldr	r1, [pc, #64]	; (80078cc <SetEPDblBuffCount+0x98>)
 800788a:	680c      	ldr	r4, [r1, #0]
 800788c:	00c0      	lsls	r0, r0, #3
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 800788e:	b2a3      	uxth	r3, r4
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8007890:	18c4      	adds	r4, r0, r3
 8007892:	4b0f      	ldr	r3, [pc, #60]	; (80078d0 <SetEPDblBuffCount+0x9c>)
 8007894:	18e3      	adds	r3, r4, r3
 8007896:	005b      	lsls	r3, r3, #1
 8007898:	601a      	str	r2, [r3, #0]
 800789a:	6809      	ldr	r1, [r1, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 800789c:	b28b      	uxth	r3, r1
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800789e:	18c0      	adds	r0, r0, r3
 80078a0:	490c      	ldr	r1, [pc, #48]	; (80078d4 <SetEPDblBuffCount+0xa0>)
 80078a2:	1843      	adds	r3, r0, r1
 80078a4:	0058      	lsls	r0, r3, #1
 80078a6:	6002      	str	r2, [r0, #0]
 80078a8:	bd10      	pop	{r4, pc}
 80078aa:	0951      	lsrs	r1, r2, #5
 80078ac:	06d2      	lsls	r2, r2, #27
 80078ae:	d101      	bne.n	80078b4 <SetEPDblBuffCount+0x80>
 80078b0:	1e48      	subs	r0, r1, #1
 80078b2:	b281      	uxth	r1, r0
 80078b4:	028a      	lsls	r2, r1, #10
 80078b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80078ba:	e004      	b.n	80078c6 <SetEPDblBuffCount+0x92>
 80078bc:	0851      	lsrs	r1, r2, #1
 80078be:	07d0      	lsls	r0, r2, #31
 80078c0:	bf48      	it	mi
 80078c2:	3101      	addmi	r1, #1
 80078c4:	028a      	lsls	r2, r1, #10
 80078c6:	601a      	str	r2, [r3, #0]
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	bd10      	pop	{r4, pc}
 80078cc:	40005c50 	.word	0x40005c50
 80078d0:	20003002 	.word	0x20003002
 80078d4:	20003006 	.word	0x20003006

080078d8 <GetEPDblBuf0Count>:
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 80078d8:	4b05      	ldr	r3, [pc, #20]	; (80078f0 <GetEPDblBuf0Count+0x18>)
 80078da:	6819      	ldr	r1, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 80078dc:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 80078de:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80078e2:	4b04      	ldr	r3, [pc, #16]	; (80078f4 <GetEPDblBuf0Count+0x1c>)
 80078e4:	18c1      	adds	r1, r0, r3
 80078e6:	004a      	lsls	r2, r1, #1
 80078e8:	6810      	ldr	r0, [r2, #0]
 80078ea:	0583      	lsls	r3, r0, #22
}
 80078ec:	0d98      	lsrs	r0, r3, #22
 80078ee:	4770      	bx	lr
 80078f0:	40005c50 	.word	0x40005c50
 80078f4:	20003002 	.word	0x20003002

080078f8 <GetEPDblBuf1Count>:
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 80078f8:	4b05      	ldr	r3, [pc, #20]	; (8007910 <GetEPDblBuf1Count+0x18>)
 80078fa:	6819      	ldr	r1, [r3, #0]
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
  return(wRet);
}
 80078fc:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 80078fe:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8007902:	4b04      	ldr	r3, [pc, #16]	; (8007914 <GetEPDblBuf1Count+0x1c>)
 8007904:	18c1      	adds	r1, r0, r3
 8007906:	004a      	lsls	r2, r1, #1
 8007908:	6810      	ldr	r0, [r2, #0]
 800790a:	0583      	lsls	r3, r0, #22
}
 800790c:	0d98      	lsrs	r0, r3, #22
 800790e:	4770      	bx	lr
 8007910:	40005c50 	.word	0x40005c50
 8007914:	20003006 	.word	0x20003006

08007918 <FreeUserBuffer>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
 8007918:	2901      	cmp	r1, #1
 800791a:	d10d      	bne.n	8007938 <FreeUserBuffer+0x20>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
 800791c:	0080      	lsls	r0, r0, #2
 800791e:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8007922:	f503 40b8 	add.w	r0, r3, #23552	; 0x5c00
 8007926:	6801      	ldr	r1, [r0, #0]
 8007928:	f640 720f 	movw	r2, #3855	; 0xf0f
 800792c:	400a      	ands	r2, r1
 800792e:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 8007932:	f043 02c0 	orr.w	r2, r3, #192	; 0xc0
 8007936:	e00e      	b.n	8007956 <FreeUserBuffer+0x3e>
  }
  else if (bDir == EP_DBUF_IN)
 8007938:	2902      	cmp	r1, #2
 800793a:	d10d      	bne.n	8007958 <FreeUserBuffer+0x40>
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
 800793c:	0080      	lsls	r0, r0, #2
 800793e:	f100 4180 	add.w	r1, r0, #1073741824	; 0x40000000
 8007942:	f501 40b8 	add.w	r0, r1, #23552	; 0x5c00
 8007946:	6802      	ldr	r2, [r0, #0]
 8007948:	f640 730f 	movw	r3, #3855	; 0xf0f
 800794c:	4013      	ands	r3, r2
 800794e:	f443 4140 	orr.w	r1, r3, #49152	; 0xc000
 8007952:	f041 0280 	orr.w	r2, r1, #128	; 0x80
 8007956:	6002      	str	r2, [r0, #0]
 8007958:	4770      	bx	lr

0800795a <ByteSwap>:
uint16_t ByteSwap(uint16_t wSwW)
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 800795a:	b2c3      	uxtb	r3, r0
 800795c:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 800795e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8007962:	4770      	bx	lr

08007964 <USB_SIL_Init>:
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8007964:	2000      	movs	r0, #0
 8007966:	4b04      	ldr	r3, [pc, #16]	; (8007978 <USB_SIL_Init+0x14>)
 8007968:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 800796a:	f44f 4106 	mov.w	r1, #34304	; 0x8600
 800796e:	4a03      	ldr	r2, [pc, #12]	; (800797c <USB_SIL_Init+0x18>)
 8007970:	8011      	strh	r1, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8007972:	4b03      	ldr	r3, [pc, #12]	; (8007980 <USB_SIL_Init+0x1c>)
 8007974:	6019      	str	r1, [r3, #0]
  return 0;
}
 8007976:	4770      	bx	lr
 8007978:	40005c44 	.word	0x40005c44
 800797c:	200016c8 	.word	0x200016c8
 8007980:	40005c40 	.word	0x40005c40

08007984 <USB_SIL_Write>:
*                  - wBufferSize: Number of data to be written (in bytes).
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Write(uint8_t bEpAddr, uint8_t* pBufferPointer, uint32_t wBufferSize)
{
 8007984:	b570      	push	{r4, r5, r6, lr}
 8007986:	460e      	mov	r6, r1
 8007988:	4614      	mov	r4, r2
  /* Use the memory interface function to write to the selected endpoint */
  UserToPMABufferCopy(pBufferPointer, GetEPTxAddr(bEpAddr & 0x7F), wBufferSize);
 800798a:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 800798e:	4628      	mov	r0, r5
 8007990:	f7ff feec 	bl	800776c <GetEPTxAddr>
 8007994:	4601      	mov	r1, r0
 8007996:	b2a4      	uxth	r4, r4
 8007998:	4630      	mov	r0, r6
 800799a:	4622      	mov	r2, r4
 800799c:	f7ff fdd2 	bl	8007544 <UserToPMABufferCopy>

  /* Update the data length in the control register */
  SetEPTxCount((bEpAddr & 0x7F), wBufferSize);
 80079a0:	4628      	mov	r0, r5
 80079a2:	4621      	mov	r1, r4
 80079a4:	f7ff fefe 	bl	80077a4 <SetEPTxCount>
  
  return 0;
}
 80079a8:	2000      	movs	r0, #0
 80079aa:	bd70      	pop	{r4, r5, r6, pc}

080079ac <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80079ac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80079ae:	f000 b804 	b.w	80079ba <LoopCopyDataInit>

080079b2 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80079b2:	4b0c      	ldr	r3, [pc, #48]	; (80079e4 <LoopFillZerobss+0x12>)
  ldr  r3, [r3, r1]
 80079b4:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80079b6:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80079b8:	3104      	adds	r1, #4

080079ba <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80079ba:	480b      	ldr	r0, [pc, #44]	; (80079e8 <LoopFillZerobss+0x16>)
  ldr  r3, =_edata
 80079bc:	4b0b      	ldr	r3, [pc, #44]	; (80079ec <LoopFillZerobss+0x1a>)
  adds  r2, r0, r1
 80079be:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80079c0:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80079c2:	f4ff aff6 	bcc.w	80079b2 <CopyDataInit>
  ldr  r2, =_sbss
 80079c6:	4a0a      	ldr	r2, [pc, #40]	; (80079f0 <LoopFillZerobss+0x1e>)
  b  LoopFillZerobss
 80079c8:	f000 b803 	b.w	80079d2 <LoopFillZerobss>

080079cc <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80079cc:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80079ce:	f842 3b04 	str.w	r3, [r2], #4

080079d2 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80079d2:	4b08      	ldr	r3, [pc, #32]	; (80079f4 <LoopFillZerobss+0x22>)
  cmp  r2, r3
 80079d4:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80079d6:	f4ff aff9 	bcc.w	80079cc <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80079da:	f7f8 fca1 	bl	8000320 <SystemInit>
/* Call the application's entry point.*/
  bl  main
 80079de:	f7f8 fc01 	bl	80001e4 <main>
  bx  lr    
 80079e2:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80079e4:	080096c0 	.word	0x080096c0
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80079e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80079ec:	2000026c 	.word	0x2000026c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80079f0:	20000270 	.word	0x20000270
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80079f4:	200016dc 	.word	0x200016dc

080079f8 <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80079f8:	f7ff bffe 	b.w	80079f8 <ADC1_2_IRQHandler>

080079fc <__errno>:
 80079fc:	4b01      	ldr	r3, [pc, #4]	; (8007a04 <__errno+0x8>)
 80079fe:	6818      	ldr	r0, [r3, #0]
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop
 8007a04:	20000228 	.word	0x20000228

08007a08 <localtime>:
 8007a08:	4b08      	ldr	r3, [pc, #32]	; (8007a2c <localtime+0x24>)
 8007a0a:	b570      	push	{r4, r5, r6, lr}
 8007a0c:	681c      	ldr	r4, [r3, #0]
 8007a0e:	4606      	mov	r6, r0
 8007a10:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007a12:	461d      	mov	r5, r3
 8007a14:	b91a      	cbnz	r2, 8007a1e <localtime+0x16>
 8007a16:	2024      	movs	r0, #36	; 0x24
 8007a18:	f000 f80e 	bl	8007a38 <malloc>
 8007a1c:	63e0      	str	r0, [r4, #60]	; 0x3c
 8007a1e:	6829      	ldr	r1, [r5, #0]
 8007a20:	4630      	mov	r0, r6
 8007a22:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8007a24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a28:	f000 b802 	b.w	8007a30 <localtime_r>
 8007a2c:	20000228 	.word	0x20000228

08007a30 <localtime_r>:
 8007a30:	2200      	movs	r2, #0
 8007a32:	f000 bac1 	b.w	8007fb8 <_mktm_r>
	...

08007a38 <malloc>:
 8007a38:	4b02      	ldr	r3, [pc, #8]	; (8007a44 <malloc+0xc>)
 8007a3a:	4601      	mov	r1, r0
 8007a3c:	6818      	ldr	r0, [r3, #0]
 8007a3e:	f000 b803 	b.w	8007a48 <_malloc_r>
 8007a42:	bf00      	nop
 8007a44:	20000228 	.word	0x20000228

08007a48 <_malloc_r>:
 8007a48:	b570      	push	{r4, r5, r6, lr}
 8007a4a:	1ccd      	adds	r5, r1, #3
 8007a4c:	f025 0503 	bic.w	r5, r5, #3
 8007a50:	3508      	adds	r5, #8
 8007a52:	2d0c      	cmp	r5, #12
 8007a54:	bf38      	it	cc
 8007a56:	250c      	movcc	r5, #12
 8007a58:	2d00      	cmp	r5, #0
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	db2d      	blt.n	8007aba <_malloc_r+0x72>
 8007a5e:	428d      	cmp	r5, r1
 8007a60:	d32b      	bcc.n	8007aba <_malloc_r+0x72>
 8007a62:	4b1d      	ldr	r3, [pc, #116]	; (8007ad8 <_malloc_r+0x90>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	461c      	mov	r4, r3
 8007a68:	b19c      	cbz	r4, 8007a92 <_malloc_r+0x4a>
 8007a6a:	6822      	ldr	r2, [r4, #0]
 8007a6c:	1b50      	subs	r0, r2, r5
 8007a6e:	d40d      	bmi.n	8007a8c <_malloc_r+0x44>
 8007a70:	280b      	cmp	r0, #11
 8007a72:	d902      	bls.n	8007a7a <_malloc_r+0x32>
 8007a74:	6020      	str	r0, [r4, #0]
 8007a76:	1824      	adds	r4, r4, r0
 8007a78:	e017      	b.n	8007aaa <_malloc_r+0x62>
 8007a7a:	42a3      	cmp	r3, r4
 8007a7c:	d103      	bne.n	8007a86 <_malloc_r+0x3e>
 8007a7e:	6860      	ldr	r0, [r4, #4]
 8007a80:	4a15      	ldr	r2, [pc, #84]	; (8007ad8 <_malloc_r+0x90>)
 8007a82:	6010      	str	r0, [r2, #0]
 8007a84:	e01d      	b.n	8007ac2 <_malloc_r+0x7a>
 8007a86:	6861      	ldr	r1, [r4, #4]
 8007a88:	6059      	str	r1, [r3, #4]
 8007a8a:	e01a      	b.n	8007ac2 <_malloc_r+0x7a>
 8007a8c:	4623      	mov	r3, r4
 8007a8e:	6864      	ldr	r4, [r4, #4]
 8007a90:	e7ea      	b.n	8007a68 <_malloc_r+0x20>
 8007a92:	4629      	mov	r1, r5
 8007a94:	4630      	mov	r0, r6
 8007a96:	f7f8 fd59 	bl	800054c <_sbrk_r>
 8007a9a:	1c43      	adds	r3, r0, #1
 8007a9c:	4601      	mov	r1, r0
 8007a9e:	d00c      	beq.n	8007aba <_malloc_r+0x72>
 8007aa0:	1ccc      	adds	r4, r1, #3
 8007aa2:	f024 0403 	bic.w	r4, r4, #3
 8007aa6:	428c      	cmp	r4, r1
 8007aa8:	d101      	bne.n	8007aae <_malloc_r+0x66>
 8007aaa:	6025      	str	r5, [r4, #0]
 8007aac:	e009      	b.n	8007ac2 <_malloc_r+0x7a>
 8007aae:	4630      	mov	r0, r6
 8007ab0:	1a61      	subs	r1, r4, r1
 8007ab2:	f7f8 fd4b 	bl	800054c <_sbrk_r>
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	d1f7      	bne.n	8007aaa <_malloc_r+0x62>
 8007aba:	200c      	movs	r0, #12
 8007abc:	6030      	str	r0, [r6, #0]
 8007abe:	2000      	movs	r0, #0
 8007ac0:	bd70      	pop	{r4, r5, r6, pc}
 8007ac2:	f104 010b 	add.w	r1, r4, #11
 8007ac6:	1d23      	adds	r3, r4, #4
 8007ac8:	f021 0007 	bic.w	r0, r1, #7
 8007acc:	1ac3      	subs	r3, r0, r3
 8007ace:	d002      	beq.n	8007ad6 <_malloc_r+0x8e>
 8007ad0:	425a      	negs	r2, r3
 8007ad2:	50e2      	str	r2, [r4, r3]
 8007ad4:	bd70      	pop	{r4, r5, r6, pc}
 8007ad6:	bd70      	pop	{r4, r5, r6, pc}
 8007ad8:	200016d4 	.word	0x200016d4

08007adc <memcpy>:
 8007adc:	b510      	push	{r4, lr}
 8007ade:	2300      	movs	r3, #0
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d003      	beq.n	8007aec <memcpy+0x10>
 8007ae4:	5ccc      	ldrb	r4, [r1, r3]
 8007ae6:	54c4      	strb	r4, [r0, r3]
 8007ae8:	3301      	adds	r3, #1
 8007aea:	e7f9      	b.n	8007ae0 <memcpy+0x4>
 8007aec:	bd10      	pop	{r4, pc}
	...

08007af0 <validate_structure>:
 8007af0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007af2:	6801      	ldr	r1, [r0, #0]
 8007af4:	4604      	mov	r4, r0
 8007af6:	293b      	cmp	r1, #59	; 0x3b
 8007af8:	d90f      	bls.n	8007b1a <validate_structure+0x2a>
 8007afa:	223c      	movs	r2, #60	; 0x3c
 8007afc:	4668      	mov	r0, sp
 8007afe:	f000 fead 	bl	800885c <div>
 8007b02:	9b01      	ldr	r3, [sp, #4]
 8007b04:	6861      	ldr	r1, [r4, #4]
 8007b06:	9a00      	ldr	r2, [sp, #0]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	4411      	add	r1, r2
 8007b0c:	6061      	str	r1, [r4, #4]
 8007b0e:	6023      	str	r3, [r4, #0]
 8007b10:	da03      	bge.n	8007b1a <validate_structure+0x2a>
 8007b12:	333c      	adds	r3, #60	; 0x3c
 8007b14:	6023      	str	r3, [r4, #0]
 8007b16:	1e4b      	subs	r3, r1, #1
 8007b18:	6063      	str	r3, [r4, #4]
 8007b1a:	6861      	ldr	r1, [r4, #4]
 8007b1c:	293b      	cmp	r1, #59	; 0x3b
 8007b1e:	d910      	bls.n	8007b42 <validate_structure+0x52>
 8007b20:	223c      	movs	r2, #60	; 0x3c
 8007b22:	4668      	mov	r0, sp
 8007b24:	f000 fe9a 	bl	800885c <div>
 8007b28:	9b01      	ldr	r3, [sp, #4]
 8007b2a:	68a0      	ldr	r0, [r4, #8]
 8007b2c:	9a00      	ldr	r2, [sp, #0]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	eb00 0102 	add.w	r1, r0, r2
 8007b34:	60a1      	str	r1, [r4, #8]
 8007b36:	6063      	str	r3, [r4, #4]
 8007b38:	da03      	bge.n	8007b42 <validate_structure+0x52>
 8007b3a:	333c      	adds	r3, #60	; 0x3c
 8007b3c:	6063      	str	r3, [r4, #4]
 8007b3e:	1e4b      	subs	r3, r1, #1
 8007b40:	60a3      	str	r3, [r4, #8]
 8007b42:	68a1      	ldr	r1, [r4, #8]
 8007b44:	2917      	cmp	r1, #23
 8007b46:	d910      	bls.n	8007b6a <validate_structure+0x7a>
 8007b48:	2218      	movs	r2, #24
 8007b4a:	4668      	mov	r0, sp
 8007b4c:	f000 fe86 	bl	800885c <div>
 8007b50:	9b01      	ldr	r3, [sp, #4]
 8007b52:	68e0      	ldr	r0, [r4, #12]
 8007b54:	9a00      	ldr	r2, [sp, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	eb00 0102 	add.w	r1, r0, r2
 8007b5c:	60e1      	str	r1, [r4, #12]
 8007b5e:	60a3      	str	r3, [r4, #8]
 8007b60:	da03      	bge.n	8007b6a <validate_structure+0x7a>
 8007b62:	3318      	adds	r3, #24
 8007b64:	60a3      	str	r3, [r4, #8]
 8007b66:	1e4b      	subs	r3, r1, #1
 8007b68:	60e3      	str	r3, [r4, #12]
 8007b6a:	6921      	ldr	r1, [r4, #16]
 8007b6c:	290b      	cmp	r1, #11
 8007b6e:	dd10      	ble.n	8007b92 <validate_structure+0xa2>
 8007b70:	220c      	movs	r2, #12
 8007b72:	4668      	mov	r0, sp
 8007b74:	f000 fe72 	bl	800885c <div>
 8007b78:	9b01      	ldr	r3, [sp, #4]
 8007b7a:	6960      	ldr	r0, [r4, #20]
 8007b7c:	9a00      	ldr	r2, [sp, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	eb00 0102 	add.w	r1, r0, r2
 8007b84:	6161      	str	r1, [r4, #20]
 8007b86:	6123      	str	r3, [r4, #16]
 8007b88:	da03      	bge.n	8007b92 <validate_structure+0xa2>
 8007b8a:	330c      	adds	r3, #12
 8007b8c:	6123      	str	r3, [r4, #16]
 8007b8e:	1e4b      	subs	r3, r1, #1
 8007b90:	6163      	str	r3, [r4, #20]
 8007b92:	6963      	ldr	r3, [r4, #20]
 8007b94:	079a      	lsls	r2, r3, #30
 8007b96:	d111      	bne.n	8007bbc <validate_structure+0xcc>
 8007b98:	2264      	movs	r2, #100	; 0x64
 8007b9a:	fb93 f1f2 	sdiv	r1, r3, r2
 8007b9e:	fb02 3211 	mls	r2, r2, r1, r3
 8007ba2:	b10a      	cbz	r2, 8007ba8 <validate_structure+0xb8>
 8007ba4:	231d      	movs	r3, #29
 8007ba6:	e00a      	b.n	8007bbe <validate_structure+0xce>
 8007ba8:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8007bac:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8007bb0:	fb93 f1f2 	sdiv	r1, r3, r2
 8007bb4:	fb02 3311 	mls	r3, r2, r1, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d0f3      	beq.n	8007ba4 <validate_structure+0xb4>
 8007bbc:	231c      	movs	r3, #28
 8007bbe:	68e2      	ldr	r2, [r4, #12]
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	dc34      	bgt.n	8007c2e <validate_structure+0x13e>
 8007bc4:	68e2      	ldr	r2, [r4, #12]
 8007bc6:	2a00      	cmp	r2, #0
 8007bc8:	dc56      	bgt.n	8007c78 <validate_structure+0x188>
 8007bca:	6921      	ldr	r1, [r4, #16]
 8007bcc:	3901      	subs	r1, #1
 8007bce:	6121      	str	r1, [r4, #16]
 8007bd0:	3101      	adds	r1, #1
 8007bd2:	d119      	bne.n	8007c08 <validate_structure+0x118>
 8007bd4:	6961      	ldr	r1, [r4, #20]
 8007bd6:	200b      	movs	r0, #11
 8007bd8:	1e4b      	subs	r3, r1, #1
 8007bda:	6120      	str	r0, [r4, #16]
 8007bdc:	0798      	lsls	r0, r3, #30
 8007bde:	6163      	str	r3, [r4, #20]
 8007be0:	d111      	bne.n	8007c06 <validate_structure+0x116>
 8007be2:	2064      	movs	r0, #100	; 0x64
 8007be4:	fb93 f5f0 	sdiv	r5, r3, r0
 8007be8:	fb00 3315 	mls	r3, r0, r5, r3
 8007bec:	b10b      	cbz	r3, 8007bf2 <validate_structure+0x102>
 8007bee:	231d      	movs	r3, #29
 8007bf0:	e00a      	b.n	8007c08 <validate_structure+0x118>
 8007bf2:	f201 716b 	addw	r1, r1, #1899	; 0x76b
 8007bf6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007bfa:	fb91 f0f3 	sdiv	r0, r1, r3
 8007bfe:	fb03 1110 	mls	r1, r3, r0, r1
 8007c02:	2900      	cmp	r1, #0
 8007c04:	d0f3      	beq.n	8007bee <validate_structure+0xfe>
 8007c06:	231c      	movs	r3, #28
 8007c08:	6921      	ldr	r1, [r4, #16]
 8007c0a:	2901      	cmp	r1, #1
 8007c0c:	bf16      	itet	ne
 8007c0e:	481b      	ldrne	r0, [pc, #108]	; (8007c7c <validate_structure+0x18c>)
 8007c10:	4619      	moveq	r1, r3
 8007c12:	f850 1021 	ldrne.w	r1, [r0, r1, lsl #2]
 8007c16:	1852      	adds	r2, r2, r1
 8007c18:	60e2      	str	r2, [r4, #12]
 8007c1a:	e7d3      	b.n	8007bc4 <validate_structure+0xd4>
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	dd2b      	ble.n	8007c78 <validate_structure+0x188>
 8007c20:	4618      	mov	r0, r3
 8007c22:	3101      	adds	r1, #1
 8007c24:	1a12      	subs	r2, r2, r0
 8007c26:	290c      	cmp	r1, #12
 8007c28:	60e2      	str	r2, [r4, #12]
 8007c2a:	6121      	str	r1, [r4, #16]
 8007c2c:	d009      	beq.n	8007c42 <validate_structure+0x152>
 8007c2e:	6921      	ldr	r1, [r4, #16]
 8007c30:	68e2      	ldr	r2, [r4, #12]
 8007c32:	2901      	cmp	r1, #1
 8007c34:	d0f2      	beq.n	8007c1c <validate_structure+0x12c>
 8007c36:	4811      	ldr	r0, [pc, #68]	; (8007c7c <validate_structure+0x18c>)
 8007c38:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8007c3c:	4282      	cmp	r2, r0
 8007c3e:	dcf0      	bgt.n	8007c22 <validate_structure+0x132>
 8007c40:	e01a      	b.n	8007c78 <validate_structure+0x188>
 8007c42:	6962      	ldr	r2, [r4, #20]
 8007c44:	2000      	movs	r0, #0
 8007c46:	1c53      	adds	r3, r2, #1
 8007c48:	0799      	lsls	r1, r3, #30
 8007c4a:	6163      	str	r3, [r4, #20]
 8007c4c:	6120      	str	r0, [r4, #16]
 8007c4e:	d111      	bne.n	8007c74 <validate_structure+0x184>
 8007c50:	2164      	movs	r1, #100	; 0x64
 8007c52:	fb93 f0f1 	sdiv	r0, r3, r1
 8007c56:	fb01 3310 	mls	r3, r1, r0, r3
 8007c5a:	b10b      	cbz	r3, 8007c60 <validate_structure+0x170>
 8007c5c:	231d      	movs	r3, #29
 8007c5e:	e7e6      	b.n	8007c2e <validate_structure+0x13e>
 8007c60:	f202 726d 	addw	r2, r2, #1901	; 0x76d
 8007c64:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8007c68:	fb92 f1f0 	sdiv	r1, r2, r0
 8007c6c:	fb00 2311 	mls	r3, r0, r1, r2
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d0f3      	beq.n	8007c5c <validate_structure+0x16c>
 8007c74:	231c      	movs	r3, #28
 8007c76:	e7da      	b.n	8007c2e <validate_structure+0x13e>
 8007c78:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8007c7a:	bf00      	nop
 8007c7c:	080095f4 	.word	0x080095f4

08007c80 <mktime>:
 8007c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c84:	4604      	mov	r4, r0
 8007c86:	f000 fe41 	bl	800890c <__gettzinfo>
 8007c8a:	263c      	movs	r6, #60	; 0x3c
 8007c8c:	4607      	mov	r7, r0
 8007c8e:	4620      	mov	r0, r4
 8007c90:	f7ff ff2e 	bl	8007af0 <validate_structure>
 8007c94:	e894 000c 	ldmia.w	r4, {r2, r3}
 8007c98:	fb06 2303 	mla	r3, r6, r3, r2
 8007c9c:	68a2      	ldr	r2, [r4, #8]
 8007c9e:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8007ca2:	fb00 3602 	mla	r6, r0, r2, r3
 8007ca6:	68e1      	ldr	r1, [r4, #12]
 8007ca8:	6922      	ldr	r2, [r4, #16]
 8007caa:	486e      	ldr	r0, [pc, #440]	; (8007e64 <mktime+0x1e4>)
 8007cac:	1e4b      	subs	r3, r1, #1
 8007cae:	f850 1022 	ldr.w	r1, [r0, r2, lsl #2]
 8007cb2:	2a01      	cmp	r2, #1
 8007cb4:	440b      	add	r3, r1
 8007cb6:	dd12      	ble.n	8007cde <mktime+0x5e>
 8007cb8:	6962      	ldr	r2, [r4, #20]
 8007cba:	0790      	lsls	r0, r2, #30
 8007cbc:	d10f      	bne.n	8007cde <mktime+0x5e>
 8007cbe:	2164      	movs	r1, #100	; 0x64
 8007cc0:	fb92 f0f1 	sdiv	r0, r2, r1
 8007cc4:	fb01 2110 	mls	r1, r1, r0, r2
 8007cc8:	b941      	cbnz	r1, 8007cdc <mktime+0x5c>
 8007cca:	f202 726c 	addw	r2, r2, #1900	; 0x76c
 8007cce:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007cd2:	fb92 f0f1 	sdiv	r0, r2, r1
 8007cd6:	fb01 2210 	mls	r2, r1, r0, r2
 8007cda:	b902      	cbnz	r2, 8007cde <mktime+0x5e>
 8007cdc:	3301      	adds	r3, #1
 8007cde:	6960      	ldr	r0, [r4, #20]
 8007ce0:	f644 6220 	movw	r2, #20000	; 0x4e20
 8007ce4:	f500 511c 	add.w	r1, r0, #9984	; 0x2700
 8007ce8:	3110      	adds	r1, #16
 8007cea:	4291      	cmp	r1, r2
 8007cec:	61e3      	str	r3, [r4, #28]
 8007cee:	f200 80b5 	bhi.w	8007e5c <mktime+0x1dc>
 8007cf2:	2846      	cmp	r0, #70	; 0x46
 8007cf4:	dd1c      	ble.n	8007d30 <mktime+0xb0>
 8007cf6:	2246      	movs	r2, #70	; 0x46
 8007cf8:	0791      	lsls	r1, r2, #30
 8007cfa:	d112      	bne.n	8007d22 <mktime+0xa2>
 8007cfc:	2164      	movs	r1, #100	; 0x64
 8007cfe:	fb92 f5f1 	sdiv	r5, r2, r1
 8007d02:	fb01 2115 	mls	r1, r1, r5, r2
 8007d06:	b111      	cbz	r1, 8007d0e <mktime+0x8e>
 8007d08:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 8007d0c:	e00b      	b.n	8007d26 <mktime+0xa6>
 8007d0e:	f202 756c 	addw	r5, r2, #1900	; 0x76c
 8007d12:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007d16:	fb95 f8f1 	sdiv	r8, r5, r1
 8007d1a:	fb01 5518 	mls	r5, r1, r8, r5
 8007d1e:	2d00      	cmp	r5, #0
 8007d20:	d0f2      	beq.n	8007d08 <mktime+0x88>
 8007d22:	f240 116d 	movw	r1, #365	; 0x16d
 8007d26:	3201      	adds	r2, #1
 8007d28:	4282      	cmp	r2, r0
 8007d2a:	440b      	add	r3, r1
 8007d2c:	d1e4      	bne.n	8007cf8 <mktime+0x78>
 8007d2e:	e039      	b.n	8007da4 <mktime+0x124>
 8007d30:	d038      	beq.n	8007da4 <mktime+0x124>
 8007d32:	2245      	movs	r2, #69	; 0x45
 8007d34:	4282      	cmp	r2, r0
 8007d36:	dd19      	ble.n	8007d6c <mktime+0xec>
 8007d38:	0795      	lsls	r5, r2, #30
 8007d3a:	d112      	bne.n	8007d62 <mktime+0xe2>
 8007d3c:	2164      	movs	r1, #100	; 0x64
 8007d3e:	fb92 f5f1 	sdiv	r5, r2, r1
 8007d42:	fb01 2115 	mls	r1, r1, r5, r2
 8007d46:	b111      	cbz	r1, 8007d4e <mktime+0xce>
 8007d48:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 8007d4c:	e00b      	b.n	8007d66 <mktime+0xe6>
 8007d4e:	f202 756c 	addw	r5, r2, #1900	; 0x76c
 8007d52:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007d56:	fb95 fcf1 	sdiv	ip, r5, r1
 8007d5a:	fb01 551c 	mls	r5, r1, ip, r5
 8007d5e:	2d00      	cmp	r5, #0
 8007d60:	d0f2      	beq.n	8007d48 <mktime+0xc8>
 8007d62:	f240 116d 	movw	r1, #365	; 0x16d
 8007d66:	1a5b      	subs	r3, r3, r1
 8007d68:	3a01      	subs	r2, #1
 8007d6a:	e7e3      	b.n	8007d34 <mktime+0xb4>
 8007d6c:	2845      	cmp	r0, #69	; 0x45
 8007d6e:	bfb4      	ite	lt
 8007d70:	4602      	movlt	r2, r0
 8007d72:	2245      	movge	r2, #69	; 0x45
 8007d74:	0791      	lsls	r1, r2, #30
 8007d76:	d112      	bne.n	8007d9e <mktime+0x11e>
 8007d78:	2164      	movs	r1, #100	; 0x64
 8007d7a:	fb92 f5f1 	sdiv	r5, r2, r1
 8007d7e:	fb01 2115 	mls	r1, r1, r5, r2
 8007d82:	b111      	cbz	r1, 8007d8a <mktime+0x10a>
 8007d84:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 8007d88:	e00b      	b.n	8007da2 <mktime+0x122>
 8007d8a:	f202 726c 	addw	r2, r2, #1900	; 0x76c
 8007d8e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007d92:	fb92 f5f1 	sdiv	r5, r2, r1
 8007d96:	fb01 2215 	mls	r2, r1, r5, r2
 8007d9a:	2a00      	cmp	r2, #0
 8007d9c:	d0f2      	beq.n	8007d84 <mktime+0x104>
 8007d9e:	f240 116d 	movw	r1, #365	; 0x16d
 8007da2:	1a5b      	subs	r3, r3, r1
 8007da4:	1d1a      	adds	r2, r3, #4
 8007da6:	2107      	movs	r1, #7
 8007da8:	fb92 f5f1 	sdiv	r5, r2, r1
 8007dac:	fb01 2215 	mls	r2, r1, r5, r2
 8007db0:	492d      	ldr	r1, [pc, #180]	; (8007e68 <mktime+0x1e8>)
 8007db2:	2a00      	cmp	r2, #0
 8007db4:	4d2d      	ldr	r5, [pc, #180]	; (8007e6c <mktime+0x1ec>)
 8007db6:	bfb8      	it	lt
 8007db8:	3207      	addlt	r2, #7
 8007dba:	61a2      	str	r2, [r4, #24]
 8007dbc:	fb01 6603 	mla	r6, r1, r3, r6
 8007dc0:	682a      	ldr	r2, [r5, #0]
 8007dc2:	6a23      	ldr	r3, [r4, #32]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	bfb4      	ite	lt
 8007dc8:	4698      	movlt	r8, r3
 8007dca:	f04f 0801 	movge.w	r8, #1
 8007dce:	2a00      	cmp	r2, #0
 8007dd0:	d03b      	beq.n	8007e4a <mktime+0x1ca>
 8007dd2:	6879      	ldr	r1, [r7, #4]
 8007dd4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8007dd8:	4288      	cmp	r0, r1
 8007dda:	d109      	bne.n	8007df0 <mktime+0x170>
 8007ddc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007dde:	6a3a      	ldr	r2, [r7, #32]
 8007de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007de2:	69f8      	ldr	r0, [r7, #28]
 8007de4:	1a8d      	subs	r5, r1, r2
 8007de6:	42ae      	cmp	r6, r5
 8007de8:	ebc3 0000 	rsb	r0, r3, r0
 8007dec:	da05      	bge.n	8007dfa <mktime+0x17a>
 8007dee:	e007      	b.n	8007e00 <mktime+0x180>
 8007df0:	f000 f83e 	bl	8007e70 <__tzcalc_limits>
 8007df4:	2800      	cmp	r0, #0
 8007df6:	d1f1      	bne.n	8007ddc <mktime+0x15c>
 8007df8:	e027      	b.n	8007e4a <mktime+0x1ca>
 8007dfa:	1ac9      	subs	r1, r1, r3
 8007dfc:	428e      	cmp	r6, r1
 8007dfe:	db24      	blt.n	8007e4a <mktime+0x1ca>
 8007e00:	6839      	ldr	r1, [r7, #0]
 8007e02:	b111      	cbz	r1, 8007e0a <mktime+0x18a>
 8007e04:	4286      	cmp	r6, r0
 8007e06:	db07      	blt.n	8007e18 <mktime+0x198>
 8007e08:	e001      	b.n	8007e0e <mktime+0x18e>
 8007e0a:	4286      	cmp	r6, r0
 8007e0c:	da06      	bge.n	8007e1c <mktime+0x19c>
 8007e0e:	42ae      	cmp	r6, r5
 8007e10:	bfac      	ite	ge
 8007e12:	2500      	movge	r5, #0
 8007e14:	2501      	movlt	r5, #1
 8007e16:	e002      	b.n	8007e1e <mktime+0x19e>
 8007e18:	2500      	movs	r5, #0
 8007e1a:	e000      	b.n	8007e1e <mktime+0x19e>
 8007e1c:	2501      	movs	r5, #1
 8007e1e:	f1b8 0f00 	cmp.w	r8, #0
 8007e22:	db13      	blt.n	8007e4c <mktime+0x1cc>
 8007e24:	ea85 0808 	eor.w	r8, r5, r8
 8007e28:	f1b8 0f01 	cmp.w	r8, #1
 8007e2c:	d10e      	bne.n	8007e4c <mktime+0x1cc>
 8007e2e:	ebc3 0802 	rsb	r8, r3, r2
 8007e32:	b90d      	cbnz	r5, 8007e38 <mktime+0x1b8>
 8007e34:	f1c8 0800 	rsb	r8, r8, #0
 8007e38:	6823      	ldr	r3, [r4, #0]
 8007e3a:	4446      	add	r6, r8
 8007e3c:	eb03 0008 	add.w	r0, r3, r8
 8007e40:	6020      	str	r0, [r4, #0]
 8007e42:	4620      	mov	r0, r4
 8007e44:	f7ff fe54 	bl	8007af0 <validate_structure>
 8007e48:	e000      	b.n	8007e4c <mktime+0x1cc>
 8007e4a:	4645      	mov	r5, r8
 8007e4c:	2d01      	cmp	r5, #1
 8007e4e:	bf0c      	ite	eq
 8007e50:	6bf8      	ldreq	r0, [r7, #60]	; 0x3c
 8007e52:	6a38      	ldrne	r0, [r7, #32]
 8007e54:	6225      	str	r5, [r4, #32]
 8007e56:	1830      	adds	r0, r6, r0
 8007e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e64:	080095c4 	.word	0x080095c4
 8007e68:	00015180 	.word	0x00015180
 8007e6c:	200016d8 	.word	0x200016d8

08007e70 <__tzcalc_limits>:
 8007e70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e74:	4604      	mov	r4, r0
 8007e76:	f000 fd49 	bl	800890c <__gettzinfo>
 8007e7a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8007e7e:	429c      	cmp	r4, r3
 8007e80:	f340 8092 	ble.w	8007fa8 <__tzcalc_limits+0x138>
 8007e84:	f46f 67f6 	mvn.w	r7, #1968	; 0x7b0
 8007e88:	19e1      	adds	r1, r4, r7
 8007e8a:	108d      	asrs	r5, r1, #2
 8007e8c:	f2a4 72b2 	subw	r2, r4, #1970	; 0x7b2
 8007e90:	f240 166d 	movw	r6, #365	; 0x16d
 8007e94:	fb06 5702 	mla	r7, r6, r2, r5
 8007e98:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8007e9c:	f2a4 726d 	subw	r2, r4, #1901	; 0x76d
 8007ea0:	f46f 6cc8 	mvn.w	ip, #1600	; 0x640
 8007ea4:	fb92 f1f3 	sdiv	r1, r2, r3
 8007ea8:	eb04 060c 	add.w	r6, r4, ip
 8007eac:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8007eb0:	187d      	adds	r5, r7, r1
 8007eb2:	fb96 f7f3 	sdiv	r7, r6, r3
 8007eb6:	19ef      	adds	r7, r5, r7
 8007eb8:	fb94 f5f3 	sdiv	r5, r4, r3
 8007ebc:	fb03 4615 	mls	r6, r3, r5, r4
 8007ec0:	2264      	movs	r2, #100	; 0x64
 8007ec2:	fb94 f1f2 	sdiv	r1, r4, r2
 8007ec6:	fb02 4c11 	mls	ip, r2, r1, r4
 8007eca:	f1d6 0201 	rsbs	r2, r6, #1
 8007ece:	bf38      	it	cc
 8007ed0:	2200      	movcc	r2, #0
 8007ed2:	2102      	movs	r1, #2
 8007ed4:	6044      	str	r4, [r0, #4]
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	9101      	str	r1, [sp, #4]
 8007eda:	7a1d      	ldrb	r5, [r3, #8]
 8007edc:	2d4a      	cmp	r5, #74	; 0x4a
 8007ede:	d10f      	bne.n	8007f00 <__tzcalc_limits+0x90>
 8007ee0:	6959      	ldr	r1, [r3, #20]
 8007ee2:	07a6      	lsls	r6, r4, #30
 8007ee4:	eb07 0501 	add.w	r5, r7, r1
 8007ee8:	d102      	bne.n	8007ef0 <__tzcalc_limits+0x80>
 8007eea:	f1bc 0f00 	cmp.w	ip, #0
 8007eee:	d100      	bne.n	8007ef2 <__tzcalc_limits+0x82>
 8007ef0:	b122      	cbz	r2, 8007efc <__tzcalc_limits+0x8c>
 8007ef2:	293b      	cmp	r1, #59	; 0x3b
 8007ef4:	bfd4      	ite	le
 8007ef6:	2100      	movle	r1, #0
 8007ef8:	2101      	movgt	r1, #1
 8007efa:	e03f      	b.n	8007f7c <__tzcalc_limits+0x10c>
 8007efc:	4611      	mov	r1, r2
 8007efe:	e03d      	b.n	8007f7c <__tzcalc_limits+0x10c>
 8007f00:	2d44      	cmp	r5, #68	; 0x44
 8007f02:	d102      	bne.n	8007f0a <__tzcalc_limits+0x9a>
 8007f04:	695d      	ldr	r5, [r3, #20]
 8007f06:	1979      	adds	r1, r7, r5
 8007f08:	e039      	b.n	8007f7e <__tzcalc_limits+0x10e>
 8007f0a:	07a1      	lsls	r1, r4, #30
 8007f0c:	d105      	bne.n	8007f1a <__tzcalc_limits+0xaa>
 8007f0e:	f1bc 0f00 	cmp.w	ip, #0
 8007f12:	bf0c      	ite	eq
 8007f14:	4616      	moveq	r6, r2
 8007f16:	2601      	movne	r6, #1
 8007f18:	e000      	b.n	8007f1c <__tzcalc_limits+0xac>
 8007f1a:	4616      	mov	r6, r2
 8007f1c:	4924      	ldr	r1, [pc, #144]	; (8007fb0 <__tzcalc_limits+0x140>)
 8007f1e:	f04f 0830 	mov.w	r8, #48	; 0x30
 8007f22:	f8d3 900c 	ldr.w	r9, [r3, #12]
 8007f26:	fb08 1806 	mla	r8, r8, r6, r1
 8007f2a:	463d      	mov	r5, r7
 8007f2c:	2601      	movs	r6, #1
 8007f2e:	454e      	cmp	r6, r9
 8007f30:	da06      	bge.n	8007f40 <__tzcalc_limits+0xd0>
 8007f32:	eb08 0a86 	add.w	sl, r8, r6, lsl #2
 8007f36:	f85a bc04 	ldr.w	fp, [sl, #-4]
 8007f3a:	3601      	adds	r6, #1
 8007f3c:	445d      	add	r5, fp
 8007f3e:	e7f6      	b.n	8007f2e <__tzcalc_limits+0xbe>
 8007f40:	2107      	movs	r1, #7
 8007f42:	f105 0a04 	add.w	sl, r5, #4
 8007f46:	fb9a fbf1 	sdiv	fp, sl, r1
 8007f4a:	fb01 ae1b 	mls	lr, r1, fp, sl
 8007f4e:	695e      	ldr	r6, [r3, #20]
 8007f50:	f1b9 0f01 	cmp.w	r9, #1
 8007f54:	bfb8      	it	lt
 8007f56:	f04f 0901 	movlt.w	r9, #1
 8007f5a:	ebb6 0a0e 	subs.w	sl, r6, lr
 8007f5e:	691e      	ldr	r6, [r3, #16]
 8007f60:	bf48      	it	mi
 8007f62:	448a      	addmi	sl, r1
 8007f64:	f106 3bff 	add.w	fp, r6, #4294967295
 8007f68:	fb01 a10b 	mla	r1, r1, fp, sl
 8007f6c:	f109 39ff 	add.w	r9, r9, #4294967295
 8007f70:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 8007f74:	4541      	cmp	r1, r8
 8007f76:	db01      	blt.n	8007f7c <__tzcalc_limits+0x10c>
 8007f78:	3907      	subs	r1, #7
 8007f7a:	e7fb      	b.n	8007f74 <__tzcalc_limits+0x104>
 8007f7c:	1869      	adds	r1, r5, r1
 8007f7e:	699e      	ldr	r6, [r3, #24]
 8007f80:	4d0c      	ldr	r5, [pc, #48]	; (8007fb4 <__tzcalc_limits+0x144>)
 8007f82:	fb05 6101 	mla	r1, r5, r1, r6
 8007f86:	6a1e      	ldr	r6, [r3, #32]
 8007f88:	1989      	adds	r1, r1, r6
 8007f8a:	f843 1f1c 	str.w	r1, [r3, #28]!
 8007f8e:	9901      	ldr	r1, [sp, #4]
 8007f90:	3901      	subs	r1, #1
 8007f92:	9101      	str	r1, [sp, #4]
 8007f94:	d1a1      	bne.n	8007eda <__tzcalc_limits+0x6a>
 8007f96:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007f98:	69c2      	ldr	r2, [r0, #28]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	bfac      	ite	ge
 8007f9e:	2300      	movge	r3, #0
 8007fa0:	2301      	movlt	r3, #1
 8007fa2:	6003      	str	r3, [r0, #0]
 8007fa4:	2001      	movs	r0, #1
 8007fa6:	e000      	b.n	8007faa <__tzcalc_limits+0x13a>
 8007fa8:	2000      	movs	r0, #0
 8007faa:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fae:	bf00      	nop
 8007fb0:	08009624 	.word	0x08009624
 8007fb4:	00015180 	.word	0x00015180

08007fb8 <_mktm_r>:
 8007fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fbc:	4680      	mov	r8, r0
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	4617      	mov	r7, r2
 8007fc2:	f000 fca3 	bl	800890c <__gettzinfo>
 8007fc6:	f8d8 1000 	ldr.w	r1, [r8]
 8007fca:	4a9a      	ldr	r2, [pc, #616]	; (8008234 <_mktm_r+0x27c>)
 8007fcc:	4606      	mov	r6, r0
 8007fce:	fb91 f3f2 	sdiv	r3, r1, r2
 8007fd2:	fb02 1113 	mls	r1, r2, r3, r1
 8007fd6:	2900      	cmp	r1, #0
 8007fd8:	da05      	bge.n	8007fe6 <_mktm_r+0x2e>
 8007fda:	f501 35a8 	add.w	r5, r1, #86016	; 0x15000
 8007fde:	f505 71c0 	add.w	r1, r5, #384	; 0x180
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	e7f7      	b.n	8007fd6 <_mktm_r+0x1e>
 8007fe6:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8007fea:	fb91 f5f0 	sdiv	r5, r1, r0
 8007fee:	fb00 1115 	mls	r1, r0, r5, r1
 8007ff2:	203c      	movs	r0, #60	; 0x3c
 8007ff4:	fb91 f2f0 	sdiv	r2, r1, r0
 8007ff8:	60a5      	str	r5, [r4, #8]
 8007ffa:	fb00 1512 	mls	r5, r0, r2, r1
 8007ffe:	6062      	str	r2, [r4, #4]
 8008000:	2107      	movs	r1, #7
 8008002:	1d1a      	adds	r2, r3, #4
 8008004:	fb92 f0f1 	sdiv	r0, r2, r1
 8008008:	6025      	str	r5, [r4, #0]
 800800a:	fb01 2510 	mls	r5, r1, r0, r2
 800800e:	2d00      	cmp	r5, #0
 8008010:	bfb8      	it	lt
 8008012:	3507      	addlt	r5, #7
 8008014:	2b00      	cmp	r3, #0
 8008016:	61a5      	str	r5, [r4, #24]
 8008018:	f240 75b2 	movw	r5, #1970	; 0x7b2
 800801c:	db30      	blt.n	8008080 <_mktm_r+0xc8>
 800801e:	07a8      	lsls	r0, r5, #30
 8008020:	d105      	bne.n	800802e <_mktm_r+0x76>
 8008022:	2264      	movs	r2, #100	; 0x64
 8008024:	fb95 f1f2 	sdiv	r1, r5, r2
 8008028:	fb02 5011 	mls	r0, r2, r1, r5
 800802c:	b950      	cbnz	r0, 8008044 <_mktm_r+0x8c>
 800802e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008032:	fb95 f1f2 	sdiv	r1, r5, r2
 8008036:	fb02 5011 	mls	r0, r2, r1, r5
 800803a:	f1d0 0101 	rsbs	r1, r0, #1
 800803e:	bf38      	it	cc
 8008040:	2100      	movcc	r1, #0
 8008042:	e000      	b.n	8008046 <_mktm_r+0x8e>
 8008044:	2101      	movs	r1, #1
 8008046:	4a7c      	ldr	r2, [pc, #496]	; (8008238 <_mktm_r+0x280>)
 8008048:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800804c:	4283      	cmp	r3, r0
 800804e:	db1d      	blt.n	800808c <_mktm_r+0xd4>
 8008050:	3501      	adds	r5, #1
 8008052:	1a1b      	subs	r3, r3, r0
 8008054:	e7e3      	b.n	800801e <_mktm_r+0x66>
 8008056:	2264      	movs	r2, #100	; 0x64
 8008058:	fb95 f1f2 	sdiv	r1, r5, r2
 800805c:	fb02 5011 	mls	r0, r2, r1, r5
 8008060:	b990      	cbnz	r0, 8008088 <_mktm_r+0xd0>
 8008062:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008066:	fb95 f1f2 	sdiv	r1, r5, r2
 800806a:	fb02 5011 	mls	r0, r2, r1, r5
 800806e:	f1d0 0101 	rsbs	r1, r0, #1
 8008072:	bf38      	it	cc
 8008074:	2100      	movcc	r1, #0
 8008076:	4a70      	ldr	r2, [pc, #448]	; (8008238 <_mktm_r+0x280>)
 8008078:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800807c:	181b      	adds	r3, r3, r0
 800807e:	d505      	bpl.n	800808c <_mktm_r+0xd4>
 8008080:	3d01      	subs	r5, #1
 8008082:	07a9      	lsls	r1, r5, #30
 8008084:	d1ed      	bne.n	8008062 <_mktm_r+0xaa>
 8008086:	e7e6      	b.n	8008056 <_mktm_r+0x9e>
 8008088:	2101      	movs	r1, #1
 800808a:	e7f4      	b.n	8008076 <_mktm_r+0xbe>
 800808c:	486b      	ldr	r0, [pc, #428]	; (800823c <_mktm_r+0x284>)
 800808e:	f04f 0930 	mov.w	r9, #48	; 0x30
 8008092:	f2a5 726c 	subw	r2, r5, #1900	; 0x76c
 8008096:	fb09 0901 	mla	r9, r9, r1, r0
 800809a:	2100      	movs	r1, #0
 800809c:	6162      	str	r2, [r4, #20]
 800809e:	61e3      	str	r3, [r4, #28]
 80080a0:	6121      	str	r1, [r4, #16]
 80080a2:	6920      	ldr	r0, [r4, #16]
 80080a4:	f859 2020 	ldr.w	r2, [r9, r0, lsl #2]
 80080a8:	4293      	cmp	r3, r2
 80080aa:	db03      	blt.n	80080b4 <_mktm_r+0xfc>
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	1c42      	adds	r2, r0, #1
 80080b0:	6122      	str	r2, [r4, #16]
 80080b2:	e7f6      	b.n	80080a2 <_mktm_r+0xea>
 80080b4:	3301      	adds	r3, #1
 80080b6:	60e3      	str	r3, [r4, #12]
 80080b8:	2f00      	cmp	r7, #0
 80080ba:	f040 80b6 	bne.w	800822a <_mktm_r+0x272>
 80080be:	f000 fa37 	bl	8008530 <__tz_lock>
 80080c2:	485f      	ldr	r0, [pc, #380]	; (8008240 <_mktm_r+0x288>)
 80080c4:	6802      	ldr	r2, [r0, #0]
 80080c6:	b312      	cbz	r2, 800810e <_mktm_r+0x156>
 80080c8:	6873      	ldr	r3, [r6, #4]
 80080ca:	429d      	cmp	r5, r3
 80080cc:	d105      	bne.n	80080da <_mktm_r+0x122>
 80080ce:	6831      	ldr	r1, [r6, #0]
 80080d0:	f8d8 5000 	ldr.w	r5, [r8]
 80080d4:	69f0      	ldr	r0, [r6, #28]
 80080d6:	b941      	cbnz	r1, 80080ea <_mktm_r+0x132>
 80080d8:	e00e      	b.n	80080f8 <_mktm_r+0x140>
 80080da:	4628      	mov	r0, r5
 80080dc:	f7ff fec8 	bl	8007e70 <__tzcalc_limits>
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d1f4      	bne.n	80080ce <_mktm_r+0x116>
 80080e4:	f04f 35ff 	mov.w	r5, #4294967295
 80080e8:	e00f      	b.n	800810a <_mktm_r+0x152>
 80080ea:	4285      	cmp	r5, r0
 80080ec:	db0c      	blt.n	8008108 <_mktm_r+0x150>
 80080ee:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80080f0:	429d      	cmp	r5, r3
 80080f2:	da09      	bge.n	8008108 <_mktm_r+0x150>
 80080f4:	2501      	movs	r5, #1
 80080f6:	e008      	b.n	800810a <_mktm_r+0x152>
 80080f8:	4285      	cmp	r5, r0
 80080fa:	dafb      	bge.n	80080f4 <_mktm_r+0x13c>
 80080fc:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 80080fe:	4295      	cmp	r5, r2
 8008100:	bfac      	ite	ge
 8008102:	2500      	movge	r5, #0
 8008104:	2501      	movlt	r5, #1
 8008106:	e000      	b.n	800810a <_mktm_r+0x152>
 8008108:	2500      	movs	r5, #0
 800810a:	6225      	str	r5, [r4, #32]
 800810c:	e000      	b.n	8008110 <_mktm_r+0x158>
 800810e:	6227      	str	r7, [r4, #32]
 8008110:	6a25      	ldr	r5, [r4, #32]
 8008112:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008116:	2d01      	cmp	r5, #1
 8008118:	bf0c      	ite	eq
 800811a:	6bf5      	ldreq	r5, [r6, #60]	; 0x3c
 800811c:	6a35      	ldrne	r5, [r6, #32]
 800811e:	203c      	movs	r0, #60	; 0x3c
 8008120:	fb95 f2f1 	sdiv	r2, r5, r1
 8008124:	fb01 5312 	mls	r3, r1, r2, r5
 8008128:	fb93 f1f0 	sdiv	r1, r3, r0
 800812c:	fb00 3311 	mls	r3, r0, r1, r3
 8008130:	6860      	ldr	r0, [r4, #4]
 8008132:	6825      	ldr	r5, [r4, #0]
 8008134:	1a41      	subs	r1, r0, r1
 8008136:	68a0      	ldr	r0, [r4, #8]
 8008138:	1aeb      	subs	r3, r5, r3
 800813a:	1a82      	subs	r2, r0, r2
 800813c:	2b3b      	cmp	r3, #59	; 0x3b
 800813e:	6023      	str	r3, [r4, #0]
 8008140:	6061      	str	r1, [r4, #4]
 8008142:	60a2      	str	r2, [r4, #8]
 8008144:	dd03      	ble.n	800814e <_mktm_r+0x196>
 8008146:	1c48      	adds	r0, r1, #1
 8008148:	6060      	str	r0, [r4, #4]
 800814a:	3b3c      	subs	r3, #60	; 0x3c
 800814c:	e004      	b.n	8008158 <_mktm_r+0x1a0>
 800814e:	2b00      	cmp	r3, #0
 8008150:	da03      	bge.n	800815a <_mktm_r+0x1a2>
 8008152:	3901      	subs	r1, #1
 8008154:	6061      	str	r1, [r4, #4]
 8008156:	333c      	adds	r3, #60	; 0x3c
 8008158:	6023      	str	r3, [r4, #0]
 800815a:	6863      	ldr	r3, [r4, #4]
 800815c:	2b3b      	cmp	r3, #59	; 0x3b
 800815e:	dd03      	ble.n	8008168 <_mktm_r+0x1b0>
 8008160:	1c51      	adds	r1, r2, #1
 8008162:	60a1      	str	r1, [r4, #8]
 8008164:	3b3c      	subs	r3, #60	; 0x3c
 8008166:	e004      	b.n	8008172 <_mktm_r+0x1ba>
 8008168:	2b00      	cmp	r3, #0
 800816a:	da03      	bge.n	8008174 <_mktm_r+0x1bc>
 800816c:	3a01      	subs	r2, #1
 800816e:	60a2      	str	r2, [r4, #8]
 8008170:	333c      	adds	r3, #60	; 0x3c
 8008172:	6063      	str	r3, [r4, #4]
 8008174:	68a0      	ldr	r0, [r4, #8]
 8008176:	2817      	cmp	r0, #23
 8008178:	dd1f      	ble.n	80081ba <_mktm_r+0x202>
 800817a:	69e1      	ldr	r1, [r4, #28]
 800817c:	69a2      	ldr	r2, [r4, #24]
 800817e:	1c4b      	adds	r3, r1, #1
 8008180:	1c51      	adds	r1, r2, #1
 8008182:	2906      	cmp	r1, #6
 8008184:	61e3      	str	r3, [r4, #28]
 8008186:	68e3      	ldr	r3, [r4, #12]
 8008188:	bfc8      	it	gt
 800818a:	2100      	movgt	r1, #0
 800818c:	3818      	subs	r0, #24
 800818e:	1c5a      	adds	r2, r3, #1
 8008190:	60a0      	str	r0, [r4, #8]
 8008192:	6920      	ldr	r0, [r4, #16]
 8008194:	61a1      	str	r1, [r4, #24]
 8008196:	60e2      	str	r2, [r4, #12]
 8008198:	f859 1020 	ldr.w	r1, [r9, r0, lsl #2]
 800819c:	428a      	cmp	r2, r1
 800819e:	dd41      	ble.n	8008224 <_mktm_r+0x26c>
 80081a0:	1a53      	subs	r3, r2, r1
 80081a2:	1c42      	adds	r2, r0, #1
 80081a4:	2a0c      	cmp	r2, #12
 80081a6:	60e3      	str	r3, [r4, #12]
 80081a8:	6122      	str	r2, [r4, #16]
 80081aa:	d13b      	bne.n	8008224 <_mktm_r+0x26c>
 80081ac:	6961      	ldr	r1, [r4, #20]
 80081ae:	2000      	movs	r0, #0
 80081b0:	1c4b      	adds	r3, r1, #1
 80081b2:	6120      	str	r0, [r4, #16]
 80081b4:	6163      	str	r3, [r4, #20]
 80081b6:	61e0      	str	r0, [r4, #28]
 80081b8:	e034      	b.n	8008224 <_mktm_r+0x26c>
 80081ba:	2800      	cmp	r0, #0
 80081bc:	da32      	bge.n	8008224 <_mktm_r+0x26c>
 80081be:	69e3      	ldr	r3, [r4, #28]
 80081c0:	69a1      	ldr	r1, [r4, #24]
 80081c2:	1e5a      	subs	r2, r3, #1
 80081c4:	61e2      	str	r2, [r4, #28]
 80081c6:	68e2      	ldr	r2, [r4, #12]
 80081c8:	1e4b      	subs	r3, r1, #1
 80081ca:	bf48      	it	mi
 80081cc:	2306      	movmi	r3, #6
 80081ce:	1e51      	subs	r1, r2, #1
 80081d0:	3018      	adds	r0, #24
 80081d2:	61a3      	str	r3, [r4, #24]
 80081d4:	60e1      	str	r1, [r4, #12]
 80081d6:	60a0      	str	r0, [r4, #8]
 80081d8:	bb21      	cbnz	r1, 8008224 <_mktm_r+0x26c>
 80081da:	6920      	ldr	r0, [r4, #16]
 80081dc:	1e43      	subs	r3, r0, #1
 80081de:	d401      	bmi.n	80081e4 <_mktm_r+0x22c>
 80081e0:	6123      	str	r3, [r4, #16]
 80081e2:	e01b      	b.n	800821c <_mktm_r+0x264>
 80081e4:	6961      	ldr	r1, [r4, #20]
 80081e6:	220b      	movs	r2, #11
 80081e8:	1e48      	subs	r0, r1, #1
 80081ea:	6122      	str	r2, [r4, #16]
 80081ec:	0782      	lsls	r2, r0, #30
 80081ee:	6160      	str	r0, [r4, #20]
 80081f0:	d105      	bne.n	80081fe <_mktm_r+0x246>
 80081f2:	2364      	movs	r3, #100	; 0x64
 80081f4:	fb90 f2f3 	sdiv	r2, r0, r3
 80081f8:	fb03 0112 	mls	r1, r3, r2, r0
 80081fc:	b951      	cbnz	r1, 8008214 <_mktm_r+0x25c>
 80081fe:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8008202:	fb90 f2f3 	sdiv	r2, r0, r3
 8008206:	fb03 0012 	mls	r0, r3, r2, r0
 800820a:	f1d0 0101 	rsbs	r1, r0, #1
 800820e:	bf38      	it	cc
 8008210:	2100      	movcc	r1, #0
 8008212:	e000      	b.n	8008216 <_mktm_r+0x25e>
 8008214:	2101      	movs	r1, #1
 8008216:	f201 136d 	addw	r3, r1, #365	; 0x16d
 800821a:	61e3      	str	r3, [r4, #28]
 800821c:	6922      	ldr	r2, [r4, #16]
 800821e:	f859 0022 	ldr.w	r0, [r9, r2, lsl #2]
 8008222:	60e0      	str	r0, [r4, #12]
 8008224:	f000 f985 	bl	8008532 <__tz_unlock>
 8008228:	e001      	b.n	800822e <_mktm_r+0x276>
 800822a:	2100      	movs	r1, #0
 800822c:	6221      	str	r1, [r4, #32]
 800822e:	4620      	mov	r0, r4
 8008230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008234:	00015180 	.word	0x00015180
 8008238:	08009684 	.word	0x08009684
 800823c:	08009624 	.word	0x08009624
 8008240:	200016d8 	.word	0x200016d8

08008244 <siprintf>:
 8008244:	b40e      	push	{r1, r2, r3}
 8008246:	b500      	push	{lr}
 8008248:	b09c      	sub	sp, #112	; 0x70
 800824a:	9002      	str	r0, [sp, #8]
 800824c:	9006      	str	r0, [sp, #24]
 800824e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8008252:	ab1d      	add	r3, sp, #116	; 0x74
 8008254:	9004      	str	r0, [sp, #16]
 8008256:	9007      	str	r0, [sp, #28]
 8008258:	f44f 7102 	mov.w	r1, #520	; 0x208
 800825c:	480a      	ldr	r0, [pc, #40]	; (8008288 <siprintf+0x44>)
 800825e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008262:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008266:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800826a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800826e:	6800      	ldr	r0, [r0, #0]
 8008270:	a902      	add	r1, sp, #8
 8008272:	9301      	str	r3, [sp, #4]
 8008274:	f000 f862 	bl	800833c <_svfiprintf_r>
 8008278:	9b02      	ldr	r3, [sp, #8]
 800827a:	2200      	movs	r2, #0
 800827c:	701a      	strb	r2, [r3, #0]
 800827e:	b01c      	add	sp, #112	; 0x70
 8008280:	f85d eb04 	ldr.w	lr, [sp], #4
 8008284:	b003      	add	sp, #12
 8008286:	4770      	bx	lr
 8008288:	20000228 	.word	0x20000228

0800828c <__ssputc_r>:
 800828c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008290:	6893      	ldr	r3, [r2, #8]
 8008292:	4606      	mov	r6, r0
 8008294:	4689      	mov	r9, r1
 8008296:	4614      	mov	r4, r2
 8008298:	2b00      	cmp	r3, #0
 800829a:	d141      	bne.n	8008320 <__ssputc_r+0x94>
 800829c:	8992      	ldrh	r2, [r2, #12]
 800829e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80082a2:	d03d      	beq.n	8008320 <__ssputc_r+0x94>
 80082a4:	6961      	ldr	r1, [r4, #20]
 80082a6:	2503      	movs	r5, #3
 80082a8:	434d      	muls	r5, r1
 80082aa:	6923      	ldr	r3, [r4, #16]
 80082ac:	6827      	ldr	r7, [r4, #0]
 80082ae:	2002      	movs	r0, #2
 80082b0:	1aff      	subs	r7, r7, r3
 80082b2:	fb95 f5f0 	sdiv	r5, r5, r0
 80082b6:	1c79      	adds	r1, r7, #1
 80082b8:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80082bc:	42a9      	cmp	r1, r5
 80082be:	b211      	sxth	r1, r2
 80082c0:	bfa8      	it	ge
 80082c2:	183d      	addge	r5, r7, r0
 80082c4:	4630      	mov	r0, r6
 80082c6:	b179      	cbz	r1, 80082e8 <__ssputc_r+0x5c>
 80082c8:	4629      	mov	r1, r5
 80082ca:	f7ff fbbd 	bl	8007a48 <_malloc_r>
 80082ce:	4680      	mov	r8, r0
 80082d0:	b1a0      	cbz	r0, 80082fc <__ssputc_r+0x70>
 80082d2:	463a      	mov	r2, r7
 80082d4:	6921      	ldr	r1, [r4, #16]
 80082d6:	f7ff fc01 	bl	8007adc <memcpy>
 80082da:	89a3      	ldrh	r3, [r4, #12]
 80082dc:	f423 6090 	bic.w	r0, r3, #1152	; 0x480
 80082e0:	f040 0280 	orr.w	r2, r0, #128	; 0x80
 80082e4:	81a2      	strh	r2, [r4, #12]
 80082e6:	e013      	b.n	8008310 <__ssputc_r+0x84>
 80082e8:	4619      	mov	r1, r3
 80082ea:	462a      	mov	r2, r5
 80082ec:	f000 fb20 	bl	8008930 <_realloc_r>
 80082f0:	4680      	mov	r8, r0
 80082f2:	b968      	cbnz	r0, 8008310 <__ssputc_r+0x84>
 80082f4:	4630      	mov	r0, r6
 80082f6:	6921      	ldr	r1, [r4, #16]
 80082f8:	f000 fac4 	bl	8008884 <_free_r>
 80082fc:	89a0      	ldrh	r0, [r4, #12]
 80082fe:	230c      	movs	r3, #12
 8008300:	f040 0240 	orr.w	r2, r0, #64	; 0x40
 8008304:	6033      	str	r3, [r6, #0]
 8008306:	f04f 30ff 	mov.w	r0, #4294967295
 800830a:	81a2      	strh	r2, [r4, #12]
 800830c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008310:	eb08 0107 	add.w	r1, r8, r7
 8008314:	6165      	str	r5, [r4, #20]
 8008316:	1bed      	subs	r5, r5, r7
 8008318:	f8c4 8010 	str.w	r8, [r4, #16]
 800831c:	6021      	str	r1, [r4, #0]
 800831e:	60a5      	str	r5, [r4, #8]
 8008320:	68a3      	ldr	r3, [r4, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	dd06      	ble.n	8008334 <__ssputc_r+0xa8>
 8008326:	6820      	ldr	r0, [r4, #0]
 8008328:	f800 9b01 	strb.w	r9, [r0], #1
 800832c:	68a2      	ldr	r2, [r4, #8]
 800832e:	6020      	str	r0, [r4, #0]
 8008330:	1e51      	subs	r1, r2, #1
 8008332:	60a1      	str	r1, [r4, #8]
 8008334:	2000      	movs	r0, #0
 8008336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

0800833c <_svfiprintf_r>:
 800833c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008340:	b09c      	sub	sp, #112	; 0x70
 8008342:	9303      	str	r3, [sp, #12]
 8008344:	898b      	ldrh	r3, [r1, #12]
 8008346:	460d      	mov	r5, r1
 8008348:	f003 0180 	and.w	r1, r3, #128	; 0x80
 800834c:	4614      	mov	r4, r2
 800834e:	b20a      	sxth	r2, r1
 8008350:	4606      	mov	r6, r0
 8008352:	b162      	cbz	r2, 800836e <_svfiprintf_r+0x32>
 8008354:	692b      	ldr	r3, [r5, #16]
 8008356:	b953      	cbnz	r3, 800836e <_svfiprintf_r+0x32>
 8008358:	2140      	movs	r1, #64	; 0x40
 800835a:	f7ff fb75 	bl	8007a48 <_malloc_r>
 800835e:	6028      	str	r0, [r5, #0]
 8008360:	6128      	str	r0, [r5, #16]
 8008362:	b910      	cbnz	r0, 800836a <_svfiprintf_r+0x2e>
 8008364:	210c      	movs	r1, #12
 8008366:	6031      	str	r1, [r6, #0]
 8008368:	e0d3      	b.n	8008512 <_svfiprintf_r+0x1d6>
 800836a:	2040      	movs	r0, #64	; 0x40
 800836c:	6168      	str	r0, [r5, #20]
 800836e:	2700      	movs	r7, #0
 8008370:	2120      	movs	r1, #32
 8008372:	2230      	movs	r2, #48	; 0x30
 8008374:	9709      	str	r7, [sp, #36]	; 0x24
 8008376:	f88d 1029 	strb.w	r1, [sp, #41]	; 0x29
 800837a:	f88d 202a 	strb.w	r2, [sp, #42]	; 0x2a
 800837e:	4623      	mov	r3, r4
 8008380:	461f      	mov	r7, r3
 8008382:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008386:	b928      	cbnz	r0, 8008394 <_svfiprintf_r+0x58>
 8008388:	ebb7 0a04 	subs.w	sl, r7, r4
 800838c:	d016      	beq.n	80083bc <_svfiprintf_r+0x80>
 800838e:	f04f 0900 	mov.w	r9, #0
 8008392:	e00d      	b.n	80083b0 <_svfiprintf_r+0x74>
 8008394:	2825      	cmp	r0, #37	; 0x25
 8008396:	d1f3      	bne.n	8008380 <_svfiprintf_r+0x44>
 8008398:	e7f6      	b.n	8008388 <_svfiprintf_r+0x4c>
 800839a:	4630      	mov	r0, r6
 800839c:	f814 1009 	ldrb.w	r1, [r4, r9]
 80083a0:	462a      	mov	r2, r5
 80083a2:	f7ff ff73 	bl	800828c <__ssputc_r>
 80083a6:	3001      	adds	r0, #1
 80083a8:	f000 80ac 	beq.w	8008504 <_svfiprintf_r+0x1c8>
 80083ac:	f109 0901 	add.w	r9, r9, #1
 80083b0:	45d1      	cmp	r9, sl
 80083b2:	dbf2      	blt.n	800839a <_svfiprintf_r+0x5e>
 80083b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083b6:	eb01 020a 	add.w	r2, r1, sl
 80083ba:	9209      	str	r2, [sp, #36]	; 0x24
 80083bc:	783b      	ldrb	r3, [r7, #0]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f000 80a0 	beq.w	8008504 <_svfiprintf_r+0x1c8>
 80083c4:	2400      	movs	r4, #0
 80083c6:	f04f 30ff 	mov.w	r0, #4294967295
 80083ca:	9404      	str	r4, [sp, #16]
 80083cc:	9407      	str	r4, [sp, #28]
 80083ce:	9005      	str	r0, [sp, #20]
 80083d0:	9406      	str	r4, [sp, #24]
 80083d2:	f88d 4053 	strb.w	r4, [sp, #83]	; 0x53
 80083d6:	941a      	str	r4, [sp, #104]	; 0x68
 80083d8:	f107 0901 	add.w	r9, r7, #1
 80083dc:	4f4f      	ldr	r7, [pc, #316]	; (800851c <_svfiprintf_r+0x1e0>)
 80083de:	464c      	mov	r4, r9
 80083e0:	4638      	mov	r0, r7
 80083e2:	7821      	ldrb	r1, [r4, #0]
 80083e4:	2205      	movs	r2, #5
 80083e6:	f000 fa95 	bl	8008914 <memchr>
 80083ea:	f109 0901 	add.w	r9, r9, #1
 80083ee:	9b04      	ldr	r3, [sp, #16]
 80083f0:	b130      	cbz	r0, 8008400 <_svfiprintf_r+0xc4>
 80083f2:	1bc4      	subs	r4, r0, r7
 80083f4:	2701      	movs	r7, #1
 80083f6:	fa07 f704 	lsl.w	r7, r7, r4
 80083fa:	433b      	orrs	r3, r7
 80083fc:	9304      	str	r3, [sp, #16]
 80083fe:	e7ed      	b.n	80083dc <_svfiprintf_r+0xa0>
 8008400:	06d9      	lsls	r1, r3, #27
 8008402:	d502      	bpl.n	800840a <_svfiprintf_r+0xce>
 8008404:	2120      	movs	r1, #32
 8008406:	f88d 1053 	strb.w	r1, [sp, #83]	; 0x53
 800840a:	071a      	lsls	r2, r3, #28
 800840c:	d502      	bpl.n	8008414 <_svfiprintf_r+0xd8>
 800840e:	222b      	movs	r2, #43	; 0x2b
 8008410:	f88d 2053 	strb.w	r2, [sp, #83]	; 0x53
 8008414:	7820      	ldrb	r0, [r4, #0]
 8008416:	282a      	cmp	r0, #42	; 0x2a
 8008418:	d002      	beq.n	8008420 <_svfiprintf_r+0xe4>
 800841a:	9b07      	ldr	r3, [sp, #28]
 800841c:	4627      	mov	r7, r4
 800841e:	e00e      	b.n	800843e <_svfiprintf_r+0x102>
 8008420:	9a03      	ldr	r2, [sp, #12]
 8008422:	6817      	ldr	r7, [r2, #0]
 8008424:	1d10      	adds	r0, r2, #4
 8008426:	2f00      	cmp	r7, #0
 8008428:	9003      	str	r0, [sp, #12]
 800842a:	db01      	blt.n	8008430 <_svfiprintf_r+0xf4>
 800842c:	9707      	str	r7, [sp, #28]
 800842e:	e004      	b.n	800843a <_svfiprintf_r+0xfe>
 8008430:	4279      	negs	r1, r7
 8008432:	f043 0302 	orr.w	r3, r3, #2
 8008436:	9107      	str	r1, [sp, #28]
 8008438:	9304      	str	r3, [sp, #16]
 800843a:	3401      	adds	r4, #1
 800843c:	e00a      	b.n	8008454 <_svfiprintf_r+0x118>
 800843e:	463c      	mov	r4, r7
 8008440:	7821      	ldrb	r1, [r4, #0]
 8008442:	3701      	adds	r7, #1
 8008444:	3930      	subs	r1, #48	; 0x30
 8008446:	2909      	cmp	r1, #9
 8008448:	d803      	bhi.n	8008452 <_svfiprintf_r+0x116>
 800844a:	240a      	movs	r4, #10
 800844c:	fb04 1303 	mla	r3, r4, r3, r1
 8008450:	e7f5      	b.n	800843e <_svfiprintf_r+0x102>
 8008452:	9307      	str	r3, [sp, #28]
 8008454:	7822      	ldrb	r2, [r4, #0]
 8008456:	2a2e      	cmp	r2, #46	; 0x2e
 8008458:	d119      	bne.n	800848e <_svfiprintf_r+0x152>
 800845a:	7860      	ldrb	r0, [r4, #1]
 800845c:	282a      	cmp	r0, #42	; 0x2a
 800845e:	d109      	bne.n	8008474 <_svfiprintf_r+0x138>
 8008460:	9803      	ldr	r0, [sp, #12]
 8008462:	3402      	adds	r4, #2
 8008464:	6803      	ldr	r3, [r0, #0]
 8008466:	1d02      	adds	r2, r0, #4
 8008468:	2b00      	cmp	r3, #0
 800846a:	9203      	str	r2, [sp, #12]
 800846c:	bfb8      	it	lt
 800846e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008472:	e00b      	b.n	800848c <_svfiprintf_r+0x150>
 8008474:	1c67      	adds	r7, r4, #1
 8008476:	2300      	movs	r3, #0
 8008478:	463c      	mov	r4, r7
 800847a:	7821      	ldrb	r1, [r4, #0]
 800847c:	3701      	adds	r7, #1
 800847e:	3930      	subs	r1, #48	; 0x30
 8008480:	2909      	cmp	r1, #9
 8008482:	d803      	bhi.n	800848c <_svfiprintf_r+0x150>
 8008484:	240a      	movs	r4, #10
 8008486:	fb04 1303 	mla	r3, r4, r3, r1
 800848a:	e7f5      	b.n	8008478 <_svfiprintf_r+0x13c>
 800848c:	9305      	str	r3, [sp, #20]
 800848e:	4f24      	ldr	r7, [pc, #144]	; (8008520 <_svfiprintf_r+0x1e4>)
 8008490:	7821      	ldrb	r1, [r4, #0]
 8008492:	4638      	mov	r0, r7
 8008494:	2203      	movs	r2, #3
 8008496:	f000 fa3d 	bl	8008914 <memchr>
 800849a:	b138      	cbz	r0, 80084ac <_svfiprintf_r+0x170>
 800849c:	1bc7      	subs	r7, r0, r7
 800849e:	2140      	movs	r1, #64	; 0x40
 80084a0:	fa01 f107 	lsl.w	r1, r1, r7
 80084a4:	9b04      	ldr	r3, [sp, #16]
 80084a6:	3401      	adds	r4, #1
 80084a8:	430b      	orrs	r3, r1
 80084aa:	9304      	str	r3, [sp, #16]
 80084ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084b0:	481c      	ldr	r0, [pc, #112]	; (8008524 <_svfiprintf_r+0x1e8>)
 80084b2:	2206      	movs	r2, #6
 80084b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084b8:	f000 fa2c 	bl	8008914 <memchr>
 80084bc:	b188      	cbz	r0, 80084e2 <_svfiprintf_r+0x1a6>
 80084be:	4a1a      	ldr	r2, [pc, #104]	; (8008528 <_svfiprintf_r+0x1ec>)
 80084c0:	b932      	cbnz	r2, 80084d0 <_svfiprintf_r+0x194>
 80084c2:	9f03      	ldr	r7, [sp, #12]
 80084c4:	1dfb      	adds	r3, r7, #7
 80084c6:	f023 0007 	bic.w	r0, r3, #7
 80084ca:	3008      	adds	r0, #8
 80084cc:	9003      	str	r0, [sp, #12]
 80084ce:	e014      	b.n	80084fa <_svfiprintf_r+0x1be>
 80084d0:	a903      	add	r1, sp, #12
 80084d2:	9100      	str	r1, [sp, #0]
 80084d4:	4630      	mov	r0, r6
 80084d6:	a904      	add	r1, sp, #16
 80084d8:	462a      	mov	r2, r5
 80084da:	4b14      	ldr	r3, [pc, #80]	; (800852c <_svfiprintf_r+0x1f0>)
 80084dc:	f3af 8000 	nop.w
 80084e0:	e007      	b.n	80084f2 <_svfiprintf_r+0x1b6>
 80084e2:	a803      	add	r0, sp, #12
 80084e4:	9000      	str	r0, [sp, #0]
 80084e6:	a904      	add	r1, sp, #16
 80084e8:	4630      	mov	r0, r6
 80084ea:	462a      	mov	r2, r5
 80084ec:	4b0f      	ldr	r3, [pc, #60]	; (800852c <_svfiprintf_r+0x1f0>)
 80084ee:	f000 f891 	bl	8008614 <_printf_i>
 80084f2:	f1b0 3fff 	cmp.w	r0, #4294967295
 80084f6:	4680      	mov	r8, r0
 80084f8:	d004      	beq.n	8008504 <_svfiprintf_r+0x1c8>
 80084fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084fc:	eb02 0108 	add.w	r1, r2, r8
 8008500:	9109      	str	r1, [sp, #36]	; 0x24
 8008502:	e73c      	b.n	800837e <_svfiprintf_r+0x42>
 8008504:	89ab      	ldrh	r3, [r5, #12]
 8008506:	f003 0040 	and.w	r0, r3, #64	; 0x40
 800850a:	b202      	sxth	r2, r0
 800850c:	b90a      	cbnz	r2, 8008512 <_svfiprintf_r+0x1d6>
 800850e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008510:	e001      	b.n	8008516 <_svfiprintf_r+0x1da>
 8008512:	f04f 30ff 	mov.w	r0, #4294967295
 8008516:	b01c      	add	sp, #112	; 0x70
 8008518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800851c:	0800968c 	.word	0x0800968c
 8008520:	08009692 	.word	0x08009692
 8008524:	08009696 	.word	0x08009696
 8008528:	00000000 	.word	0x00000000
 800852c:	0800828d 	.word	0x0800828d

08008530 <__tz_lock>:
 8008530:	4770      	bx	lr

08008532 <__tz_unlock>:
 8008532:	4770      	bx	lr

08008534 <_printf_common>:
 8008534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008538:	4615      	mov	r5, r2
 800853a:	4699      	mov	r9, r3
 800853c:	688a      	ldr	r2, [r1, #8]
 800853e:	690b      	ldr	r3, [r1, #16]
 8008540:	4680      	mov	r8, r0
 8008542:	429a      	cmp	r2, r3
 8008544:	bfa8      	it	ge
 8008546:	4613      	movge	r3, r2
 8008548:	602b      	str	r3, [r5, #0]
 800854a:	f891 0043 	ldrb.w	r0, [r1, #67]	; 0x43
 800854e:	460c      	mov	r4, r1
 8008550:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008554:	b108      	cbz	r0, 800855a <_printf_common+0x26>
 8008556:	1c59      	adds	r1, r3, #1
 8008558:	6029      	str	r1, [r5, #0]
 800855a:	6826      	ldr	r6, [r4, #0]
 800855c:	06b2      	lsls	r2, r6, #26
 800855e:	d502      	bpl.n	8008566 <_printf_common+0x32>
 8008560:	682a      	ldr	r2, [r5, #0]
 8008562:	1c93      	adds	r3, r2, #2
 8008564:	602b      	str	r3, [r5, #0]
 8008566:	6820      	ldr	r0, [r4, #0]
 8008568:	f010 0606 	ands.w	r6, r0, #6
 800856c:	d018      	beq.n	80085a0 <_printf_common+0x6c>
 800856e:	f894 7043 	ldrb.w	r7, [r4, #67]	; 0x43
 8008572:	6820      	ldr	r0, [r4, #0]
 8008574:	1c3e      	adds	r6, r7, #0
 8008576:	bf18      	it	ne
 8008578:	2601      	movne	r6, #1
 800857a:	0683      	lsls	r3, r0, #26
 800857c:	d51a      	bpl.n	80085b4 <_printf_common+0x80>
 800857e:	19a1      	adds	r1, r4, r6
 8008580:	2230      	movs	r2, #48	; 0x30
 8008582:	f881 2043 	strb.w	r2, [r1, #67]	; 0x43
 8008586:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800858a:	3602      	adds	r6, #2
 800858c:	f881 3044 	strb.w	r3, [r1, #68]	; 0x44
 8008590:	e010      	b.n	80085b4 <_printf_common+0x80>
 8008592:	4640      	mov	r0, r8
 8008594:	7e61      	ldrb	r1, [r4, #25]
 8008596:	464a      	mov	r2, r9
 8008598:	47d0      	blx	sl
 800859a:	3001      	adds	r0, #1
 800859c:	d006      	beq.n	80085ac <_printf_common+0x78>
 800859e:	3601      	adds	r6, #1
 80085a0:	68e1      	ldr	r1, [r4, #12]
 80085a2:	682a      	ldr	r2, [r5, #0]
 80085a4:	1a8b      	subs	r3, r1, r2
 80085a6:	429e      	cmp	r6, r3
 80085a8:	dbf3      	blt.n	8008592 <_printf_common+0x5e>
 80085aa:	e7e0      	b.n	800856e <_printf_common+0x3a>
 80085ac:	f04f 30ff 	mov.w	r0, #4294967295
 80085b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085b4:	2700      	movs	r7, #0
 80085b6:	42b7      	cmp	r7, r6
 80085b8:	da09      	bge.n	80085ce <_printf_common+0x9a>
 80085ba:	19e1      	adds	r1, r4, r7
 80085bc:	4640      	mov	r0, r8
 80085be:	f891 1043 	ldrb.w	r1, [r1, #67]	; 0x43
 80085c2:	464a      	mov	r2, r9
 80085c4:	47d0      	blx	sl
 80085c6:	3001      	adds	r0, #1
 80085c8:	d0f0      	beq.n	80085ac <_printf_common+0x78>
 80085ca:	3701      	adds	r7, #1
 80085cc:	e7f3      	b.n	80085b6 <_printf_common+0x82>
 80085ce:	6821      	ldr	r1, [r4, #0]
 80085d0:	6828      	ldr	r0, [r5, #0]
 80085d2:	68e6      	ldr	r6, [r4, #12]
 80085d4:	f001 0206 	and.w	r2, r1, #6
 80085d8:	2a04      	cmp	r2, #4
 80085da:	bf08      	it	eq
 80085dc:	ebc0 0506 	rsbeq	r5, r0, r6
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	68a6      	ldr	r6, [r4, #8]
 80085e4:	bf0c      	ite	eq
 80085e6:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085ea:	2500      	movne	r5, #0
 80085ec:	429e      	cmp	r6, r3
 80085ee:	bfc4      	itt	gt
 80085f0:	ebc3 0306 	rsbgt	r3, r3, r6
 80085f4:	18ed      	addgt	r5, r5, r3
 80085f6:	2600      	movs	r6, #0
 80085f8:	42ae      	cmp	r6, r5
 80085fa:	da07      	bge.n	800860c <_printf_common+0xd8>
 80085fc:	4640      	mov	r0, r8
 80085fe:	7ea1      	ldrb	r1, [r4, #26]
 8008600:	464a      	mov	r2, r9
 8008602:	47d0      	blx	sl
 8008604:	3001      	adds	r0, #1
 8008606:	d0d1      	beq.n	80085ac <_printf_common+0x78>
 8008608:	3601      	adds	r6, #1
 800860a:	e7f5      	b.n	80085f8 <_printf_common+0xc4>
 800860c:	2000      	movs	r0, #0
 800860e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08008614 <_printf_i>:
 8008614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008618:	460c      	mov	r4, r1
 800861a:	7e25      	ldrb	r5, [r4, #24]
 800861c:	b085      	sub	sp, #20
 800861e:	2d6e      	cmp	r5, #110	; 0x6e
 8008620:	4690      	mov	r8, r2
 8008622:	4607      	mov	r7, r0
 8008624:	4699      	mov	r9, r3
 8008626:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008628:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800862c:	f000 80aa 	beq.w	8008784 <_printf_i+0x170>
 8008630:	d812      	bhi.n	8008658 <_printf_i+0x44>
 8008632:	2d63      	cmp	r5, #99	; 0x63
 8008634:	d024      	beq.n	8008680 <_printf_i+0x6c>
 8008636:	d809      	bhi.n	800864c <_printf_i+0x38>
 8008638:	2d00      	cmp	r5, #0
 800863a:	f000 80bb 	beq.w	80087b4 <_printf_i+0x1a0>
 800863e:	2d58      	cmp	r5, #88	; 0x58
 8008640:	f040 80cb 	bne.w	80087da <_printf_i+0x1c6>
 8008644:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8008648:	4d82      	ldr	r5, [pc, #520]	; (8008854 <_printf_i+0x240>)
 800864a:	e057      	b.n	80086fc <_printf_i+0xe8>
 800864c:	2d64      	cmp	r5, #100	; 0x64
 800864e:	d020      	beq.n	8008692 <_printf_i+0x7e>
 8008650:	2d69      	cmp	r5, #105	; 0x69
 8008652:	f040 80c2 	bne.w	80087da <_printf_i+0x1c6>
 8008656:	e01c      	b.n	8008692 <_printf_i+0x7e>
 8008658:	2d73      	cmp	r5, #115	; 0x73
 800865a:	f000 80af 	beq.w	80087bc <_printf_i+0x1a8>
 800865e:	d809      	bhi.n	8008674 <_printf_i+0x60>
 8008660:	2d6f      	cmp	r5, #111	; 0x6f
 8008662:	d02f      	beq.n	80086c4 <_printf_i+0xb0>
 8008664:	2d70      	cmp	r5, #112	; 0x70
 8008666:	f040 80b8 	bne.w	80087da <_printf_i+0x1c6>
 800866a:	6825      	ldr	r5, [r4, #0]
 800866c:	f045 0620 	orr.w	r6, r5, #32
 8008670:	6026      	str	r6, [r4, #0]
 8008672:	e03f      	b.n	80086f4 <_printf_i+0xe0>
 8008674:	2d75      	cmp	r5, #117	; 0x75
 8008676:	d025      	beq.n	80086c4 <_printf_i+0xb0>
 8008678:	2d78      	cmp	r5, #120	; 0x78
 800867a:	f040 80ae 	bne.w	80087da <_printf_i+0x1c6>
 800867e:	e039      	b.n	80086f4 <_printf_i+0xe0>
 8008680:	6808      	ldr	r0, [r1, #0]
 8008682:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008686:	1d02      	adds	r2, r0, #4
 8008688:	600a      	str	r2, [r1, #0]
 800868a:	6801      	ldr	r1, [r0, #0]
 800868c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008690:	e0a7      	b.n	80087e2 <_printf_i+0x1ce>
 8008692:	6820      	ldr	r0, [r4, #0]
 8008694:	680b      	ldr	r3, [r1, #0]
 8008696:	f010 0f80 	tst.w	r0, #128	; 0x80
 800869a:	d002      	beq.n	80086a2 <_printf_i+0x8e>
 800869c:	1d1e      	adds	r6, r3, #4
 800869e:	600e      	str	r6, [r1, #0]
 80086a0:	e008      	b.n	80086b4 <_printf_i+0xa0>
 80086a2:	f103 0504 	add.w	r5, r3, #4
 80086a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80086aa:	600d      	str	r5, [r1, #0]
 80086ac:	d002      	beq.n	80086b4 <_printf_i+0xa0>
 80086ae:	f9b3 1000 	ldrsh.w	r1, [r3]
 80086b2:	e000      	b.n	80086b6 <_printf_i+0xa2>
 80086b4:	6819      	ldr	r1, [r3, #0]
 80086b6:	2900      	cmp	r1, #0
 80086b8:	da3c      	bge.n	8008734 <_printf_i+0x120>
 80086ba:	202d      	movs	r0, #45	; 0x2d
 80086bc:	4249      	negs	r1, r1
 80086be:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80086c2:	e037      	b.n	8008734 <_printf_i+0x120>
 80086c4:	6825      	ldr	r5, [r4, #0]
 80086c6:	680e      	ldr	r6, [r1, #0]
 80086c8:	f015 0f80 	tst.w	r5, #128	; 0x80
 80086cc:	d002      	beq.n	80086d4 <_printf_i+0xc0>
 80086ce:	1d33      	adds	r3, r6, #4
 80086d0:	600b      	str	r3, [r1, #0]
 80086d2:	e007      	b.n	80086e4 <_printf_i+0xd0>
 80086d4:	f106 0004 	add.w	r0, r6, #4
 80086d8:	f015 0f40 	tst.w	r5, #64	; 0x40
 80086dc:	6008      	str	r0, [r1, #0]
 80086de:	d001      	beq.n	80086e4 <_printf_i+0xd0>
 80086e0:	8831      	ldrh	r1, [r6, #0]
 80086e2:	e000      	b.n	80086e6 <_printf_i+0xd2>
 80086e4:	6831      	ldr	r1, [r6, #0]
 80086e6:	7e26      	ldrb	r6, [r4, #24]
 80086e8:	4d5a      	ldr	r5, [pc, #360]	; (8008854 <_printf_i+0x240>)
 80086ea:	2e6f      	cmp	r6, #111	; 0x6f
 80086ec:	bf14      	ite	ne
 80086ee:	230a      	movne	r3, #10
 80086f0:	2308      	moveq	r3, #8
 80086f2:	e01b      	b.n	800872c <_printf_i+0x118>
 80086f4:	2078      	movs	r0, #120	; 0x78
 80086f6:	4d58      	ldr	r5, [pc, #352]	; (8008858 <_printf_i+0x244>)
 80086f8:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
 80086fc:	6820      	ldr	r0, [r4, #0]
 80086fe:	680b      	ldr	r3, [r1, #0]
 8008700:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008704:	f103 0604 	add.w	r6, r3, #4
 8008708:	600e      	str	r6, [r1, #0]
 800870a:	d103      	bne.n	8008714 <_printf_i+0x100>
 800870c:	0641      	lsls	r1, r0, #25
 800870e:	d501      	bpl.n	8008714 <_printf_i+0x100>
 8008710:	8819      	ldrh	r1, [r3, #0]
 8008712:	e000      	b.n	8008716 <_printf_i+0x102>
 8008714:	6819      	ldr	r1, [r3, #0]
 8008716:	07c6      	lsls	r6, r0, #31
 8008718:	bf44      	itt	mi
 800871a:	f040 0020 	orrmi.w	r0, r0, #32
 800871e:	6020      	strmi	r0, [r4, #0]
 8008720:	b919      	cbnz	r1, 800872a <_printf_i+0x116>
 8008722:	6820      	ldr	r0, [r4, #0]
 8008724:	f020 0320 	bic.w	r3, r0, #32
 8008728:	6023      	str	r3, [r4, #0]
 800872a:	2310      	movs	r3, #16
 800872c:	2000      	movs	r0, #0
 800872e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008732:	e001      	b.n	8008738 <_printf_i+0x124>
 8008734:	4d47      	ldr	r5, [pc, #284]	; (8008854 <_printf_i+0x240>)
 8008736:	230a      	movs	r3, #10
 8008738:	6866      	ldr	r6, [r4, #4]
 800873a:	2e00      	cmp	r6, #0
 800873c:	60a6      	str	r6, [r4, #8]
 800873e:	db03      	blt.n	8008748 <_printf_i+0x134>
 8008740:	6820      	ldr	r0, [r4, #0]
 8008742:	f020 0004 	bic.w	r0, r0, #4
 8008746:	6020      	str	r0, [r4, #0]
 8008748:	b901      	cbnz	r1, 800874c <_printf_i+0x138>
 800874a:	b16e      	cbz	r6, 8008768 <_printf_i+0x154>
 800874c:	f104 0042 	add.w	r0, r4, #66	; 0x42
 8008750:	fbb1 fef3 	udiv	lr, r1, r3
 8008754:	fb03 111e 	mls	r1, r3, lr, r1
 8008758:	5c69      	ldrb	r1, [r5, r1]
 800875a:	4606      	mov	r6, r0
 800875c:	f800 1901 	strb.w	r1, [r0], #-1
 8008760:	4671      	mov	r1, lr
 8008762:	2900      	cmp	r1, #0
 8008764:	d1f4      	bne.n	8008750 <_printf_i+0x13c>
 8008766:	e000      	b.n	800876a <_printf_i+0x156>
 8008768:	4616      	mov	r6, r2
 800876a:	1b92      	subs	r2, r2, r6
 800876c:	2b08      	cmp	r3, #8
 800876e:	6122      	str	r2, [r4, #16]
 8008770:	d13c      	bne.n	80087ec <_printf_i+0x1d8>
 8008772:	6823      	ldr	r3, [r4, #0]
 8008774:	07d8      	lsls	r0, r3, #31
 8008776:	d539      	bpl.n	80087ec <_printf_i+0x1d8>
 8008778:	6860      	ldr	r0, [r4, #4]
 800877a:	4290      	cmp	r0, r2
 800877c:	dc36      	bgt.n	80087ec <_printf_i+0x1d8>
 800877e:	1c51      	adds	r1, r2, #1
 8008780:	6061      	str	r1, [r4, #4]
 8008782:	e033      	b.n	80087ec <_printf_i+0x1d8>
 8008784:	6826      	ldr	r6, [r4, #0]
 8008786:	680b      	ldr	r3, [r1, #0]
 8008788:	f016 0f80 	tst.w	r6, #128	; 0x80
 800878c:	d005      	beq.n	800879a <_printf_i+0x186>
 800878e:	1d1e      	adds	r6, r3, #4
 8008790:	600e      	str	r6, [r1, #0]
 8008792:	6819      	ldr	r1, [r3, #0]
 8008794:	6960      	ldr	r0, [r4, #20]
 8008796:	6008      	str	r0, [r1, #0]
 8008798:	e00c      	b.n	80087b4 <_printf_i+0x1a0>
 800879a:	f103 0004 	add.w	r0, r3, #4
 800879e:	f016 0f40 	tst.w	r6, #64	; 0x40
 80087a2:	6008      	str	r0, [r1, #0]
 80087a4:	d003      	beq.n	80087ae <_printf_i+0x19a>
 80087a6:	6818      	ldr	r0, [r3, #0]
 80087a8:	6963      	ldr	r3, [r4, #20]
 80087aa:	8003      	strh	r3, [r0, #0]
 80087ac:	e002      	b.n	80087b4 <_printf_i+0x1a0>
 80087ae:	6961      	ldr	r1, [r4, #20]
 80087b0:	681e      	ldr	r6, [r3, #0]
 80087b2:	6031      	str	r1, [r6, #0]
 80087b4:	2300      	movs	r3, #0
 80087b6:	6123      	str	r3, [r4, #16]
 80087b8:	4616      	mov	r6, r2
 80087ba:	e017      	b.n	80087ec <_printf_i+0x1d8>
 80087bc:	680e      	ldr	r6, [r1, #0]
 80087be:	1d32      	adds	r2, r6, #4
 80087c0:	600a      	str	r2, [r1, #0]
 80087c2:	6836      	ldr	r6, [r6, #0]
 80087c4:	4630      	mov	r0, r6
 80087c6:	f000 f8d7 	bl	8008978 <strlen>
 80087ca:	6863      	ldr	r3, [r4, #4]
 80087cc:	6120      	str	r0, [r4, #16]
 80087ce:	4298      	cmp	r0, r3
 80087d0:	bf88      	it	hi
 80087d2:	6123      	strhi	r3, [r4, #16]
 80087d4:	6920      	ldr	r0, [r4, #16]
 80087d6:	6060      	str	r0, [r4, #4]
 80087d8:	e005      	b.n	80087e6 <_printf_i+0x1d2>
 80087da:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087de:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
 80087e2:	2301      	movs	r3, #1
 80087e4:	6123      	str	r3, [r4, #16]
 80087e6:	2100      	movs	r1, #0
 80087e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087ec:	f8cd 9000 	str.w	r9, [sp]
 80087f0:	4638      	mov	r0, r7
 80087f2:	4621      	mov	r1, r4
 80087f4:	aa03      	add	r2, sp, #12
 80087f6:	4643      	mov	r3, r8
 80087f8:	f7ff fe9c 	bl	8008534 <_printf_common>
 80087fc:	3001      	adds	r0, #1
 80087fe:	d102      	bne.n	8008806 <_printf_i+0x1f2>
 8008800:	f04f 30ff 	mov.w	r0, #4294967295
 8008804:	e022      	b.n	800884c <_printf_i+0x238>
 8008806:	2500      	movs	r5, #0
 8008808:	6922      	ldr	r2, [r4, #16]
 800880a:	4295      	cmp	r5, r2
 800880c:	da07      	bge.n	800881e <_printf_i+0x20a>
 800880e:	4638      	mov	r0, r7
 8008810:	5d71      	ldrb	r1, [r6, r5]
 8008812:	4642      	mov	r2, r8
 8008814:	47c8      	blx	r9
 8008816:	3001      	adds	r0, #1
 8008818:	d0f2      	beq.n	8008800 <_printf_i+0x1ec>
 800881a:	3501      	adds	r5, #1
 800881c:	e7f4      	b.n	8008808 <_printf_i+0x1f4>
 800881e:	6821      	ldr	r1, [r4, #0]
 8008820:	0789      	lsls	r1, r1, #30
 8008822:	d405      	bmi.n	8008830 <_printf_i+0x21c>
 8008824:	68e0      	ldr	r0, [r4, #12]
 8008826:	9903      	ldr	r1, [sp, #12]
 8008828:	4288      	cmp	r0, r1
 800882a:	bfb8      	it	lt
 800882c:	4608      	movlt	r0, r1
 800882e:	e00d      	b.n	800884c <_printf_i+0x238>
 8008830:	2500      	movs	r5, #0
 8008832:	68e0      	ldr	r0, [r4, #12]
 8008834:	9b03      	ldr	r3, [sp, #12]
 8008836:	1ac2      	subs	r2, r0, r3
 8008838:	4295      	cmp	r5, r2
 800883a:	daf3      	bge.n	8008824 <_printf_i+0x210>
 800883c:	4638      	mov	r0, r7
 800883e:	7e61      	ldrb	r1, [r4, #25]
 8008840:	4642      	mov	r2, r8
 8008842:	47c8      	blx	r9
 8008844:	3001      	adds	r0, #1
 8008846:	d0db      	beq.n	8008800 <_printf_i+0x1ec>
 8008848:	3501      	adds	r5, #1
 800884a:	e7f2      	b.n	8008832 <_printf_i+0x21e>
 800884c:	b005      	add	sp, #20
 800884e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008852:	bf00      	nop
 8008854:	0800969d 	.word	0x0800969d
 8008858:	080096ae 	.word	0x080096ae

0800885c <div>:
 800885c:	b510      	push	{r4, lr}
 800885e:	2900      	cmp	r1, #0
 8008860:	fb91 f4f2 	sdiv	r4, r1, r2
 8008864:	fb02 1314 	mls	r3, r2, r4, r1
 8008868:	db04      	blt.n	8008874 <div+0x18>
 800886a:	2b00      	cmp	r3, #0
 800886c:	da06      	bge.n	800887c <div+0x20>
 800886e:	3401      	adds	r4, #1
 8008870:	1a9b      	subs	r3, r3, r2
 8008872:	e003      	b.n	800887c <div+0x20>
 8008874:	2b00      	cmp	r3, #0
 8008876:	dd01      	ble.n	800887c <div+0x20>
 8008878:	3c01      	subs	r4, #1
 800887a:	189b      	adds	r3, r3, r2
 800887c:	6004      	str	r4, [r0, #0]
 800887e:	6043      	str	r3, [r0, #4]
 8008880:	bd10      	pop	{r4, pc}
	...

08008884 <_free_r>:
 8008884:	b530      	push	{r4, r5, lr}
 8008886:	2900      	cmp	r1, #0
 8008888:	d03c      	beq.n	8008904 <_free_r+0x80>
 800888a:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800888e:	1f0b      	subs	r3, r1, #4
 8008890:	491d      	ldr	r1, [pc, #116]	; (8008908 <_free_r+0x84>)
 8008892:	2a00      	cmp	r2, #0
 8008894:	bfb8      	it	lt
 8008896:	189b      	addlt	r3, r3, r2
 8008898:	680a      	ldr	r2, [r1, #0]
 800889a:	b912      	cbnz	r2, 80088a2 <_free_r+0x1e>
 800889c:	605a      	str	r2, [r3, #4]
 800889e:	600b      	str	r3, [r1, #0]
 80088a0:	bd30      	pop	{r4, r5, pc}
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d20e      	bcs.n	80088c4 <_free_r+0x40>
 80088a6:	6819      	ldr	r1, [r3, #0]
 80088a8:	1858      	adds	r0, r3, r1
 80088aa:	4290      	cmp	r0, r2
 80088ac:	d103      	bne.n	80088b6 <_free_r+0x32>
 80088ae:	585a      	ldr	r2, [r3, r1]
 80088b0:	1889      	adds	r1, r1, r2
 80088b2:	6842      	ldr	r2, [r0, #4]
 80088b4:	6019      	str	r1, [r3, #0]
 80088b6:	4814      	ldr	r0, [pc, #80]	; (8008908 <_free_r+0x84>)
 80088b8:	605a      	str	r2, [r3, #4]
 80088ba:	6003      	str	r3, [r0, #0]
 80088bc:	bd30      	pop	{r4, r5, pc}
 80088be:	4299      	cmp	r1, r3
 80088c0:	d803      	bhi.n	80088ca <_free_r+0x46>
 80088c2:	460a      	mov	r2, r1
 80088c4:	6851      	ldr	r1, [r2, #4]
 80088c6:	2900      	cmp	r1, #0
 80088c8:	d1f9      	bne.n	80088be <_free_r+0x3a>
 80088ca:	6814      	ldr	r4, [r2, #0]
 80088cc:	1915      	adds	r5, r2, r4
 80088ce:	429d      	cmp	r5, r3
 80088d0:	d10a      	bne.n	80088e8 <_free_r+0x64>
 80088d2:	6818      	ldr	r0, [r3, #0]
 80088d4:	1823      	adds	r3, r4, r0
 80088d6:	18d0      	adds	r0, r2, r3
 80088d8:	4288      	cmp	r0, r1
 80088da:	6013      	str	r3, [r2, #0]
 80088dc:	d112      	bne.n	8008904 <_free_r+0x80>
 80088de:	6808      	ldr	r0, [r1, #0]
 80088e0:	181b      	adds	r3, r3, r0
 80088e2:	6013      	str	r3, [r2, #0]
 80088e4:	684b      	ldr	r3, [r1, #4]
 80088e6:	e00c      	b.n	8008902 <_free_r+0x7e>
 80088e8:	d902      	bls.n	80088f0 <_free_r+0x6c>
 80088ea:	230c      	movs	r3, #12
 80088ec:	6003      	str	r3, [r0, #0]
 80088ee:	bd30      	pop	{r4, r5, pc}
 80088f0:	6818      	ldr	r0, [r3, #0]
 80088f2:	181c      	adds	r4, r3, r0
 80088f4:	428c      	cmp	r4, r1
 80088f6:	d103      	bne.n	8008900 <_free_r+0x7c>
 80088f8:	680c      	ldr	r4, [r1, #0]
 80088fa:	6849      	ldr	r1, [r1, #4]
 80088fc:	1900      	adds	r0, r0, r4
 80088fe:	6018      	str	r0, [r3, #0]
 8008900:	6059      	str	r1, [r3, #4]
 8008902:	6053      	str	r3, [r2, #4]
 8008904:	bd30      	pop	{r4, r5, pc}
 8008906:	bf00      	nop
 8008908:	200016d4 	.word	0x200016d4

0800890c <__gettzinfo>:
 800890c:	4800      	ldr	r0, [pc, #0]	; (8008910 <__gettzinfo+0x4>)
 800890e:	4770      	bx	lr
 8008910:	2000022c 	.word	0x2000022c

08008914 <memchr>:
 8008914:	b510      	push	{r4, lr}
 8008916:	b2c9      	uxtb	r1, r1
 8008918:	4603      	mov	r3, r0
 800891a:	1882      	adds	r2, r0, r2
 800891c:	4293      	cmp	r3, r2
 800891e:	4618      	mov	r0, r3
 8008920:	d004      	beq.n	800892c <memchr+0x18>
 8008922:	7804      	ldrb	r4, [r0, #0]
 8008924:	3301      	adds	r3, #1
 8008926:	428c      	cmp	r4, r1
 8008928:	d1f8      	bne.n	800891c <memchr+0x8>
 800892a:	e000      	b.n	800892e <memchr+0x1a>
 800892c:	2000      	movs	r0, #0
 800892e:	bd10      	pop	{r4, pc}

08008930 <_realloc_r>:
 8008930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008932:	4606      	mov	r6, r0
 8008934:	4615      	mov	r5, r2
 8008936:	460c      	mov	r4, r1
 8008938:	b921      	cbnz	r1, 8008944 <_realloc_r+0x14>
 800893a:	4611      	mov	r1, r2
 800893c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008940:	f7ff b882 	b.w	8007a48 <_malloc_r>
 8008944:	b91a      	cbnz	r2, 800894e <_realloc_r+0x1e>
 8008946:	f7ff ff9d 	bl	8008884 <_free_r>
 800894a:	462c      	mov	r4, r5
 800894c:	e012      	b.n	8008974 <_realloc_r+0x44>
 800894e:	f000 f81b 	bl	8008988 <_malloc_usable_size_r>
 8008952:	42a8      	cmp	r0, r5
 8008954:	d20e      	bcs.n	8008974 <_realloc_r+0x44>
 8008956:	4630      	mov	r0, r6
 8008958:	4629      	mov	r1, r5
 800895a:	f7ff f875 	bl	8007a48 <_malloc_r>
 800895e:	4607      	mov	r7, r0
 8008960:	b138      	cbz	r0, 8008972 <_realloc_r+0x42>
 8008962:	4621      	mov	r1, r4
 8008964:	462a      	mov	r2, r5
 8008966:	f7ff f8b9 	bl	8007adc <memcpy>
 800896a:	4630      	mov	r0, r6
 800896c:	4621      	mov	r1, r4
 800896e:	f7ff ff89 	bl	8008884 <_free_r>
 8008972:	463c      	mov	r4, r7
 8008974:	4620      	mov	r0, r4
 8008976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008978 <strlen>:
 8008978:	4603      	mov	r3, r0
 800897a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800897e:	2a00      	cmp	r2, #0
 8008980:	d1fb      	bne.n	800897a <strlen+0x2>
 8008982:	1a18      	subs	r0, r3, r0
 8008984:	3801      	subs	r0, #1
 8008986:	4770      	bx	lr

08008988 <_malloc_usable_size_r>:
 8008988:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800898c:	2800      	cmp	r0, #0
 800898e:	da02      	bge.n	8008996 <_malloc_usable_size_r+0xe>
 8008990:	3904      	subs	r1, #4
 8008992:	580b      	ldr	r3, [r1, r0]
 8008994:	18c0      	adds	r0, r0, r3
 8008996:	3804      	subs	r0, #4
 8008998:	4770      	bx	lr
 800899a:	5024      	.short	0x5024
 800899c:	304b544d 	.word	0x304b544d
 80089a0:	332a3030 	.word	0x332a3030
 80089a4:	000a0d32 	.word	0x000a0d32
 80089a8:	544d5024 	.word	0x544d5024
 80089ac:	3135324b 	.word	0x3135324b
 80089b0:	3036392c 	.word	0x3036392c
 80089b4:	37312a30 	.word	0x37312a30
 80089b8:	24000a0d 	.word	0x24000a0d
 80089bc:	4b544d50 	.word	0x4b544d50
 80089c0:	2c363832 	.word	0x2c363832
 80089c4:	33322a31 	.word	0x33322a31
 80089c8:	24000a0d 	.word	0x24000a0d
 80089cc:	4d525047 	.word	0x4d525047
 80089d0:	47240043 	.word	0x47240043
 80089d4:	434d524e 	.word	0x434d524e
 80089d8:	32302500 	.word	0x32302500
 80089dc:	32302575 	.word	0x32302575
 80089e0:	32302575 	.word	0x32302575
 80089e4:	6f6c2e75 	.word	0x6f6c2e75
 80089e8:	47240067 	.word	0x47240067
 80089ec:	41474750 	.word	0x41474750
 80089f0:	4e472400 	.word	0x4e472400
 80089f4:	00414747 	.word	0x00414747
 80089f8:	72617453 	.word	0x72617453
 80089fc:	69562074 	.word	0x69562074
 8008a00:	61757472 	.word	0x61757472
 8008a04:	4f43206c 	.word	0x4f43206c
 8008a08:	004d      	.short	0x004d
 8008a0a:	7453      	.short	0x7453
 8008a0c:	20747261 	.word	0x20747261
 8008a10:	7373614d 	.word	0x7373614d
 8008a14:	6f745320 	.word	0x6f745320
 8008a18:	65676172 	.word	0x65676172
	...

08008a1d <font_table_ank>:
 8008a1d:	544e4f46 2b4d3258 68746f47 0a056369     FONTX2M+Gothic..
	...
 8008a39:	78000000 50505840 00000050 d010f000     ...x@XPPP.......
 8008a49:	50505050 58505050 00007840 50505000     PPPPPPPX@x...PPP
 8008a59:	f010d050 50000000 50505050 50505050     P......PPPPPPPPP
 8008a69:	00000050 f800f800 20000000 20202020     P..........     
 8008a79:	7070a8a8 00000020 00000000 00000000     ..pp ...........
 8008a89:	88885070 70508888 00000000 00000000     pP....Pp........
 8008a99:	00000000 a8d888f8 88d8a8a8 000000f8     ................
	...
 8008ab9:	70700000 70707070 20707070 505070a8     ..ppppppppp .pPP
 8008ac9:	a87050d8 50505020 d800d850 00505050     .Pp. PPPP...PPP.
	...
 8008ae1:	a8702000 a82020a8 002070a8 00000000     . p..  ..p .....
 8008af1:	00000000 a850a800 a850a850 5050a850     ......P.P.P.P.PP
 8008b01:	d8505050 0000f800 00000000 d800f800     PPP.............
 8008b11:	50505050 d0505050 5050d010 00000050     PPPPPPP...PPP...
 8008b21:	00000000 50000000 58505050 50505840     .......PPPPX@XPP
 8008b31:	5000a850 5000a800 0000a800 10101010     P..P...P........
 8008b41:	80f09050 70702040 2020a8a8 20202020     P...@ pp..      
 8008b51:	20202020 20202020 00000020 10f81020              ... ...
 8008b61:	00000020 40200000 002040f8 00000000      ..... @.@ .....
	...
 8008b79:	20202000 20002020 50500000 00005050     .     . ..PPPP..
 8008b89:	00000000 f0505000 5050f050 20000000     .....PP.P.PP... 
 8008b99:	70e0a070 0040e050 10c0c000 30308060     p..pP.@.....`.00
 8008ba9:	40000000 b040a0a0 000050a0 20202020     ...@..@..P..    
 8008bb9:	00000000 20100000 40404020 00102020     .......  @@@  ..
 8008bc9:	20404080 40402020 00000080 20f02050     .@@   @@....P . 
 8008bd9:	00000050 20200000 002020f0 00000000     P.....  .  .....
 8008be9:	00000000 00402000 00000000 000000f0     ..... @.........
	...
 8008c01:	00004000 20101000 80404020 60000080     .@.....  @@....`
 8008c11:	90d0b090 00006090 a0602000 20202020     .....`... `.    
 8008c21:	60000000 40201090 0000f080 2010f000     ...`.. @....... 
 8008c31:	60901060 20000000 f0a0a060 00002020     `..`... `...  ..
 8008c41:	e080f000 60901010 60000000 9090e080     .......`...`....
 8008c51:	00006090 2010f000 40404020 60000000     .`.....  @@@...`
 8008c61:	90609090 00006090 90906000 60107090     ..`..`...`...p.`
 8008c71:	00000000 00002000 00000020 20000000     ..... .. ...... 
 8008c81:	40200000 10000000 40804020 00001020     .. @.... @.@ ...
 8008c91:	f0000000 0000f000 80000000 20102040     ............@ . 
 8008ca1:	00008040 1010e000 40004020 60000000     @....... @.@...`
 8008cb1:	b0a0b090 00007080 90906000 909090f0     .....p...`......
 8008cc1:	e0000000 90e09090 0000e090 80906000     .............`..
 8008cd1:	70808080 e0000000 90909090 0000e090     ...p............
 8008ce1:	8080f000 f08080e0 f0000000 80e08080     ................
 8008cf1:	00008080 80807000 709090b0 90000000     .....p.....p....
 8008d01:	90f09090 00009090 20207000 70202020     .........p     p
 8008d11:	10000000 90101010 00006090 c0a09000     .........`......
 8008d21:	9090a0c0 80000000 80808080 0000f080     ................
 8008d31:	d0b09000 90909090 90000000 9090b0d0     ................
 8008d41:	00009090 90906000 60909090 e0000000     .....`.....`....
 8008d51:	e0909090 00008080 90906000 60909090     .........`.....`
 8008d61:	e0000030 90e09090 00009090 80807000     0............p..
 8008d71:	e0101060 f8000000 20202020 00002020     `.......      ..
 8008d81:	90909000 60909090 90000000 90909090     .......`........
 8008d91:	0000c0a0 90909000 90b0d090 90000000     ................
 8008da1:	90609090 00009090 90909000 404040a0     ..`..........@@@
 8008db1:	f0000000 80402010 0000f080 40404070     ..... @.....p@@@
 8008dc1:	40404040 90000070 40f040a0 000040f0     @@@@p....@.@.@..
 8008dd1:	202020e0 20202020 502000e0 00000088     .       .. P....
	...
 8008ded:	404000f0 00002020 00000000 60000000     ..@@  .........`
 8008dfd:	70907010 80000000 9090e080 0000e090     .p.p............
 8008e0d:	60000000 70808090 10000000 90907010     ...`...p.....p..
 8008e1d:	00007090 60000000 7080f090 30000000     .p.....`...p...0
 8008e2d:	40f04040 00004040 70000000 10709090     @@.@@@.....p..p.
 8008e3d:	80000060 9090e080 00009090 60000020     `........... ..`
 8008e4d:	70202020 00200000 20206000 00c02020        p.. ..`    ..
 8008e5d:	90808000 90a0c0a0 60000000 20202020     ...........`    
 8008e6d:	00003020 f0000000 a8a8a8a8 00000000      0..............
 8008e7d:	9090e000 00009090 60000000 60909090     ...........`...`
 8008e8d:	00000000 9090e000 0080e090 70000000     ...............p
 8008e9d:	70909090 00000010 80c0b000 00008080     ...p............
 8008ead:	70000000 e0106080 40000000 4040f040     ...p.`.....@@.@@
 8008ebd:	00003040 90000000 70909090 00000000     @0.........p....
 8008ecd:	90909000 0000c0a0 90000000 90b0d090     ................
 8008edd:	00000000 60909000 00009090 90000000     .......`........
 8008eed:	10709090 00000060 4020f000 0000f080     ..p.`..... @....
 8008efd:	40404030 40404080 20200030 20202020     0@@@.@@@0.      
 8008f0d:	00202020 202020c0 20202010 f00000c0        ..   .   ....
	...
 800907d:	90906000 40700060 40404040 00000040     .`..`.p@@@@@@...
 800908d:	20200000 20202020 000000e0 00000000     ..      ........
 800909d:	00408000 00000000 00006060 f0000000     ..@.....``......
 80090ad:	10f01010 00402010 f0000000 40605010     ..... @......P`@
 80090bd:	00000080 60201000 002020a0 40000000     ...... `.  ....@
 80090cd:	201090f0 00000040 40f00000 00f04040     ... @......@@@..
 80090dd:	20000000 a06020f0 00000020 50f04000     ... . `. ....@.P
 80090ed:	00202050 00000000 202020e0 000000f0     P  ......   ....
 80090fd:	10f00000 00f010f0 00000000 2090b0b0     ............... 
 800910d:	00000040 70800000 00000000 1010f000     @......p........
 800911d:	80406050 10100080 a0602020 00202020     P`@.....  `.   .
 800912d:	90f04040 20101090 f0000040 40404040     @@..... @...@@@@
 800913d:	00f04040 10f81010 10905030 40400030     @@......0P..0.@@
 800914d:	905050f0 00601090 40f04040 2020f040     .PP...`.@@.@@.  
 800915d:	70400020 10909050 00402010 90784040      .@pP.... @.@@x.
 800916d:	20101090 f0000040 10101010 00f01010     ... @...........
 800917d:	50f85050 20101050 20400020 10004080     PP.PP..  .@ .@..
 800918d:	00c02010 1010f000 90502020 40400090     . ......  P...@@
 800919d:	4050d070 00304040 50909000 20101050     p.P@@@0....PP.. 
 80091ad:	70400040 10b09050 00402010 2020e010     @.@pP.... @...  
 80091bd:	402020f0 b0000040 10b0b0b0 00402010     .  @@........ @.
 80091cd:	f8000070 40202020 40400040 48506040     p...   @@.@@@`PH
 80091dd:	00404040 20f82020 40202020 f0000040     @@@.  .    @@...
 80091ed:	00000000 0000f000 1010f000 50202050     ............P  P
 80091fd:	20200080 602010f0 002028b0 20202020     ..  .. `.( .    
 800920d:	80404020 50400080 50505050 00909090      @@...@PPPPP....
 800921d:	a0908080 808080c0 f0000070 10101010     ........p.......
 800922d:	00402010 a0c0c000 1090a0a0 40400010     . @...........@@
 800923d:	d04040f0 0040d0d0 1010f000 2040a090     .@@...@.......@ 
 800924d:	20400020 10204010 00304080 40404040      .@ .@ ..@0.@@@@
 800925d:	90908040 101000f0 20205050 00805050     @.......PP  PP..
 800926d:	4040f000 404040f0 40400030 5050d070     ..@@.@@@0.@@p.PP
 800927d:	00202020 2020e000 20202020 f00000f0        ...      ....
 800928d:	10f01010 00f01010 f0000060 20101010     ........`...... 
 800929d:	90900040 90909090 00202010 a0a0a020     @........  . ...
 80092ad:	a8a0a0a0 808000b0 90808080 00c0a090     ................
 80092bd:	9090f000 90909090 f00000f0 10109090     ................
 80092cd:	00402010 00408000 20101000 804080c0     . @...@.... ..@.
 80092dd:	00000040 60000000 00609090 00000000     @......`..`.....
	...
 800942d:	2b2a2200 3c3b3a2c 5b3f3e3d 007f7c5d     ."*+,:;<=>?[]|..
 800943d:	2c2b2a22 3c3b3a2e 5b3f3e3d 007f7c5d     "*+,.:;<=>?[]|..
 800944d:	4d90feeb 534f4453 00302e35 4e204f4e     ...MSDOS5.0.NO N
 800945d:	20454d41 46202020 32335441 00202020     AME    FAT32   .
 800946d:	4e204f4e 20454d41 46202020 20205441     NO NAME    FAT  
 800947d:	00202020                                   .

08009481 <Virtual_Com_Port_StringVendor>:
 8009481:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 8009491:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 80094a1:	00630069 01120073                                i.c.s.

080094a7 <Virtual_Com_Port_DeviceDescriptor>:
 80094a7:	02000112 40000002 57400483 02010200     .......@..@W....
 80094b7:	03040103                                         ..

080094b9 <Virtual_Com_Port_StringLangID>:
 80094b9:	04090304                                ....

080094bd <Virtual_Com_Port_StringProduct>:
 80094bd:	00530332 004d0054 00320033 00560020     2.S.T.M.3.2. .V.
 80094cd:	00720069 00750074 006c0061 00430020     i.r.t.u.a.l. .C.
 80094dd:	004d004f 00500020 0072006f 00200074     O.M. .P.o.r.t. .
 80094ed:	02090020                                          .

080094ef <Virtual_Com_Port_ConfigDescriptor>:
 80094ef:	00430209 c0000102 00040932 02020100     ..C.....2.......
 80094ff:	24050001 05011000 01000124 02022404     ...$....$....$..
 800950f:	00062405 82050701 ff000803 00010409     .$..............
 800951f:	00000a02 03050700 00004002 02810507     .........@......
 800952f:	10000040                                         @..

08009532 <Mass_StringInterface>:
 8009532:	00530310 00200054 0061004d 00730073     ..S.T. .M.a.s.s.

08009542 <Mass_DeviceDescriptor>:
 8009542:	02000112 40000000 57200483 02010200     .......@.. W....
 8009552:	03260103                                         ..

08009554 <Mass_StringVendor>:
 8009554:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 8009564:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 8009574:	00630069 03260073                                i.c.s.

0800957a <Mass_StringProduct>:
 800957a:	00530326 004d0054 00320033 004d0020     &.S.T.M.3.2. .M.
 800958a:	00730061 00200073 00740053 0072006f     a.s.s. .S.t.o.r.
 800959a:	00670061 03040065                                a.g.e.

080095a0 <Mass_StringLangID>:
 80095a0:	04090304                                ....

080095a4 <Mass_ConfigDescriptor>:
 80095a4:	00200209 c0000101 00040932 06080200     .. .....2.......
 80095b4:	05070450 00400281 02050700 00004002     P.....@......@..

080095c4 <_DAYS_BEFORE_MONTH>:
 80095c4:	00000000 0000001f 0000003b 0000005a     ........;...Z...
 80095d4:	00000078 00000097 000000b5 000000d4     x...............
 80095e4:	000000f3 00000111 00000130 0000014e     ........0...N...

080095f4 <DAYS_IN_MONTH>:
 80095f4:	0000001f 0000001c 0000001f 0000001e     ................
 8009604:	0000001f 0000001e 0000001f 0000001f     ................
 8009614:	0000001e 0000001f 0000001e 0000001f     ................

08009624 <mon_lengths>:
 8009624:	0000001f 0000001c 0000001f 0000001e     ................
 8009634:	0000001f 0000001e 0000001f 0000001f     ................
 8009644:	0000001e 0000001f 0000001e 0000001f     ................
 8009654:	0000001f 0000001d 0000001f 0000001e     ................
 8009664:	0000001f 0000001e 0000001f 0000001f     ................
 8009674:	0000001e 0000001f 0000001e 0000001f     ................

08009684 <year_lengths>:
 8009684:	0000016d 0000016e 2b302d23 6c680020     m...n...#-0+ .hl
 8009694:	6665004c 47464567 32313000 36353433     L.efgEFG.0123456
 80096a4:	41393837 45444342 31300046 35343332     789ABCDEF.012345
 80096b4:	39383736 64636261 00006665              6789abcdef..
