package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for addspin2beff kernel
var addspin2beff_code cu.Function

// Stores the arguments for addspin2beff kernel invocation
type addspin2beff_args_t struct{
	 arg_tx unsafe.Pointer
	 arg_ty unsafe.Pointer
	 arg_tz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_dst_sin_x unsafe.Pointer
	 arg_dst_sin_y unsafe.Pointer
	 arg_dst_sin_z unsafe.Pointer
	 arg_dst_cos_x unsafe.Pointer
	 arg_dst_cos_y unsafe.Pointer
	 arg_dst_cos_z unsafe.Pointer
	 arg_wc unsafe.Pointer
	 arg_wc_mul float32
	 arg_msat unsafe.Pointer
	 arg_msat_mul float32
	 arg_brms_x unsafe.Pointer
	 arg_brmsx_mul float32
	 arg_brms_y unsafe.Pointer
	 arg_brmsy_mul float32
	 arg_brms_z unsafe.Pointer
	 arg_brmsz_mul float32
	 arg_delta_time float32
	 arg_ctime float32
	 arg_vol float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 arg_PBC byte
	 argptr [29]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for addspin2beff kernel invocation
var addspin2beff_args addspin2beff_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 addspin2beff_args.argptr[0] = unsafe.Pointer(&addspin2beff_args.arg_tx)
	 addspin2beff_args.argptr[1] = unsafe.Pointer(&addspin2beff_args.arg_ty)
	 addspin2beff_args.argptr[2] = unsafe.Pointer(&addspin2beff_args.arg_tz)
	 addspin2beff_args.argptr[3] = unsafe.Pointer(&addspin2beff_args.arg_mx)
	 addspin2beff_args.argptr[4] = unsafe.Pointer(&addspin2beff_args.arg_my)
	 addspin2beff_args.argptr[5] = unsafe.Pointer(&addspin2beff_args.arg_mz)
	 addspin2beff_args.argptr[6] = unsafe.Pointer(&addspin2beff_args.arg_dst_sin_x)
	 addspin2beff_args.argptr[7] = unsafe.Pointer(&addspin2beff_args.arg_dst_sin_y)
	 addspin2beff_args.argptr[8] = unsafe.Pointer(&addspin2beff_args.arg_dst_sin_z)
	 addspin2beff_args.argptr[9] = unsafe.Pointer(&addspin2beff_args.arg_dst_cos_x)
	 addspin2beff_args.argptr[10] = unsafe.Pointer(&addspin2beff_args.arg_dst_cos_y)
	 addspin2beff_args.argptr[11] = unsafe.Pointer(&addspin2beff_args.arg_dst_cos_z)
	 addspin2beff_args.argptr[12] = unsafe.Pointer(&addspin2beff_args.arg_wc)
	 addspin2beff_args.argptr[13] = unsafe.Pointer(&addspin2beff_args.arg_wc_mul)
	 addspin2beff_args.argptr[14] = unsafe.Pointer(&addspin2beff_args.arg_msat)
	 addspin2beff_args.argptr[15] = unsafe.Pointer(&addspin2beff_args.arg_msat_mul)
	 addspin2beff_args.argptr[16] = unsafe.Pointer(&addspin2beff_args.arg_brms_x)
	 addspin2beff_args.argptr[17] = unsafe.Pointer(&addspin2beff_args.arg_brmsx_mul)
	 addspin2beff_args.argptr[18] = unsafe.Pointer(&addspin2beff_args.arg_brms_y)
	 addspin2beff_args.argptr[19] = unsafe.Pointer(&addspin2beff_args.arg_brmsy_mul)
	 addspin2beff_args.argptr[20] = unsafe.Pointer(&addspin2beff_args.arg_brms_z)
	 addspin2beff_args.argptr[21] = unsafe.Pointer(&addspin2beff_args.arg_brmsz_mul)
	 addspin2beff_args.argptr[22] = unsafe.Pointer(&addspin2beff_args.arg_delta_time)
	 addspin2beff_args.argptr[23] = unsafe.Pointer(&addspin2beff_args.arg_ctime)
	 addspin2beff_args.argptr[24] = unsafe.Pointer(&addspin2beff_args.arg_vol)
	 addspin2beff_args.argptr[25] = unsafe.Pointer(&addspin2beff_args.arg_Nx)
	 addspin2beff_args.argptr[26] = unsafe.Pointer(&addspin2beff_args.arg_Ny)
	 addspin2beff_args.argptr[27] = unsafe.Pointer(&addspin2beff_args.arg_Nz)
	 addspin2beff_args.argptr[28] = unsafe.Pointer(&addspin2beff_args.arg_PBC)
	 }

// Wrapper for addspin2beff CUDA kernel, asynchronous.
func k_addspin2beff_async ( tx unsafe.Pointer, ty unsafe.Pointer, tz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, dst_sin_x unsafe.Pointer, dst_sin_y unsafe.Pointer, dst_sin_z unsafe.Pointer, dst_cos_x unsafe.Pointer, dst_cos_y unsafe.Pointer, dst_cos_z unsafe.Pointer, wc unsafe.Pointer, wc_mul float32, msat unsafe.Pointer, msat_mul float32, brms_x unsafe.Pointer, brmsx_mul float32, brms_y unsafe.Pointer, brmsy_mul float32, brms_z unsafe.Pointer, brmsz_mul float32, delta_time float32, ctime float32, vol float32, Nx int, Ny int, Nz int, PBC byte,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("addspin2beff")
	}

	addspin2beff_args.Lock()
	defer addspin2beff_args.Unlock()

	if addspin2beff_code == 0{
		addspin2beff_code = fatbinLoad(addspin2beff_map, "addspin2beff")
	}

	 addspin2beff_args.arg_tx = tx
	 addspin2beff_args.arg_ty = ty
	 addspin2beff_args.arg_tz = tz
	 addspin2beff_args.arg_mx = mx
	 addspin2beff_args.arg_my = my
	 addspin2beff_args.arg_mz = mz
	 addspin2beff_args.arg_dst_sin_x = dst_sin_x
	 addspin2beff_args.arg_dst_sin_y = dst_sin_y
	 addspin2beff_args.arg_dst_sin_z = dst_sin_z
	 addspin2beff_args.arg_dst_cos_x = dst_cos_x
	 addspin2beff_args.arg_dst_cos_y = dst_cos_y
	 addspin2beff_args.arg_dst_cos_z = dst_cos_z
	 addspin2beff_args.arg_wc = wc
	 addspin2beff_args.arg_wc_mul = wc_mul
	 addspin2beff_args.arg_msat = msat
	 addspin2beff_args.arg_msat_mul = msat_mul
	 addspin2beff_args.arg_brms_x = brms_x
	 addspin2beff_args.arg_brmsx_mul = brmsx_mul
	 addspin2beff_args.arg_brms_y = brms_y
	 addspin2beff_args.arg_brmsy_mul = brmsy_mul
	 addspin2beff_args.arg_brms_z = brms_z
	 addspin2beff_args.arg_brmsz_mul = brmsz_mul
	 addspin2beff_args.arg_delta_time = delta_time
	 addspin2beff_args.arg_ctime = ctime
	 addspin2beff_args.arg_vol = vol
	 addspin2beff_args.arg_Nx = Nx
	 addspin2beff_args.arg_Ny = Ny
	 addspin2beff_args.arg_Nz = Nz
	 addspin2beff_args.arg_PBC = PBC
	

	args := addspin2beff_args.argptr[:]
	cu.LaunchKernel(addspin2beff_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("addspin2beff")
	}
}

// maps compute capability on PTX code for addspin2beff kernel.
var addspin2beff_map = map[int]string{ 0: "" ,
30: addspin2beff_ptx_30 ,
35: addspin2beff_ptx_35 ,
37: addspin2beff_ptx_37 ,
50: addspin2beff_ptx_50 ,
52: addspin2beff_ptx_52 ,
53: addspin2beff_ptx_53 ,
60: addspin2beff_ptx_60 ,
61: addspin2beff_ptx_61 ,
70: addspin2beff_ptx_70 ,
75: addspin2beff_ptx_75  }

// addspin2beff PTX code for various compute capabilities.
const(
  addspin2beff_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<341>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<157>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd19, [addspin2beff_param_0];
	ld.param.u64 	%rd20, [addspin2beff_param_1];
	ld.param.u64 	%rd21, [addspin2beff_param_2];
	ld.param.u64 	%rd22, [addspin2beff_param_3];
	ld.param.u64 	%rd23, [addspin2beff_param_4];
	ld.param.u64 	%rd24, [addspin2beff_param_5];
	ld.param.u64 	%rd25, [addspin2beff_param_6];
	ld.param.u64 	%rd26, [addspin2beff_param_7];
	ld.param.u64 	%rd27, [addspin2beff_param_8];
	ld.param.u64 	%rd28, [addspin2beff_param_9];
	ld.param.u64 	%rd29, [addspin2beff_param_10];
	ld.param.u64 	%rd30, [addspin2beff_param_11];
	ld.param.u64 	%rd31, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd32, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd33, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd34, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd35, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r87, [addspin2beff_param_25];
	ld.param.u32 	%r88, [addspin2beff_param_26];
	ld.param.u32 	%r89, [addspin2beff_param_27];
	mov.u32 	%r90, %ntid.x;
	mov.u32 	%r91, %ctaid.x;
	mov.u32 	%r92, %tid.x;
	mad.lo.s32 	%r1, %r90, %r91, %r92;
	mov.u32 	%r93, %ntid.y;
	mov.u32 	%r94, %ctaid.y;
	mov.u32 	%r95, %tid.y;
	mad.lo.s32 	%r2, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.z;
	mov.u32 	%r97, %ctaid.z;
	mov.u32 	%r98, %tid.z;
	mad.lo.s32 	%r3, %r96, %r97, %r98;
	setp.ge.s32	%p1, %r2, %r88;
	setp.ge.s32	%p2, %r1, %r87;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r89;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r99, %r3, %r88, %r2;
	mad.lo.s32 	%r4, %r99, %r87, %r1;
	setp.eq.s64	%p6, %rd31, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd36, %rd31;
	mul.wide.s32 	%rd37, %r4, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.f32 	%f81, [%rd38];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd32, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd39, %rd32;
	mul.wide.s32 	%rd40, %r4, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.f32 	%f82, [%rd41];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd33, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd42, %rd33;
	mul.wide.s32 	%rd43, %r4, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.f32 	%f83, [%rd44];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd34, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.f32 	%f84, [%rd47];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd35, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.f32 	%f85, [%rd50];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r324, %f87;
	cvt.rn.f32.s32	%f88, %r324;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shl.b32 	%r102, %r6, 8;
	or.b32  	%r7, %r102, -2147483648;
	add.u64 	%rd52, %SP, 0;
	add.u64 	%rd153, %SPL, 0;
	mov.u32 	%r316, 0;
	mov.u64 	%rd152, __cudart_i2opi_f;
	mov.u32 	%r315, -6;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r105, [%rd152];
	// inline asm
	{
	mad.lo.cc.u32   %r103, %r105, %r7, %r316;
	madc.hi.u32     %r316, %r105, %r7,  0;
	}
	// inline asm
	st.local.u32 	[%rd153], %r103;
	add.s64 	%rd153, %rd153, 4;
	add.s64 	%rd152, %rd152, 4;
	add.s32 	%r315, %r315, 1;
	setp.ne.s32	%p13, %r315, 0;
	@%p13 bra 	BB0_15;

	bfe.u32 	%r108, %r6, 23, 8;
	add.s32 	%r109, %r108, -128;
	shr.u32 	%r110, %r109, 5;
	and.b32  	%r12, %r6, -2147483648;
	cvta.to.local.u64 	%rd54, %rd52;
	st.local.u32 	[%rd54+24], %r316;
	bfe.u32 	%r13, %r6, 23, 5;
	mov.u32 	%r111, 6;
	sub.s32 	%r112, %r111, %r110;
	mul.wide.s32 	%rd55, %r112, 4;
	add.s64 	%rd6, %rd54, %rd55;
	ld.local.u32 	%r317, [%rd6];
	ld.local.u32 	%r318, [%rd6+-4];
	setp.eq.s32	%p14, %r13, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r113, 32;
	sub.s32 	%r114, %r113, %r13;
	shr.u32 	%r115, %r318, %r114;
	shl.b32 	%r116, %r317, %r13;
	add.s32 	%r317, %r115, %r116;
	ld.local.u32 	%r117, [%rd6+-8];
	shr.u32 	%r118, %r117, %r114;
	shl.b32 	%r119, %r318, %r13;
	add.s32 	%r318, %r118, %r119;

BB0_18:
	shr.u32 	%r120, %r318, 30;
	shl.b32 	%r121, %r317, 2;
	add.s32 	%r319, %r120, %r121;
	shl.b32 	%r21, %r318, 2;
	shr.u32 	%r122, %r319, 31;
	shr.u32 	%r123, %r317, 30;
	add.s32 	%r22, %r122, %r123;
	setp.eq.s32	%p15, %r122, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r124, %r319;
	neg.s32 	%r321, %r21;
	setp.eq.s32	%p16, %r21, 0;
	selp.u32	%r125, 1, 0, %p16;
	add.s32 	%r319, %r125, %r124;
	xor.b32  	%r320, %r12, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r320, %r12;
	mov.u32 	%r321, %r21;

BB0_21:
	clz.b32 	%r323, %r319;
	setp.eq.s32	%p17, %r323, 0;
	shl.b32 	%r126, %r319, %r323;
	mov.u32 	%r127, 32;
	sub.s32 	%r128, %r127, %r323;
	shr.u32 	%r129, %r321, %r128;
	add.s32 	%r130, %r129, %r126;
	selp.b32	%r30, %r319, %r130, %p17;
	mov.u32 	%r131, -921707870;
	mul.hi.u32 	%r322, %r30, %r131;
	setp.eq.s32	%p18, %r12, 0;
	neg.s32 	%r132, %r22;
	selp.b32	%r324, %r22, %r132, %p18;
	setp.lt.s32	%p19, %r322, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r133, %r30, -921707870;
	shr.u32 	%r134, %r133, 31;
	shl.b32 	%r135, %r322, 1;
	add.s32 	%r322, %r134, %r135;
	add.s32 	%r323, %r323, 1;

BB0_23:
	mov.u32 	%r136, 126;
	sub.s32 	%r137, %r136, %r323;
	shl.b32 	%r138, %r137, 23;
	add.s32 	%r139, %r322, 1;
	shr.u32 	%r140, %r139, 7;
	add.s32 	%r141, %r140, 1;
	shr.u32 	%r142, %r141, 1;
	add.s32 	%r143, %r142, %r138;
	or.b32  	%r144, %r143, %r320;
	mov.b32 	 %f313, %r144;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r38, %r324, 1;
	setp.eq.s32	%p20, %r38, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r145, %r324, 2;
	setp.eq.s32	%p23, %r145, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd7, %rd22;
	setp.eq.s64	%p24, %rd22, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	mul.wide.s32 	%rd56, %r4, 4;
	add.s64 	%rd57, %rd7, %rd56;
	ld.global.f32 	%f109, [%rd57];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd58, %rd25;
	mul.wide.s32 	%rd59, %r4, 4;
	add.s64 	%rd60, %rd58, %rd59;
	ld.global.f32 	%f110, [%rd60];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd60], %f111;
	cvta.to.global.u64 	%rd8, %rd23;
	setp.eq.s64	%p25, %rd23, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	add.s64 	%rd62, %rd8, %rd59;
	ld.global.f32 	%f112, [%rd62];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd63, %rd26;
	add.s64 	%rd65, %rd63, %rd59;
	ld.global.f32 	%f113, [%rd65];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd65], %f114;
	cvta.to.global.u64 	%rd9, %rd24;
	setp.eq.s64	%p26, %rd24, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	add.s64 	%rd67, %rd9, %rd59;
	ld.global.f32 	%f115, [%rd67];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	cvta.to.global.u64 	%rd68, %rd27;
	add.s64 	%rd70, %rd68, %rd59;
	ld.global.f32 	%f116, [%rd70];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd70], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r334, %f119;
	cvt.rn.f32.s32	%f120, %r334;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shl.b32 	%r161, %r41, 8;
	or.b32  	%r42, %r161, -2147483648;
	add.u64 	%rd72, %SP, 0;
	add.u64 	%rd155, %SPL, 0;
	mov.u32 	%r326, 0;
	mov.u64 	%rd154, __cudart_i2opi_f;
	mov.u32 	%r325, -6;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r164, [%rd154];
	// inline asm
	{
	mad.lo.cc.u32   %r162, %r164, %r42, %r326;
	madc.hi.u32     %r326, %r164, %r42,  0;
	}
	// inline asm
	st.local.u32 	[%rd155], %r162;
	add.s64 	%rd155, %rd155, 4;
	add.s64 	%rd154, %rd154, 4;
	add.s32 	%r325, %r325, 1;
	setp.ne.s32	%p29, %r325, 0;
	@%p29 bra 	BB0_44;

	bfe.u32 	%r167, %r41, 23, 8;
	add.s32 	%r168, %r167, -128;
	shr.u32 	%r169, %r168, 5;
	and.b32  	%r47, %r41, -2147483648;
	cvta.to.local.u64 	%rd74, %rd72;
	st.local.u32 	[%rd74+24], %r326;
	bfe.u32 	%r48, %r41, 23, 5;
	mov.u32 	%r170, 6;
	sub.s32 	%r171, %r170, %r169;
	mul.wide.s32 	%rd75, %r171, 4;
	add.s64 	%rd15, %rd74, %rd75;
	ld.local.u32 	%r327, [%rd15];
	ld.local.u32 	%r328, [%rd15+-4];
	setp.eq.s32	%p30, %r48, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r172, 32;
	sub.s32 	%r173, %r172, %r48;
	shr.u32 	%r174, %r328, %r173;
	shl.b32 	%r175, %r327, %r48;
	add.s32 	%r327, %r174, %r175;
	ld.local.u32 	%r176, [%rd15+-8];
	shr.u32 	%r177, %r176, %r173;
	shl.b32 	%r178, %r328, %r48;
	add.s32 	%r328, %r177, %r178;

BB0_47:
	shr.u32 	%r179, %r328, 30;
	shl.b32 	%r180, %r327, 2;
	add.s32 	%r329, %r179, %r180;
	shl.b32 	%r56, %r328, 2;
	shr.u32 	%r181, %r329, 31;
	shr.u32 	%r182, %r327, 30;
	add.s32 	%r57, %r181, %r182;
	setp.eq.s32	%p31, %r181, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r183, %r329;
	neg.s32 	%r331, %r56;
	setp.eq.s32	%p32, %r56, 0;
	selp.u32	%r184, 1, 0, %p32;
	add.s32 	%r329, %r184, %r183;
	xor.b32  	%r330, %r47, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r330, %r47;
	mov.u32 	%r331, %r56;

BB0_50:
	clz.b32 	%r333, %r329;
	setp.eq.s32	%p33, %r333, 0;
	shl.b32 	%r185, %r329, %r333;
	mov.u32 	%r186, 32;
	sub.s32 	%r187, %r186, %r333;
	shr.u32 	%r188, %r331, %r187;
	add.s32 	%r189, %r188, %r185;
	selp.b32	%r65, %r329, %r189, %p33;
	mov.u32 	%r190, -921707870;
	mul.hi.u32 	%r332, %r65, %r190;
	setp.eq.s32	%p34, %r47, 0;
	neg.s32 	%r191, %r57;
	selp.b32	%r334, %r57, %r191, %p34;
	setp.lt.s32	%p35, %r332, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r192, %r65, -921707870;
	shr.u32 	%r193, %r192, 31;
	shl.b32 	%r194, %r332, 1;
	add.s32 	%r332, %r193, %r194;
	add.s32 	%r333, %r333, 1;

BB0_52:
	mov.u32 	%r195, 126;
	sub.s32 	%r196, %r195, %r333;
	shl.b32 	%r197, %r196, 23;
	add.s32 	%r198, %r332, 1;
	shr.u32 	%r199, %r198, 7;
	add.s32 	%r200, %r199, 1;
	shr.u32 	%r201, %r200, 1;
	add.s32 	%r202, %r201, %r197;
	or.b32  	%r203, %r202, %r330;
	mov.b32 	 %f322, %r203;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r73, %r334, 1;
	and.b32  	%r74, %r73, 1;
	setp.eq.s32	%p36, %r74, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r204, %r73, 2;
	setp.eq.s32	%p39, %r204, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	add.s64 	%rd78, %rd7, %rd59;
	ld.global.f32 	%f141, [%rd78];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	cvta.to.global.u64 	%rd79, %rd28;
	add.s64 	%rd81, %rd79, %rd59;
	ld.global.f32 	%f142, [%rd81];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd81], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	add.s64 	%rd84, %rd8, %rd59;
	ld.global.f32 	%f144, [%rd84];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	cvta.to.global.u64 	%rd85, %rd29;
	add.s64 	%rd87, %rd85, %rd59;
	ld.global.f32 	%f145, [%rd87];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd87], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	add.s64 	%rd90, %rd9, %rd59;
	ld.global.f32 	%f147, [%rd90];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	cvta.to.global.u64 	%rd91, %rd30;
	add.s64 	%rd93, %rd91, %rd59;
	ld.global.f32 	%f148, [%rd93];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd93], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r89, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r335, 0;

BB0_71:
	setp.lt.s32	%p44, %r88, 1;
	@%p44 bra 	BB0_85;

	mov.u32 	%r336, 0;

BB0_73:
	setp.lt.s32	%p45, %r87, 1;
	@%p45 bra 	BB0_84;

	mad.lo.s32 	%r295, %r335, %r88, %r336;
	mul.lo.s32 	%r77, %r295, %r87;
	and.b32  	%r294, %r87, 3;
	mov.u32 	%r337, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r294, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r294, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r294, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd95, %r77, 4;
	add.s64 	%rd96, %rd58, %rd95;
	ld.global.f32 	%f153, [%rd96];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd98, %rd79, %rd95;
	ld.global.f32 	%f155, [%rd98];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd100, %rd63, %rd95;
	ld.global.f32 	%f159, [%rd100];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd102, %rd85, %rd95;
	ld.global.f32 	%f161, [%rd102];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd104, %rd68, %rd95;
	ld.global.f32 	%f165, [%rd104];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd106, %rd91, %rd95;
	ld.global.f32 	%f167, [%rd106];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r337, 1;

BB0_79:
	add.s32 	%r297, %r337, %r77;
	mul.wide.s32 	%rd108, %r297, 4;
	add.s64 	%rd109, %rd58, %rd108;
	ld.global.f32 	%f173, [%rd109];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd111, %rd79, %rd108;
	ld.global.f32 	%f175, [%rd111];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd113, %rd63, %rd108;
	ld.global.f32 	%f179, [%rd113];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd115, %rd85, %rd108;
	ld.global.f32 	%f181, [%rd115];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd117, %rd68, %rd108;
	ld.global.f32 	%f185, [%rd117];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd119, %rd91, %rd108;
	ld.global.f32 	%f187, [%rd119];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r337, %r337, 1;

BB0_80:
	add.s32 	%r298, %r337, %r77;
	mul.wide.s32 	%rd121, %r298, 4;
	add.s64 	%rd122, %rd58, %rd121;
	ld.global.f32 	%f193, [%rd122];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd124, %rd79, %rd121;
	ld.global.f32 	%f195, [%rd124];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd126, %rd63, %rd121;
	ld.global.f32 	%f199, [%rd126];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd128, %rd85, %rd121;
	ld.global.f32 	%f201, [%rd128];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd130, %rd68, %rd121;
	ld.global.f32 	%f205, [%rd130];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd132, %rd91, %rd121;
	ld.global.f32 	%f207, [%rd132];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r337, %r337, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r87, 4;
	@%p49 bra 	BB0_84;

	mad.lo.s32 	%r300, %r87, %r295, %r337;
	mul.wide.s32 	%rd156, %r300, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd139, %rd58, %rd156;
	ld.global.f32 	%f213, [%rd139];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd140, %rd79, %rd156;
	ld.global.f32 	%f215, [%rd140];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd141, %rd63, %rd156;
	ld.global.f32 	%f219, [%rd141];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd142, %rd85, %rd156;
	ld.global.f32 	%f221, [%rd142];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd143, %rd68, %rd156;
	ld.global.f32 	%f225, [%rd143];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd144, %rd91, %rd156;
	ld.global.f32 	%f227, [%rd144];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd139+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd140+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd141+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd142+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd143+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd144+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd139+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd140+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd141+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd142+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd143+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd144+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd139+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd140+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd141+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd142+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd143+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd144+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd156, %rd156, 16;
	add.s32 	%r337, %r337, 4;
	setp.lt.s32	%p50, %r337, %r87;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r336, %r336, 1;
	setp.lt.s32	%p51, %r336, %r88;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r335, %r335, 1;
	setp.lt.s32	%p52, %r335, %r89;
	@%p52 bra 	BB0_71;

BB0_86:
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	cvta.to.global.u64 	%rd145, %rd19;
	add.s64 	%rd147, %rd145, %rd59;
	ld.global.f32 	%f301, [%rd147];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd147], %f302;
	cvta.to.global.u64 	%rd148, %rd20;
	add.s64 	%rd149, %rd148, %rd59;
	ld.global.f32 	%f303, [%rd149];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd149], %f304;
	cvta.to.global.u64 	%rd150, %rd21;
	add.s64 	%rd151, %rd150, %rd59;
	ld.global.f32 	%f305, [%rd151];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd151], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
   addspin2beff_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	addspin2beff
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry addspin2beff(
	.param .u64 addspin2beff_param_0,
	.param .u64 addspin2beff_param_1,
	.param .u64 addspin2beff_param_2,
	.param .u64 addspin2beff_param_3,
	.param .u64 addspin2beff_param_4,
	.param .u64 addspin2beff_param_5,
	.param .u64 addspin2beff_param_6,
	.param .u64 addspin2beff_param_7,
	.param .u64 addspin2beff_param_8,
	.param .u64 addspin2beff_param_9,
	.param .u64 addspin2beff_param_10,
	.param .u64 addspin2beff_param_11,
	.param .u64 addspin2beff_param_12,
	.param .f32 addspin2beff_param_13,
	.param .u64 addspin2beff_param_14,
	.param .f32 addspin2beff_param_15,
	.param .u64 addspin2beff_param_16,
	.param .f32 addspin2beff_param_17,
	.param .u64 addspin2beff_param_18,
	.param .f32 addspin2beff_param_19,
	.param .u64 addspin2beff_param_20,
	.param .f32 addspin2beff_param_21,
	.param .f32 addspin2beff_param_22,
	.param .f32 addspin2beff_param_23,
	.param .f32 addspin2beff_param_24,
	.param .u32 addspin2beff_param_25,
	.param .u32 addspin2beff_param_26,
	.param .u32 addspin2beff_param_27,
	.param .u8 addspin2beff_param_28
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<53>;
	.reg .f32 	%f<340>;
	.reg .b32 	%r<232>;
	.reg .f64 	%fd<55>;
	.reg .b64 	%rd<117>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd28, [addspin2beff_param_0];
	ld.param.u64 	%rd29, [addspin2beff_param_1];
	ld.param.u64 	%rd30, [addspin2beff_param_2];
	ld.param.u64 	%rd31, [addspin2beff_param_3];
	ld.param.u64 	%rd32, [addspin2beff_param_4];
	ld.param.u64 	%rd33, [addspin2beff_param_5];
	ld.param.u64 	%rd39, [addspin2beff_param_6];
	ld.param.u64 	%rd40, [addspin2beff_param_7];
	ld.param.u64 	%rd41, [addspin2beff_param_8];
	ld.param.u64 	%rd42, [addspin2beff_param_9];
	ld.param.u64 	%rd43, [addspin2beff_param_10];
	ld.param.u64 	%rd44, [addspin2beff_param_11];
	ld.param.u64 	%rd34, [addspin2beff_param_12];
	ld.param.f32 	%f307, [addspin2beff_param_13];
	ld.param.u64 	%rd35, [addspin2beff_param_14];
	ld.param.f32 	%f308, [addspin2beff_param_15];
	ld.param.u64 	%rd36, [addspin2beff_param_16];
	ld.param.f32 	%f309, [addspin2beff_param_17];
	ld.param.u64 	%rd37, [addspin2beff_param_18];
	ld.param.f32 	%f310, [addspin2beff_param_19];
	ld.param.u64 	%rd38, [addspin2beff_param_20];
	ld.param.f32 	%f311, [addspin2beff_param_21];
	ld.param.f32 	%f78, [addspin2beff_param_22];
	ld.param.f32 	%f79, [addspin2beff_param_23];
	ld.param.f32 	%f80, [addspin2beff_param_24];
	ld.param.u32 	%r90, [addspin2beff_param_25];
	ld.param.u32 	%r91, [addspin2beff_param_26];
	ld.param.u32 	%r92, [addspin2beff_param_27];
	cvta.to.global.u64 	%rd1, %rd44;
	cvta.to.global.u64 	%rd2, %rd43;
	cvta.to.global.u64 	%rd3, %rd42;
	cvta.to.global.u64 	%rd4, %rd41;
	cvta.to.global.u64 	%rd5, %rd40;
	cvta.to.global.u64 	%rd6, %rd39;
	mov.u32 	%r93, %ntid.x;
	mov.u32 	%r94, %ctaid.x;
	mov.u32 	%r95, %tid.x;
	mad.lo.s32 	%r1, %r93, %r94, %r95;
	mov.u32 	%r96, %ntid.y;
	mov.u32 	%r97, %ctaid.y;
	mov.u32 	%r98, %tid.y;
	mad.lo.s32 	%r2, %r96, %r97, %r98;
	mov.u32 	%r99, %ntid.z;
	mov.u32 	%r100, %ctaid.z;
	mov.u32 	%r101, %tid.z;
	mad.lo.s32 	%r3, %r99, %r100, %r101;
	setp.ge.s32	%p1, %r2, %r91;
	setp.ge.s32	%p2, %r1, %r90;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r92;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_87;

	mad.lo.s32 	%r102, %r3, %r91, %r2;
	mad.lo.s32 	%r4, %r102, %r90, %r1;
	setp.eq.s64	%p6, %rd34, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd45, %rd34;
	mul.wide.s32 	%rd46, %r4, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.nc.f32 	%f81, [%rd47];
	mul.f32 	%f307, %f81, %f307;

BB0_3:
	setp.eq.s64	%p7, %rd35, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd48, %rd35;
	mul.wide.s32 	%rd49, %r4, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f82, [%rd50];
	mul.f32 	%f308, %f82, %f308;

BB0_5:
	setp.eq.s64	%p8, %rd36, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd51, %rd36;
	mul.wide.s32 	%rd52, %r4, 4;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.nc.f32 	%f83, [%rd53];
	mul.f32 	%f309, %f83, %f309;

BB0_7:
	setp.eq.s64	%p9, %rd37, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd54, %rd37;
	mul.wide.s32 	%rd55, %r4, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f84, [%rd56];
	mul.f32 	%f310, %f84, %f310;

BB0_9:
	setp.eq.s64	%p10, %rd38, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd57, %rd38;
	mul.wide.s32 	%rd58, %r4, 4;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.nc.f32 	%f85, [%rd59];
	mul.f32 	%f311, %f85, %f311;

BB0_11:
	add.u64 	%rd7, %SPL, 0;
	mul.f32 	%f321, %f307, %f79;
	abs.f32 	%f12, %f321;
	setp.neu.f32	%p11, %f12, 0f7F800000;
	mov.f32 	%f312, %f321;
	@%p11 bra 	BB0_13;

	mov.f32 	%f86, 0f00000000;
	mul.rn.f32 	%f312, %f321, %f86;

BB0_13:
	mul.f32 	%f87, %f312, 0f3F22F983;
	cvt.rni.s32.f32	%r215, %f87;
	cvt.rn.f32.s32	%f88, %r215;
	neg.f32 	%f89, %f88;
	mov.f32 	%f90, 0f3FC90FDA;
	fma.rn.f32 	%f91, %f89, %f90, %f312;
	mov.f32 	%f92, 0f33A22168;
	fma.rn.f32 	%f93, %f89, %f92, %f91;
	mov.f32 	%f94, 0f27C234C5;
	fma.rn.f32 	%f313, %f89, %f94, %f93;
	abs.f32 	%f95, %f312;
	add.s64 	%rd8, %rd7, 24;
	setp.leu.f32	%p12, %f95, 0f47CE4780;
	@%p12 bra 	BB0_24;

	mov.b32 	 %r6, %f312;
	shr.u32 	%r7, %r6, 23;
	shl.b32 	%r105, %r6, 8;
	or.b32  	%r8, %r105, -2147483648;
	mov.u32 	%r207, 0;
	mov.u64 	%rd112, __cudart_i2opi_f;
	mov.u32 	%r206, -6;
	mov.u64 	%rd113, %rd7;

BB0_15:
	.pragma "nounroll";
	ld.const.u32 	%r108, [%rd112];
	// inline asm
	{
	mad.lo.cc.u32   %r106, %r108, %r8, %r207;
	madc.hi.u32     %r207, %r108, %r8,  0;
	}
	// inline asm
	st.local.u32 	[%rd113], %r106;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	add.s32 	%r206, %r206, 1;
	setp.ne.s32	%p13, %r206, 0;
	@%p13 bra 	BB0_15;

	and.b32  	%r111, %r7, 255;
	add.s32 	%r112, %r111, -128;
	shr.u32 	%r113, %r112, 5;
	and.b32  	%r13, %r6, -2147483648;
	st.local.u32 	[%rd8], %r207;
	mov.u32 	%r114, 6;
	sub.s32 	%r115, %r114, %r113;
	mul.wide.s32 	%rd62, %r115, 4;
	add.s64 	%rd13, %rd7, %rd62;
	ld.local.u32 	%r208, [%rd13];
	ld.local.u32 	%r209, [%rd13+-4];
	and.b32  	%r16, %r7, 31;
	setp.eq.s32	%p14, %r16, 0;
	@%p14 bra 	BB0_18;

	mov.u32 	%r116, 32;
	sub.s32 	%r117, %r116, %r16;
	shr.u32 	%r118, %r209, %r117;
	shl.b32 	%r119, %r208, %r16;
	add.s32 	%r208, %r118, %r119;
	ld.local.u32 	%r120, [%rd13+-8];
	shr.u32 	%r121, %r120, %r117;
	shl.b32 	%r122, %r209, %r16;
	add.s32 	%r209, %r121, %r122;

BB0_18:
	shr.u32 	%r123, %r209, 30;
	shl.b32 	%r124, %r208, 2;
	add.s32 	%r210, %r123, %r124;
	shl.b32 	%r22, %r209, 2;
	shr.u32 	%r125, %r210, 31;
	shr.u32 	%r126, %r208, 30;
	add.s32 	%r23, %r125, %r126;
	setp.eq.s32	%p15, %r125, 0;
	@%p15 bra 	BB0_19;

	not.b32 	%r127, %r210;
	neg.s32 	%r212, %r22;
	setp.eq.s32	%p16, %r22, 0;
	selp.u32	%r128, 1, 0, %p16;
	add.s32 	%r210, %r128, %r127;
	xor.b32  	%r211, %r13, -2147483648;
	bra.uni 	BB0_21;

BB0_19:
	mov.u32 	%r211, %r13;
	mov.u32 	%r212, %r22;

BB0_21:
	clz.b32 	%r214, %r210;
	setp.eq.s32	%p17, %r214, 0;
	shl.b32 	%r129, %r210, %r214;
	mov.u32 	%r130, 32;
	sub.s32 	%r131, %r130, %r214;
	shr.u32 	%r132, %r212, %r131;
	add.s32 	%r133, %r132, %r129;
	selp.b32	%r31, %r210, %r133, %p17;
	mov.u32 	%r134, -921707870;
	mul.hi.u32 	%r213, %r31, %r134;
	setp.eq.s32	%p18, %r13, 0;
	neg.s32 	%r135, %r23;
	selp.b32	%r215, %r23, %r135, %p18;
	setp.lt.s32	%p19, %r213, 1;
	@%p19 bra 	BB0_23;

	mul.lo.s32 	%r136, %r31, -921707870;
	shr.u32 	%r137, %r136, 31;
	shl.b32 	%r138, %r213, 1;
	add.s32 	%r213, %r137, %r138;
	add.s32 	%r214, %r214, 1;

BB0_23:
	mov.u32 	%r139, 126;
	sub.s32 	%r140, %r139, %r214;
	shl.b32 	%r141, %r140, 23;
	add.s32 	%r142, %r213, 1;
	shr.u32 	%r143, %r142, 7;
	add.s32 	%r144, %r143, 1;
	shr.u32 	%r145, %r144, 1;
	add.s32 	%r146, %r145, %r141;
	or.b32  	%r147, %r146, %r211;
	mov.b32 	 %f313, %r147;

BB0_24:
	mul.rn.f32 	%f18, %f313, %f313;
	and.b32  	%r39, %r215, 1;
	setp.eq.s32	%p20, %r39, 0;
	@%p20 bra 	BB0_26;

	mov.f32 	%f96, 0fBAB6061A;
	mov.f32 	%f97, 0f37CCF5CE;
	fma.rn.f32 	%f314, %f97, %f18, %f96;
	bra.uni 	BB0_27;

BB0_26:
	mov.f32 	%f98, 0f3C08839E;
	mov.f32 	%f99, 0fB94CA1F9;
	fma.rn.f32 	%f314, %f99, %f18, %f98;

BB0_27:
	@%p20 bra 	BB0_29;

	mov.f32 	%f100, 0f3D2AAAA5;
	fma.rn.f32 	%f101, %f314, %f18, %f100;
	mov.f32 	%f102, 0fBF000000;
	fma.rn.f32 	%f315, %f101, %f18, %f102;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f103, 0fBE2AAAA3;
	fma.rn.f32 	%f104, %f314, %f18, %f103;
	mov.f32 	%f105, 0f00000000;
	fma.rn.f32 	%f315, %f104, %f18, %f105;

BB0_30:
	fma.rn.f32 	%f316, %f315, %f313, %f313;
	@%p20 bra 	BB0_32;

	mov.f32 	%f106, 0f3F800000;
	fma.rn.f32 	%f316, %f315, %f18, %f106;

BB0_32:
	and.b32  	%r148, %r215, 2;
	setp.eq.s32	%p23, %r148, 0;
	@%p23 bra 	BB0_34;

	mov.f32 	%f107, 0f00000000;
	mov.f32 	%f108, 0fBF800000;
	fma.rn.f32 	%f316, %f316, %f108, %f107;

BB0_34:
	cvta.to.global.u64 	%rd63, %rd31;
	mul.wide.s32 	%rd64, %r4, 4;
	add.s64 	%rd14, %rd63, %rd64;
	setp.eq.s64	%p24, %rd31, 0;
	mov.f32 	%f318, %f316;
	@%p24 bra 	BB0_36;

	ld.global.nc.f32 	%f109, [%rd14];
	mul.f32 	%f318, %f316, %f109;

BB0_36:
	cvta.to.global.u64 	%rd65, %rd32;
	add.s64 	%rd67, %rd6, %rd64;
	ld.global.f32 	%f110, [%rd67];
	add.f32 	%f111, %f318, %f110;
	st.global.f32 	[%rd67], %f111;
	add.s64 	%rd15, %rd65, %rd64;
	setp.eq.s64	%p25, %rd32, 0;
	mov.f32 	%f319, %f316;
	@%p25 bra 	BB0_38;

	ld.global.nc.f32 	%f112, [%rd15];
	mul.f32 	%f319, %f316, %f112;

BB0_38:
	cvta.to.global.u64 	%rd68, %rd33;
	add.s64 	%rd70, %rd5, %rd64;
	ld.global.f32 	%f113, [%rd70];
	add.f32 	%f114, %f319, %f113;
	st.global.f32 	[%rd70], %f114;
	add.s64 	%rd16, %rd68, %rd64;
	setp.eq.s64	%p26, %rd33, 0;
	mov.f32 	%f320, %f316;
	@%p26 bra 	BB0_40;

	ld.global.nc.f32 	%f115, [%rd16];
	mul.f32 	%f320, %f316, %f115;

BB0_40:
	add.s64 	%rd72, %rd4, %rd64;
	ld.global.f32 	%f116, [%rd72];
	add.f32 	%f117, %f320, %f116;
	st.global.f32 	[%rd72], %f117;
	@%p11 bra 	BB0_42;

	mov.f32 	%f118, 0f00000000;
	mul.rn.f32 	%f321, %f321, %f118;

BB0_42:
	mul.f32 	%f119, %f321, 0f3F22F983;
	cvt.rni.s32.f32	%r225, %f119;
	cvt.rn.f32.s32	%f120, %r225;
	neg.f32 	%f121, %f120;
	fma.rn.f32 	%f123, %f121, %f90, %f321;
	fma.rn.f32 	%f125, %f121, %f92, %f123;
	fma.rn.f32 	%f322, %f121, %f94, %f125;
	abs.f32 	%f127, %f321;
	setp.leu.f32	%p28, %f127, 0f47CE4780;
	@%p28 bra 	BB0_53;

	mov.b32 	 %r41, %f321;
	shr.u32 	%r42, %r41, 23;
	shl.b32 	%r151, %r41, 8;
	or.b32  	%r43, %r151, -2147483648;
	mov.u32 	%r217, 0;
	mov.u64 	%rd114, __cudart_i2opi_f;
	mov.u32 	%r216, -6;
	mov.u64 	%rd115, %rd7;

BB0_44:
	.pragma "nounroll";
	ld.const.u32 	%r154, [%rd114];
	// inline asm
	{
	mad.lo.cc.u32   %r152, %r154, %r43, %r217;
	madc.hi.u32     %r217, %r154, %r43,  0;
	}
	// inline asm
	st.local.u32 	[%rd115], %r152;
	add.s64 	%rd115, %rd115, 4;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r216, %r216, 1;
	setp.ne.s32	%p29, %r216, 0;
	@%p29 bra 	BB0_44;

	and.b32  	%r157, %r42, 255;
	add.s32 	%r158, %r157, -128;
	shr.u32 	%r159, %r158, 5;
	and.b32  	%r48, %r41, -2147483648;
	st.local.u32 	[%rd8], %r217;
	mov.u32 	%r160, 6;
	sub.s32 	%r161, %r160, %r159;
	mul.wide.s32 	%rd74, %r161, 4;
	add.s64 	%rd21, %rd7, %rd74;
	ld.local.u32 	%r218, [%rd21];
	ld.local.u32 	%r219, [%rd21+-4];
	and.b32  	%r51, %r42, 31;
	setp.eq.s32	%p30, %r51, 0;
	@%p30 bra 	BB0_47;

	mov.u32 	%r162, 32;
	sub.s32 	%r163, %r162, %r51;
	shr.u32 	%r164, %r219, %r163;
	shl.b32 	%r165, %r218, %r51;
	add.s32 	%r218, %r164, %r165;
	ld.local.u32 	%r166, [%rd21+-8];
	shr.u32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r219, %r51;
	add.s32 	%r219, %r167, %r168;

BB0_47:
	shr.u32 	%r169, %r219, 30;
	shl.b32 	%r170, %r218, 2;
	add.s32 	%r220, %r169, %r170;
	shl.b32 	%r57, %r219, 2;
	shr.u32 	%r171, %r220, 31;
	shr.u32 	%r172, %r218, 30;
	add.s32 	%r58, %r171, %r172;
	setp.eq.s32	%p31, %r171, 0;
	@%p31 bra 	BB0_48;

	not.b32 	%r173, %r220;
	neg.s32 	%r222, %r57;
	setp.eq.s32	%p32, %r57, 0;
	selp.u32	%r174, 1, 0, %p32;
	add.s32 	%r220, %r174, %r173;
	xor.b32  	%r221, %r48, -2147483648;
	bra.uni 	BB0_50;

BB0_48:
	mov.u32 	%r221, %r48;
	mov.u32 	%r222, %r57;

BB0_50:
	clz.b32 	%r224, %r220;
	setp.eq.s32	%p33, %r224, 0;
	shl.b32 	%r175, %r220, %r224;
	mov.u32 	%r176, 32;
	sub.s32 	%r177, %r176, %r224;
	shr.u32 	%r178, %r222, %r177;
	add.s32 	%r179, %r178, %r175;
	selp.b32	%r66, %r220, %r179, %p33;
	mov.u32 	%r180, -921707870;
	mul.hi.u32 	%r223, %r66, %r180;
	setp.eq.s32	%p34, %r48, 0;
	neg.s32 	%r181, %r58;
	selp.b32	%r225, %r58, %r181, %p34;
	setp.lt.s32	%p35, %r223, 1;
	@%p35 bra 	BB0_52;

	mul.lo.s32 	%r182, %r66, -921707870;
	shr.u32 	%r183, %r182, 31;
	shl.b32 	%r184, %r223, 1;
	add.s32 	%r223, %r183, %r184;
	add.s32 	%r224, %r224, 1;

BB0_52:
	mov.u32 	%r185, 126;
	sub.s32 	%r186, %r185, %r224;
	shl.b32 	%r187, %r186, 23;
	add.s32 	%r188, %r223, 1;
	shr.u32 	%r189, %r188, 7;
	add.s32 	%r190, %r189, 1;
	shr.u32 	%r191, %r190, 1;
	add.s32 	%r192, %r191, %r187;
	or.b32  	%r193, %r192, %r221;
	mov.b32 	 %f322, %r193;

BB0_53:
	mul.rn.f32 	%f41, %f322, %f322;
	add.s32 	%r74, %r225, 1;
	and.b32  	%r75, %r74, 1;
	setp.eq.s32	%p36, %r75, 0;
	@%p36 bra 	BB0_55;

	mov.f32 	%f128, 0fBAB6061A;
	mov.f32 	%f129, 0f37CCF5CE;
	fma.rn.f32 	%f323, %f129, %f41, %f128;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f130, 0f3C08839E;
	mov.f32 	%f131, 0fB94CA1F9;
	fma.rn.f32 	%f323, %f131, %f41, %f130;

BB0_56:
	@%p36 bra 	BB0_58;

	mov.f32 	%f132, 0f3D2AAAA5;
	fma.rn.f32 	%f133, %f323, %f41, %f132;
	mov.f32 	%f134, 0fBF000000;
	fma.rn.f32 	%f324, %f133, %f41, %f134;
	bra.uni 	BB0_59;

BB0_58:
	mov.f32 	%f135, 0fBE2AAAA3;
	fma.rn.f32 	%f136, %f323, %f41, %f135;
	mov.f32 	%f137, 0f00000000;
	fma.rn.f32 	%f324, %f136, %f41, %f137;

BB0_59:
	fma.rn.f32 	%f325, %f324, %f322, %f322;
	@%p36 bra 	BB0_61;

	mov.f32 	%f138, 0f3F800000;
	fma.rn.f32 	%f325, %f324, %f41, %f138;

BB0_61:
	and.b32  	%r194, %r74, 2;
	setp.eq.s32	%p39, %r194, 0;
	@%p39 bra 	BB0_63;

	mov.f32 	%f139, 0f00000000;
	mov.f32 	%f140, 0fBF800000;
	fma.rn.f32 	%f325, %f325, %f140, %f139;

BB0_63:
	mov.f32 	%f327, %f325;
	@%p24 bra 	BB0_65;

	ld.global.nc.f32 	%f141, [%rd14];
	mul.f32 	%f327, %f325, %f141;

BB0_65:
	add.s64 	%rd76, %rd3, %rd64;
	ld.global.f32 	%f142, [%rd76];
	add.f32 	%f143, %f327, %f142;
	st.global.f32 	[%rd76], %f143;
	mov.f32 	%f328, %f325;
	@%p25 bra 	BB0_67;

	ld.global.nc.f32 	%f144, [%rd15];
	mul.f32 	%f328, %f325, %f144;

BB0_67:
	add.s64 	%rd78, %rd2, %rd64;
	ld.global.f32 	%f145, [%rd78];
	add.f32 	%f146, %f328, %f145;
	st.global.f32 	[%rd78], %f146;
	mov.f32 	%f329, %f325;
	@%p26 bra 	BB0_69;

	ld.global.nc.f32 	%f147, [%rd16];
	mul.f32 	%f329, %f325, %f147;

BB0_69:
	add.s64 	%rd80, %rd1, %rd64;
	ld.global.f32 	%f148, [%rd80];
	add.f32 	%f149, %f329, %f148;
	st.global.f32 	[%rd80], %f149;
	bar.sync 	0;
	mov.f32 	%f337, 0f00000000;
	setp.lt.s32	%p43, %r92, 1;
	@%p43 bra 	BB0_86;

	cvt.f64.f32	%fd4, %f309;
	cvt.f64.f32	%fd5, %f78;
	div.rn.f64 	%fd6, %fd5, 0d42447BB7F7C00000;
	mul.f64 	%fd1, %fd4, %fd6;
	cvt.f64.f32	%fd7, %f310;
	mul.f64 	%fd2, %fd7, %fd6;
	cvt.f64.f32	%fd8, %f311;
	mul.f64 	%fd3, %fd8, %fd6;
	and.b32  	%r76, %r90, 3;
	mov.f32 	%f337, 0f00000000;
	mov.u32 	%r226, 0;

BB0_71:
	setp.lt.s32	%p44, %r91, 1;
	@%p44 bra 	BB0_85;

	mul.lo.s32 	%r78, %r226, %r91;
	mov.u32 	%r227, 0;

BB0_73:
	setp.lt.s32	%p45, %r90, 1;
	@%p45 bra 	BB0_84;

	add.s32 	%r200, %r227, %r78;
	mul.lo.s32 	%r80, %r200, %r90;
	mov.u32 	%r228, 0;
	mov.f32 	%f152, 0f00000000;
	setp.eq.s32	%p46, %r76, 0;
	@%p46 bra 	BB0_75;

	setp.eq.s32	%p47, %r76, 1;
	@%p47 bra 	BB0_80;

	setp.eq.s32	%p48, %r76, 2;
	@%p48 bra 	BB0_79;

	mul.wide.s32 	%rd81, %r80, 4;
	add.s64 	%rd82, %rd6, %rd81;
	ld.global.f32 	%f153, [%rd82];
	mul.f32 	%f154, %f325, %f153;
	add.s64 	%rd83, %rd3, %rd81;
	ld.global.f32 	%f155, [%rd83];
	mul.f32 	%f156, %f316, %f155;
	sub.f32 	%f157, %f154, %f156;
	cvt.f64.f32	%fd9, %f157;
	mul.f64 	%fd10, %fd1, %fd9;
	cvt.rn.f32.f64	%f158, %fd10;
	add.s64 	%rd84, %rd5, %rd81;
	ld.global.f32 	%f159, [%rd84];
	mul.f32 	%f160, %f325, %f159;
	add.s64 	%rd85, %rd2, %rd81;
	ld.global.f32 	%f161, [%rd85];
	mul.f32 	%f162, %f316, %f161;
	sub.f32 	%f163, %f160, %f162;
	cvt.f64.f32	%fd11, %f163;
	mul.f64 	%fd12, %fd2, %fd11;
	cvt.rn.f32.f64	%f164, %fd12;
	add.s64 	%rd86, %rd4, %rd81;
	ld.global.f32 	%f165, [%rd86];
	mul.f32 	%f166, %f325, %f165;
	add.s64 	%rd87, %rd1, %rd81;
	ld.global.f32 	%f167, [%rd87];
	mul.f32 	%f168, %f316, %f167;
	sub.f32 	%f169, %f166, %f168;
	cvt.f64.f32	%fd13, %f169;
	mul.f64 	%fd14, %fd3, %fd13;
	cvt.rn.f32.f64	%f170, %fd14;
	add.f32 	%f171, %f158, %f164;
	add.f32 	%f172, %f171, %f170;
	add.f32 	%f337, %f337, %f172;
	mov.u32 	%r228, 1;

BB0_79:
	add.s32 	%r202, %r228, %r80;
	mul.wide.s32 	%rd88, %r202, 4;
	add.s64 	%rd89, %rd6, %rd88;
	ld.global.f32 	%f173, [%rd89];
	mul.f32 	%f174, %f325, %f173;
	add.s64 	%rd90, %rd3, %rd88;
	ld.global.f32 	%f175, [%rd90];
	mul.f32 	%f176, %f316, %f175;
	sub.f32 	%f177, %f174, %f176;
	cvt.f64.f32	%fd15, %f177;
	mul.f64 	%fd16, %fd1, %fd15;
	cvt.rn.f32.f64	%f178, %fd16;
	add.s64 	%rd91, %rd5, %rd88;
	ld.global.f32 	%f179, [%rd91];
	mul.f32 	%f180, %f325, %f179;
	add.s64 	%rd92, %rd2, %rd88;
	ld.global.f32 	%f181, [%rd92];
	mul.f32 	%f182, %f316, %f181;
	sub.f32 	%f183, %f180, %f182;
	cvt.f64.f32	%fd17, %f183;
	mul.f64 	%fd18, %fd2, %fd17;
	cvt.rn.f32.f64	%f184, %fd18;
	add.s64 	%rd93, %rd4, %rd88;
	ld.global.f32 	%f185, [%rd93];
	mul.f32 	%f186, %f325, %f185;
	add.s64 	%rd94, %rd1, %rd88;
	ld.global.f32 	%f187, [%rd94];
	mul.f32 	%f188, %f316, %f187;
	sub.f32 	%f189, %f186, %f188;
	cvt.f64.f32	%fd19, %f189;
	mul.f64 	%fd20, %fd3, %fd19;
	cvt.rn.f32.f64	%f190, %fd20;
	add.f32 	%f191, %f178, %f184;
	add.f32 	%f192, %f191, %f190;
	add.f32 	%f337, %f337, %f192;
	add.s32 	%r228, %r228, 1;

BB0_80:
	add.s32 	%r203, %r228, %r80;
	mul.wide.s32 	%rd95, %r203, 4;
	add.s64 	%rd96, %rd6, %rd95;
	ld.global.f32 	%f193, [%rd96];
	mul.f32 	%f194, %f325, %f193;
	add.s64 	%rd97, %rd3, %rd95;
	ld.global.f32 	%f195, [%rd97];
	mul.f32 	%f196, %f316, %f195;
	sub.f32 	%f197, %f194, %f196;
	cvt.f64.f32	%fd21, %f197;
	mul.f64 	%fd22, %fd1, %fd21;
	cvt.rn.f32.f64	%f198, %fd22;
	add.s64 	%rd98, %rd5, %rd95;
	ld.global.f32 	%f199, [%rd98];
	mul.f32 	%f200, %f325, %f199;
	add.s64 	%rd99, %rd2, %rd95;
	ld.global.f32 	%f201, [%rd99];
	mul.f32 	%f202, %f316, %f201;
	sub.f32 	%f203, %f200, %f202;
	cvt.f64.f32	%fd23, %f203;
	mul.f64 	%fd24, %fd2, %fd23;
	cvt.rn.f32.f64	%f204, %fd24;
	add.s64 	%rd100, %rd4, %rd95;
	ld.global.f32 	%f205, [%rd100];
	mul.f32 	%f206, %f325, %f205;
	add.s64 	%rd101, %rd1, %rd95;
	ld.global.f32 	%f207, [%rd101];
	mul.f32 	%f208, %f316, %f207;
	sub.f32 	%f209, %f206, %f208;
	cvt.f64.f32	%fd25, %f209;
	mul.f64 	%fd26, %fd3, %fd25;
	cvt.rn.f32.f64	%f210, %fd26;
	add.f32 	%f211, %f198, %f204;
	add.f32 	%f212, %f211, %f210;
	add.f32 	%f334, %f337, %f212;
	add.s32 	%r228, %r228, 1;
	mov.f32 	%f337, %f334;
	bra.uni 	BB0_81;

BB0_75:
	mov.f32 	%f334, %f337;
	mov.f32 	%f337, %f152;

BB0_81:
	setp.lt.u32	%p49, %r90, 4;
	@%p49 bra 	BB0_84;

	add.s32 	%r204, %r78, %r227;
	mad.lo.s32 	%r205, %r90, %r204, %r228;
	mul.wide.s32 	%rd116, %r205, 4;
	mov.f32 	%f337, %f334;

BB0_83:
	add.s64 	%rd102, %rd6, %rd116;
	ld.global.f32 	%f213, [%rd102];
	mul.f32 	%f214, %f325, %f213;
	add.s64 	%rd103, %rd3, %rd116;
	ld.global.f32 	%f215, [%rd103];
	mul.f32 	%f216, %f316, %f215;
	sub.f32 	%f217, %f214, %f216;
	cvt.f64.f32	%fd27, %f217;
	mul.f64 	%fd28, %fd1, %fd27;
	cvt.rn.f32.f64	%f218, %fd28;
	add.s64 	%rd104, %rd5, %rd116;
	ld.global.f32 	%f219, [%rd104];
	mul.f32 	%f220, %f325, %f219;
	add.s64 	%rd105, %rd2, %rd116;
	ld.global.f32 	%f221, [%rd105];
	mul.f32 	%f222, %f316, %f221;
	sub.f32 	%f223, %f220, %f222;
	cvt.f64.f32	%fd29, %f223;
	mul.f64 	%fd30, %fd2, %fd29;
	cvt.rn.f32.f64	%f224, %fd30;
	add.s64 	%rd106, %rd4, %rd116;
	ld.global.f32 	%f225, [%rd106];
	mul.f32 	%f226, %f325, %f225;
	add.s64 	%rd107, %rd1, %rd116;
	ld.global.f32 	%f227, [%rd107];
	mul.f32 	%f228, %f316, %f227;
	sub.f32 	%f229, %f226, %f228;
	cvt.f64.f32	%fd31, %f229;
	mul.f64 	%fd32, %fd3, %fd31;
	cvt.rn.f32.f64	%f230, %fd32;
	add.f32 	%f231, %f218, %f224;
	add.f32 	%f232, %f231, %f230;
	add.f32 	%f233, %f337, %f232;
	ld.global.f32 	%f234, [%rd102+4];
	mul.f32 	%f235, %f325, %f234;
	ld.global.f32 	%f236, [%rd103+4];
	mul.f32 	%f237, %f316, %f236;
	sub.f32 	%f238, %f235, %f237;
	cvt.f64.f32	%fd33, %f238;
	mul.f64 	%fd34, %fd1, %fd33;
	cvt.rn.f32.f64	%f239, %fd34;
	ld.global.f32 	%f240, [%rd104+4];
	mul.f32 	%f241, %f325, %f240;
	ld.global.f32 	%f242, [%rd105+4];
	mul.f32 	%f243, %f316, %f242;
	sub.f32 	%f244, %f241, %f243;
	cvt.f64.f32	%fd35, %f244;
	mul.f64 	%fd36, %fd2, %fd35;
	cvt.rn.f32.f64	%f245, %fd36;
	ld.global.f32 	%f246, [%rd106+4];
	mul.f32 	%f247, %f325, %f246;
	ld.global.f32 	%f248, [%rd107+4];
	mul.f32 	%f249, %f316, %f248;
	sub.f32 	%f250, %f247, %f249;
	cvt.f64.f32	%fd37, %f250;
	mul.f64 	%fd38, %fd3, %fd37;
	cvt.rn.f32.f64	%f251, %fd38;
	add.f32 	%f252, %f239, %f245;
	add.f32 	%f253, %f252, %f251;
	add.f32 	%f254, %f233, %f253;
	ld.global.f32 	%f255, [%rd102+8];
	mul.f32 	%f256, %f325, %f255;
	ld.global.f32 	%f257, [%rd103+8];
	mul.f32 	%f258, %f316, %f257;
	sub.f32 	%f259, %f256, %f258;
	cvt.f64.f32	%fd39, %f259;
	mul.f64 	%fd40, %fd1, %fd39;
	cvt.rn.f32.f64	%f260, %fd40;
	ld.global.f32 	%f261, [%rd104+8];
	mul.f32 	%f262, %f325, %f261;
	ld.global.f32 	%f263, [%rd105+8];
	mul.f32 	%f264, %f316, %f263;
	sub.f32 	%f265, %f262, %f264;
	cvt.f64.f32	%fd41, %f265;
	mul.f64 	%fd42, %fd2, %fd41;
	cvt.rn.f32.f64	%f266, %fd42;
	ld.global.f32 	%f267, [%rd106+8];
	mul.f32 	%f268, %f325, %f267;
	ld.global.f32 	%f269, [%rd107+8];
	mul.f32 	%f270, %f316, %f269;
	sub.f32 	%f271, %f268, %f270;
	cvt.f64.f32	%fd43, %f271;
	mul.f64 	%fd44, %fd3, %fd43;
	cvt.rn.f32.f64	%f272, %fd44;
	add.f32 	%f273, %f260, %f266;
	add.f32 	%f274, %f273, %f272;
	add.f32 	%f275, %f254, %f274;
	ld.global.f32 	%f276, [%rd102+12];
	mul.f32 	%f277, %f325, %f276;
	ld.global.f32 	%f278, [%rd103+12];
	mul.f32 	%f279, %f316, %f278;
	sub.f32 	%f280, %f277, %f279;
	cvt.f64.f32	%fd45, %f280;
	mul.f64 	%fd46, %fd1, %fd45;
	cvt.rn.f32.f64	%f281, %fd46;
	ld.global.f32 	%f282, [%rd104+12];
	mul.f32 	%f283, %f325, %f282;
	ld.global.f32 	%f284, [%rd105+12];
	mul.f32 	%f285, %f316, %f284;
	sub.f32 	%f286, %f283, %f285;
	cvt.f64.f32	%fd47, %f286;
	mul.f64 	%fd48, %fd2, %fd47;
	cvt.rn.f32.f64	%f287, %fd48;
	ld.global.f32 	%f288, [%rd106+12];
	mul.f32 	%f289, %f325, %f288;
	ld.global.f32 	%f290, [%rd107+12];
	mul.f32 	%f291, %f316, %f290;
	sub.f32 	%f292, %f289, %f291;
	cvt.f64.f32	%fd49, %f292;
	mul.f64 	%fd50, %fd3, %fd49;
	cvt.rn.f32.f64	%f293, %fd50;
	add.f32 	%f294, %f281, %f287;
	add.f32 	%f295, %f294, %f293;
	add.f32 	%f337, %f275, %f295;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r228, %r228, 4;
	setp.lt.s32	%p50, %r228, %r90;
	@%p50 bra 	BB0_83;

BB0_84:
	add.s32 	%r227, %r227, 1;
	setp.lt.s32	%p51, %r227, %r91;
	@%p51 bra 	BB0_73;

BB0_85:
	add.s32 	%r226, %r226, 1;
	setp.lt.s32	%p52, %r226, %r92;
	@%p52 bra 	BB0_71;

BB0_86:
	cvta.to.global.u64 	%rd25, %rd30;
	cvta.to.global.u64 	%rd26, %rd29;
	cvta.to.global.u64 	%rd27, %rd28;
	bar.sync 	0;
	cvt.f64.f32	%fd51, %f80;
	mul.f64 	%fd52, %fd51, 0d470D38642367D29C;
	cvt.f64.f32	%fd53, %f308;
	mul.f64 	%fd54, %fd52, %fd53;
	cvt.rn.f32.f64	%f296, %fd54;
	mul.f32 	%f297, %f296, %f337;
	mul.f32 	%f298, %f309, %f297;
	mul.f32 	%f299, %f310, %f297;
	mul.f32 	%f300, %f311, %f297;
	add.s64 	%rd109, %rd27, %rd64;
	ld.global.f32 	%f301, [%rd109];
	sub.f32 	%f302, %f301, %f298;
	st.global.f32 	[%rd109], %f302;
	add.s64 	%rd110, %rd26, %rd64;
	ld.global.f32 	%f303, [%rd110];
	sub.f32 	%f304, %f303, %f299;
	st.global.f32 	[%rd110], %f304;
	add.s64 	%rd111, %rd25, %rd64;
	ld.global.f32 	%f305, [%rd111];
	sub.f32 	%f306, %f305, %f300;
	st.global.f32 	[%rd111], %f306;

BB0_87:
	ret;
}


`
 )
