Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 15:12:45 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_50_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 1.141ns (33.265%)  route 2.289ns (66.735%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 6.874 - 4.000 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.586ns (routing 1.576ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.429ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=14288, routed)       2.586     3.537    Delay1No16_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X115Y224       FDCE                                         r  Delay1No16_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y224       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.615 r  Delay1No16_instance/Y_reg[19]/Q
                         net (fo=4, routed)           1.010     4.625    Delay1No16_instance/Q[19]
    SLICE_X132Y217       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     4.723 r  Delay1No16_instance/geqOp_carry__0_i_15__0/O
                         net (fo=1, routed)           0.009     4.732    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X132Y217       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.918 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.944    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y218       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.996 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.292     5.288    Delay1No17_instance/CO[0]
    SLICE_X130Y221       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     5.398 r  Delay1No17_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.132     5.530    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X131Y221       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.680 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.057     5.737    Delay1No16_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X131Y221       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     5.860 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.337     6.197    Delay1No17_instance/shiftVal__5[0]
    SLICE_X134Y213       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     6.293 r  Delay1No17_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.233     6.526    Delay1No17_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X133Y216       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.678 r  Delay1No17_instance/shiftedFracY_d1[10]_i_2__0/O
                         net (fo=2, routed)           0.143     6.821    Delay1No17_instance/level4__0[6]
    SLICE_X134Y219       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     6.917 r  Delay1No17_instance/shiftedFracY_d1[26]_i_1__0/O
                         net (fo=1, routed)           0.050     6.967    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[26][15]
    SLICE_X134Y219       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=14288, routed)       2.214     6.874    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y219       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.481     7.354    
                         clock uncertainty           -0.035     7.319    
    SLICE_X134Y219       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.344    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.344    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.377    




