{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652871085815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 17:51:24 2022 " "Processing started: Wed May 18 17:51:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652871085816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652871085816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652871085816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652871088454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652871088454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652871130346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652871130346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652871130354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652871130354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652871130692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values0 top.v(40) " "Verilog HDL or VHDL warning at top.v(40): object \"__main___values0\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652871130697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values1 top.v(41) " "Verilog HDL or VHDL warning at top.v(41): object \"__main___values1\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652871130697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values2 top.v(42) " "Verilog HDL or VHDL warning at top.v(42): object \"__main___values2\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652871130697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values3 top.v(43) " "Verilog HDL or VHDL warning at top.v(43): object \"__main___values3\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652871130697 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values4 top.v(44) " "Verilog HDL or VHDL warning at top.v(44): object \"__main___values4\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652871130698 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___values5 top.v(45) " "Verilog HDL or VHDL warning at top.v(45): object \"__main___values5\" assigned a value but never read" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652871130698 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd\"" {  } { { "top.v" "bcd" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652871130971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(120) " "Verilog HDL assignment warning at bcd.v(120): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130975 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(132) " "Verilog HDL assignment warning at bcd.v(132): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130976 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(144) " "Verilog HDL assignment warning at bcd.v(144): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130976 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(204) " "Verilog HDL assignment warning at bcd.v(204): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130977 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(216) " "Verilog HDL assignment warning at bcd.v(216): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130977 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(228) " "Verilog HDL assignment warning at bcd.v(228): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130977 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(288) " "Verilog HDL assignment warning at bcd.v(288): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130978 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(300) " "Verilog HDL assignment warning at bcd.v(300): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130979 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(312) " "Verilog HDL assignment warning at bcd.v(312): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130979 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(372) " "Verilog HDL assignment warning at bcd.v(372): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130980 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(384) " "Verilog HDL assignment warning at bcd.v(384): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130980 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(396) " "Verilog HDL assignment warning at bcd.v(396): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130980 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(456) " "Verilog HDL assignment warning at bcd.v(456): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130981 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(468) " "Verilog HDL assignment warning at bcd.v(468): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130982 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(480) " "Verilog HDL assignment warning at bcd.v(480): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130982 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(540) " "Verilog HDL assignment warning at bcd.v(540): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130983 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(552) " "Verilog HDL assignment warning at bcd.v(552): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130983 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(564) " "Verilog HDL assignment warning at bcd.v(564): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130984 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(624) " "Verilog HDL assignment warning at bcd.v(624): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130984 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(636) " "Verilog HDL assignment warning at bcd.v(636): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130985 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(648) " "Verilog HDL assignment warning at bcd.v(648): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130985 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(708) " "Verilog HDL assignment warning at bcd.v(708): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130986 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(720) " "Verilog HDL assignment warning at bcd.v(720): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130986 "|top|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(732) " "Verilog HDL assignment warning at bcd.v(732): truncated value with size 4 to match size of target (3)" {  } { { "../bcd.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/bcd.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652871130987 "|top|bcd:bcd"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[0\] GND " "Pin \"seven_seg0\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[1\] VCC " "Pin \"seven_seg0\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[2\] VCC " "Pin \"seven_seg0\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[3\] VCC " "Pin \"seven_seg0\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[4\] VCC " "Pin \"seven_seg0\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[5\] VCC " "Pin \"seven_seg0\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg0\[6\] VCC " "Pin \"seven_seg0\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[0\] GND " "Pin \"seven_seg1\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[1\] VCC " "Pin \"seven_seg1\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[2\] VCC " "Pin \"seven_seg1\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[3\] VCC " "Pin \"seven_seg1\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[4\] VCC " "Pin \"seven_seg1\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[5\] VCC " "Pin \"seven_seg1\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg1\[6\] VCC " "Pin \"seven_seg1\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[0\] GND " "Pin \"seven_seg2\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[1\] VCC " "Pin \"seven_seg2\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[2\] VCC " "Pin \"seven_seg2\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[3\] VCC " "Pin \"seven_seg2\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[4\] VCC " "Pin \"seven_seg2\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[5\] VCC " "Pin \"seven_seg2\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg2\[6\] VCC " "Pin \"seven_seg2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[0\] GND " "Pin \"seven_seg3\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[1\] VCC " "Pin \"seven_seg3\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[2\] VCC " "Pin \"seven_seg3\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[3\] VCC " "Pin \"seven_seg3\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[4\] VCC " "Pin \"seven_seg3\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[5\] VCC " "Pin \"seven_seg3\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg3\[6\] VCC " "Pin \"seven_seg3\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[0\] GND " "Pin \"seven_seg4\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[1\] VCC " "Pin \"seven_seg4\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[2\] VCC " "Pin \"seven_seg4\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[3\] VCC " "Pin \"seven_seg4\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[4\] VCC " "Pin \"seven_seg4\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[5\] VCC " "Pin \"seven_seg4\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg4\[6\] VCC " "Pin \"seven_seg4\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[0\] GND " "Pin \"seven_seg5\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[1\] VCC " "Pin \"seven_seg5\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[2\] VCC " "Pin \"seven_seg5\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[3\] VCC " "Pin \"seven_seg5\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[4\] VCC " "Pin \"seven_seg5\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[5\] VCC " "Pin \"seven_seg5\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg5\[6\] VCC " "Pin \"seven_seg5\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652871132196 "|top|seven_seg5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652871132196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652871133138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652871133138 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_btn_r " "No output dependent on input pin \"user_btn_r\"" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652871133941 "|top|user_btn_r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_btn_l " "No output dependent on input pin \"user_btn_l\"" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652871133941 "|top|user_btn_l"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk50 " "No output dependent on input pin \"clk50\"" {  } { { "top.v" "" { Text "/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab2/build/top.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652871133941 "|top|clk50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652871133941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652871133961 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652871133961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652871133961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652871133993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 17:52:13 2022 " "Processing ended: Wed May 18 17:52:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652871133993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652871133993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652871133993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652871133993 ""}
