# compile vhdl design source files
vhdl work  \
"../../../../../../../ip_repo/mult_add_sa_plus_e_mm_ip_1.0/src/controller.vhd" \
"../../../../../../../ip_repo/mult_add_sa_plus_e_mm_ip_1.0/hdl/mult_add_sa_plus_e_mm_ip_v1_0.vhd" \
"../../../../../../../ip_repo/mult_add_sa_plus_e_mm_ip_1.0/hdl/mult_add_sa_plus_e_mm_ip_v1_0_S00_AXI.vhd" \
"../../../../../../../ip_repo/mult_add_sa_plus_e_mm_ip_1.0/hdl/mult_add_sa_plus_e_mm_ip_v1_0_S01_AXI.vhd" \
"../../../../../../../ip_repo/mult_add_sa_plus_e_mm_ip_1.0/hdl/mult_add_sa_plus_e_mm_ip_v1_0_S02_AXI.vhd" \
"../../../../../../../ip_repo/mult_add_sa_plus_e_mm_ip_1.0/hdl/testbench.vhd" \

# Do not sort compile order
nosort
