## Daughterboard ESP32_SIFIVE_00
This board features RISC-V and Xtensa cores.

### Targets
The following targets are implemented on this Daughterboard:
| Designation | MCU |
| --- | --- |
| target0 | ESP32-S3-WROOM-1-N8R8 |
| target1 | ESP32-S2 |
| target2 | LOFIVE-R1 (FE310-G002) |
| target3 | ESP32-C3 |

### Partlist
The partlist for this Daughterboard is available [here](https://octopart.com/bom-tool/JTwGMmL3).

### Other
The target3 and target1 devices have separate flash memory, as the currently available cores do not have any embedded flash.
