ARM GAS  /tmp/cctCtWPc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_SPI1_Init
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	MX_SPI1_Init:
  28              	.LFB925:
  29              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/spi.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/spi.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                             www.st.com/SLA0044
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** 
ARM GAS  /tmp/cctCtWPc.s 			page 2


  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
  30              		.loc 1 32 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  34              		.loc 1 34 3 view .LVU1
  35              		.loc 1 34 18 is_stmt 0 view .LVU2
  36 0000 1048     		ldr	r0, .L6
  37 0002 114B     		ldr	r3, .L6+4
  32:Core/Src/spi.c **** 
  38              		.loc 1 32 1 view .LVU3
  39 0004 10B5     		push	{r4, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 4, -8
  43              		.cfi_offset 14, -4
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  36:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  37:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  44              		.loc 1 37 23 view .LVU4
  45 0006 4FF44072 		mov	r2, #768
  34:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  46              		.loc 1 34 18 view .LVU5
  47 000a 0360     		str	r3, [r0]
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  48              		.loc 1 35 3 is_stmt 1 view .LVU6
  35:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  49              		.loc 1 35 19 is_stmt 0 view .LVU7
  50 000c 4FF48273 		mov	r3, #260
  38:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  39:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  40:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  51              		.loc 1 40 18 view .LVU8
  52 0010 4FF48024 		mov	r4, #262144
  41:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  42:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  43:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  44:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  45:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  53              		.loc 1 45 28 view .LVU9
  54 0014 0721     		movs	r1, #7
  35:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  55              		.loc 1 35 19 view .LVU10
  56 0016 4360     		str	r3, [r0, #4]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  57              		.loc 1 36 3 is_stmt 1 view .LVU11
  37:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  58              		.loc 1 37 23 is_stmt 0 view .LVU12
  59 0018 C260     		str	r2, [r0, #12]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  60              		.loc 1 36 24 view .LVU13
  61 001a 0023     		movs	r3, #0
  41:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/cctCtWPc.s 			page 3


  62              		.loc 1 41 32 view .LVU14
  63 001c 0822     		movs	r2, #8
  39:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  64              		.loc 1 39 23 view .LVU15
  65 001e C0E90433 		strd	r3, r3, [r0, #16]
  43:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  66              		.loc 1 43 21 view .LVU16
  67 0022 C0E90833 		strd	r3, r3, [r0, #32]
  40:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  68              		.loc 1 40 18 view .LVU17
  69 0026 8461     		str	r4, [r0, #24]
  70              		.loc 1 45 28 view .LVU18
  71 0028 C162     		str	r1, [r0, #44]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
  72              		.loc 1 36 24 view .LVU19
  73 002a 8360     		str	r3, [r0, #8]
  37:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  74              		.loc 1 37 3 is_stmt 1 view .LVU20
  38:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  75              		.loc 1 38 3 view .LVU21
  40:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  76              		.loc 1 40 3 view .LVU22
  41:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  77              		.loc 1 41 3 view .LVU23
  44:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  78              		.loc 1 44 29 is_stmt 0 view .LVU24
  79 002c 8362     		str	r3, [r0, #40]
  46:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  80              		.loc 1 46 24 view .LVU25
  81 002e 0363     		str	r3, [r0, #48]
  41:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  82              		.loc 1 41 32 view .LVU26
  83 0030 C261     		str	r2, [r0, #28]
  42:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  84              		.loc 1 42 3 is_stmt 1 view .LVU27
  43:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  85              		.loc 1 43 3 view .LVU28
  44:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  86              		.loc 1 44 3 view .LVU29
  45:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  87              		.loc 1 45 3 view .LVU30
  88              		.loc 1 46 3 view .LVU31
  47:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  89              		.loc 1 47 3 view .LVU32
  90              		.loc 1 47 23 is_stmt 0 view .LVU33
  91 0032 4263     		str	r2, [r0, #52]
  48:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  92              		.loc 1 48 3 is_stmt 1 view .LVU34
  93              		.loc 1 48 7 is_stmt 0 view .LVU35
  94 0034 FFF7FEFF 		bl	HAL_SPI_Init
  95              	.LVL0:
  96              		.loc 1 48 6 view .LVU36
  97 0038 00B9     		cbnz	r0, .L5
  49:Core/Src/spi.c ****   {
  50:Core/Src/spi.c ****     Error_Handler();
  51:Core/Src/spi.c ****   }
  52:Core/Src/spi.c **** 
ARM GAS  /tmp/cctCtWPc.s 			page 4


  53:Core/Src/spi.c **** }
  98              		.loc 1 53 1 view .LVU37
  99 003a 10BD     		pop	{r4, pc}
 100              	.L5:
  50:Core/Src/spi.c ****   }
 101              		.loc 1 50 5 is_stmt 1 view .LVU38
 102              		.loc 1 53 1 is_stmt 0 view .LVU39
 103 003c BDE81040 		pop	{r4, lr}
 104              	.LCFI1:
 105              		.cfi_restore 14
 106              		.cfi_restore 4
 107              		.cfi_def_cfa_offset 0
  50:Core/Src/spi.c ****   }
 108              		.loc 1 50 5 view .LVU40
 109 0040 FFF7FEBF 		b	Error_Handler
 110              	.LVL1:
 111              	.L7:
 112              		.align	2
 113              	.L6:
 114 0044 00000000 		.word	hspi1
 115 0048 00300140 		.word	1073819648
 116              		.cfi_endproc
 117              	.LFE925:
 119              		.section	.text.MX_SPI2_Init,"ax",%progbits
 120              		.align	1
 121              		.p2align 2,,3
 122              		.global	MX_SPI2_Init
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 126              		.fpu fpv4-sp-d16
 128              	MX_SPI2_Init:
 129              	.LFB926:
  54:Core/Src/spi.c **** /* SPI2 init function */
  55:Core/Src/spi.c **** void MX_SPI2_Init(void)
  56:Core/Src/spi.c **** {
 130              		.loc 1 56 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 134              		.loc 1 58 3 view .LVU42
 135              		.loc 1 58 18 is_stmt 0 view .LVU43
 136 0000 1048     		ldr	r0, .L12
 137 0002 114B     		ldr	r3, .L12+4
  56:Core/Src/spi.c **** 
 138              		.loc 1 56 1 view .LVU44
 139 0004 10B5     		push	{r4, lr}
 140              	.LCFI2:
 141              		.cfi_def_cfa_offset 8
 142              		.cfi_offset 4, -8
 143              		.cfi_offset 14, -4
  59:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  60:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  61:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 144              		.loc 1 61 23 view .LVU45
ARM GAS  /tmp/cctCtWPc.s 			page 5


 145 0006 4FF44072 		mov	r2, #768
  58:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 146              		.loc 1 58 18 view .LVU46
 147 000a 0360     		str	r3, [r0]
  59:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 148              		.loc 1 59 3 is_stmt 1 view .LVU47
  59:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 149              		.loc 1 59 19 is_stmt 0 view .LVU48
 150 000c 4FF48273 		mov	r3, #260
  62:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  63:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  64:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 151              		.loc 1 64 18 view .LVU49
 152 0010 4FF48024 		mov	r4, #262144
  65:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  66:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  68:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  69:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
 153              		.loc 1 69 28 view .LVU50
 154 0014 0721     		movs	r1, #7
  59:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 155              		.loc 1 59 19 view .LVU51
 156 0016 4360     		str	r3, [r0, #4]
  60:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 157              		.loc 1 60 3 is_stmt 1 view .LVU52
  61:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 158              		.loc 1 61 23 is_stmt 0 view .LVU53
 159 0018 C260     		str	r2, [r0, #12]
  60:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 160              		.loc 1 60 24 view .LVU54
 161 001a 0023     		movs	r3, #0
  65:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 162              		.loc 1 65 32 view .LVU55
 163 001c 0822     		movs	r2, #8
  63:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 164              		.loc 1 63 23 view .LVU56
 165 001e C0E90433 		strd	r3, r3, [r0, #16]
  67:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 166              		.loc 1 67 21 view .LVU57
 167 0022 C0E90833 		strd	r3, r3, [r0, #32]
  64:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 168              		.loc 1 64 18 view .LVU58
 169 0026 8461     		str	r4, [r0, #24]
 170              		.loc 1 69 28 view .LVU59
 171 0028 C162     		str	r1, [r0, #44]
  60:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 172              		.loc 1 60 24 view .LVU60
 173 002a 8360     		str	r3, [r0, #8]
  61:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 174              		.loc 1 61 3 is_stmt 1 view .LVU61
  62:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 175              		.loc 1 62 3 view .LVU62
  64:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 176              		.loc 1 64 3 view .LVU63
  65:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 177              		.loc 1 65 3 view .LVU64
ARM GAS  /tmp/cctCtWPc.s 			page 6


  68:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
 178              		.loc 1 68 29 is_stmt 0 view .LVU65
 179 002c 8362     		str	r3, [r0, #40]
  70:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 180              		.loc 1 70 24 view .LVU66
 181 002e 0363     		str	r3, [r0, #48]
  65:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 182              		.loc 1 65 32 view .LVU67
 183 0030 C261     		str	r2, [r0, #28]
  66:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 184              		.loc 1 66 3 is_stmt 1 view .LVU68
  67:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 185              		.loc 1 67 3 view .LVU69
  68:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
 186              		.loc 1 68 3 view .LVU70
  69:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 187              		.loc 1 69 3 view .LVU71
 188              		.loc 1 70 3 view .LVU72
  71:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 189              		.loc 1 71 3 view .LVU73
 190              		.loc 1 71 23 is_stmt 0 view .LVU74
 191 0032 4263     		str	r2, [r0, #52]
  72:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 192              		.loc 1 72 3 is_stmt 1 view .LVU75
 193              		.loc 1 72 7 is_stmt 0 view .LVU76
 194 0034 FFF7FEFF 		bl	HAL_SPI_Init
 195              	.LVL2:
 196              		.loc 1 72 6 view .LVU77
 197 0038 00B9     		cbnz	r0, .L11
  73:Core/Src/spi.c ****   {
  74:Core/Src/spi.c ****     Error_Handler();
  75:Core/Src/spi.c ****   }
  76:Core/Src/spi.c **** 
  77:Core/Src/spi.c **** }
 198              		.loc 1 77 1 view .LVU78
 199 003a 10BD     		pop	{r4, pc}
 200              	.L11:
  74:Core/Src/spi.c ****   }
 201              		.loc 1 74 5 is_stmt 1 view .LVU79
 202              		.loc 1 77 1 is_stmt 0 view .LVU80
 203 003c BDE81040 		pop	{r4, lr}
 204              	.LCFI3:
 205              		.cfi_restore 14
 206              		.cfi_restore 4
 207              		.cfi_def_cfa_offset 0
  74:Core/Src/spi.c ****   }
 208              		.loc 1 74 5 view .LVU81
 209 0040 FFF7FEBF 		b	Error_Handler
 210              	.LVL3:
 211              	.L13:
 212              		.align	2
 213              	.L12:
 214 0044 00000000 		.word	hspi2
 215 0048 00380040 		.word	1073756160
 216              		.cfi_endproc
 217              	.LFE926:
 219              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
ARM GAS  /tmp/cctCtWPc.s 			page 7


 220              		.align	1
 221              		.p2align 2,,3
 222              		.global	HAL_SPI_MspInit
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu fpv4-sp-d16
 228              	HAL_SPI_MspInit:
 229              	.LVL4:
 230              	.LFB927:
  78:Core/Src/spi.c **** 
  79:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  80:Core/Src/spi.c **** {
 231              		.loc 1 80 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 40
 234              		@ frame_needed = 0, uses_anonymous_args = 0
  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 235              		.loc 1 82 3 view .LVU83
  80:Core/Src/spi.c **** 
 236              		.loc 1 80 1 is_stmt 0 view .LVU84
 237 0000 70B5     		push	{r4, r5, r6, lr}
 238              	.LCFI4:
 239              		.cfi_def_cfa_offset 16
 240              		.cfi_offset 4, -16
 241              		.cfi_offset 5, -12
 242              		.cfi_offset 6, -8
 243              		.cfi_offset 14, -4
  83:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 244              		.loc 1 83 15 view .LVU85
 245 0002 0368     		ldr	r3, [r0]
 246              		.loc 1 83 5 view .LVU86
 247 0004 334A     		ldr	r2, .L20
  80:Core/Src/spi.c **** 
 248              		.loc 1 80 1 view .LVU87
 249 0006 8AB0     		sub	sp, sp, #40
 250              	.LCFI5:
 251              		.cfi_def_cfa_offset 56
  82:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 252              		.loc 1 82 20 view .LVU88
 253 0008 0024     		movs	r4, #0
 254              		.loc 1 83 5 view .LVU89
 255 000a 9342     		cmp	r3, r2
  82:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 256              		.loc 1 82 20 view .LVU90
 257 000c CDE90544 		strd	r4, r4, [sp, #20]
 258 0010 CDE90744 		strd	r4, r4, [sp, #28]
 259 0014 0994     		str	r4, [sp, #36]
 260              		.loc 1 83 3 is_stmt 1 view .LVU91
 261              		.loc 1 83 5 is_stmt 0 view .LVU92
 262 0016 04D0     		beq	.L18
  84:Core/Src/spi.c ****   {
  85:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  88:Core/Src/spi.c ****     /* SPI1 clock enable */
ARM GAS  /tmp/cctCtWPc.s 			page 8


  89:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  92:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  93:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
  94:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  95:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  96:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  97:Core/Src/spi.c ****     */
  98:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  99:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 100:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 102:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 103:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 108:Core/Src/spi.c ****   }
 109:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 263              		.loc 1 109 8 is_stmt 1 view .LVU93
 264              		.loc 1 109 10 is_stmt 0 view .LVU94
 265 0018 2F4A     		ldr	r2, .L20+4
 266 001a 9342     		cmp	r3, r2
 267 001c 23D0     		beq	.L19
 110:Core/Src/spi.c ****   {
 111:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 112:Core/Src/spi.c **** 
 113:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 114:Core/Src/spi.c ****     /* SPI2 clock enable */
 115:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 116:Core/Src/spi.c **** 
 117:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 118:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 119:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 120:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
 121:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 122:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 123:Core/Src/spi.c ****     PA10     ------> SPI2_MISO
 124:Core/Src/spi.c ****     */
 125:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 126:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 127:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 128:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 129:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 130:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 131:Core/Src/spi.c **** 
 132:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 133:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 135:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 136:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 137:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 138:Core/Src/spi.c **** 
 139:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 140:Core/Src/spi.c **** 
ARM GAS  /tmp/cctCtWPc.s 			page 9


 141:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 142:Core/Src/spi.c ****   }
 143:Core/Src/spi.c **** }
 268              		.loc 1 143 1 view .LVU95
 269 001e 0AB0     		add	sp, sp, #40
 270              	.LCFI6:
 271              		.cfi_remember_state
 272              		.cfi_def_cfa_offset 16
 273              		@ sp needed
 274 0020 70BD     		pop	{r4, r5, r6, pc}
 275              	.L18:
 276              	.LCFI7:
 277              		.cfi_restore_state
  89:Core/Src/spi.c **** 
 278              		.loc 1 89 5 is_stmt 1 view .LVU96
 279              	.LBB2:
  89:Core/Src/spi.c **** 
 280              		.loc 1 89 5 view .LVU97
  89:Core/Src/spi.c **** 
 281              		.loc 1 89 5 view .LVU98
 282 0022 2E4B     		ldr	r3, .L20+8
 283 0024 1A6E     		ldr	r2, [r3, #96]
 284 0026 42F48052 		orr	r2, r2, #4096
 285 002a 1A66     		str	r2, [r3, #96]
  89:Core/Src/spi.c **** 
 286              		.loc 1 89 5 view .LVU99
 287 002c 1A6E     		ldr	r2, [r3, #96]
 288 002e 02F48052 		and	r2, r2, #4096
 289 0032 0092     		str	r2, [sp]
  89:Core/Src/spi.c **** 
 290              		.loc 1 89 5 view .LVU100
 291 0034 009A     		ldr	r2, [sp]
 292              	.LBE2:
  89:Core/Src/spi.c **** 
 293              		.loc 1 89 5 view .LVU101
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 294              		.loc 1 91 5 view .LVU102
 295              	.LBB3:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 296              		.loc 1 91 5 view .LVU103
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 297              		.loc 1 91 5 view .LVU104
 298 0036 DA6C     		ldr	r2, [r3, #76]
 299 0038 42F00102 		orr	r2, r2, #1
 300 003c DA64     		str	r2, [r3, #76]
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 301              		.loc 1 91 5 view .LVU105
 302 003e DB6C     		ldr	r3, [r3, #76]
 303              	.LBE3:
 100:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 100 26 is_stmt 0 view .LVU106
 305 0040 0794     		str	r4, [sp, #28]
 306              	.LBB4:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 307              		.loc 1 91 5 view .LVU107
 308 0042 03F00103 		and	r3, r3, #1
 309 0046 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/cctCtWPc.s 			page 10


  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 310              		.loc 1 91 5 is_stmt 1 view .LVU108
 311              	.LBE4:
  99:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 99 26 is_stmt 0 view .LVU109
 313 0048 0222     		movs	r2, #2
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 314              		.loc 1 102 31 view .LVU110
 315 004a 0523     		movs	r3, #5
 103:Core/Src/spi.c **** 
 316              		.loc 1 103 5 view .LVU111
 317 004c 05A9     		add	r1, sp, #20
  98:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318              		.loc 1 98 25 view .LVU112
 319 004e F025     		movs	r5, #240
 103:Core/Src/spi.c **** 
 320              		.loc 1 103 5 view .LVU113
 321 0050 4FF09040 		mov	r0, #1207959552
 322              	.LVL5:
  99:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 323              		.loc 1 99 26 view .LVU114
 324 0054 CDE90552 		strd	r5, r2, [sp, #20]
 325              	.LBB5:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 326              		.loc 1 91 5 view .LVU115
 327 0058 019E     		ldr	r6, [sp, #4]
 328              	.LBE5:
  91:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 329              		.loc 1 91 5 is_stmt 1 view .LVU116
  98:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 98 5 view .LVU117
 100:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 331              		.loc 1 100 5 view .LVU118
 101:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 332              		.loc 1 101 5 view .LVU119
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 333              		.loc 1 102 5 view .LVU120
 101:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 334              		.loc 1 101 27 is_stmt 0 view .LVU121
 335 005a 0894     		str	r4, [sp, #32]
 102:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 336              		.loc 1 102 31 view .LVU122
 337 005c 0993     		str	r3, [sp, #36]
 103:Core/Src/spi.c **** 
 338              		.loc 1 103 5 is_stmt 1 view .LVU123
 339 005e FFF7FEFF 		bl	HAL_GPIO_Init
 340              	.LVL6:
 341              		.loc 1 143 1 is_stmt 0 view .LVU124
 342 0062 0AB0     		add	sp, sp, #40
 343              	.LCFI8:
 344              		.cfi_remember_state
 345              		.cfi_def_cfa_offset 16
 346              		@ sp needed
 347 0064 70BD     		pop	{r4, r5, r6, pc}
 348              	.LVL7:
 349              	.L19:
 350              	.LCFI9:
ARM GAS  /tmp/cctCtWPc.s 			page 11


 351              		.cfi_restore_state
 115:Core/Src/spi.c **** 
 352              		.loc 1 115 5 is_stmt 1 view .LVU125
 353              	.LBB6:
 115:Core/Src/spi.c **** 
 354              		.loc 1 115 5 view .LVU126
 115:Core/Src/spi.c **** 
 355              		.loc 1 115 5 view .LVU127
 356 0066 1D4B     		ldr	r3, .L20+8
 357              	.LBE6:
 130:Core/Src/spi.c **** 
 358              		.loc 1 130 5 is_stmt 0 view .LVU128
 359 0068 1D48     		ldr	r0, .L20+12
 360              	.LVL8:
 361              	.LBB7:
 115:Core/Src/spi.c **** 
 362              		.loc 1 115 5 view .LVU129
 363 006a 9A6D     		ldr	r2, [r3, #88]
 364 006c 42F48042 		orr	r2, r2, #16384
 365 0070 9A65     		str	r2, [r3, #88]
 115:Core/Src/spi.c **** 
 366              		.loc 1 115 5 is_stmt 1 view .LVU130
 367 0072 9A6D     		ldr	r2, [r3, #88]
 368 0074 02F48042 		and	r2, r2, #16384
 369 0078 0292     		str	r2, [sp, #8]
 115:Core/Src/spi.c **** 
 370              		.loc 1 115 5 view .LVU131
 371 007a 029A     		ldr	r2, [sp, #8]
 372              	.LBE7:
 115:Core/Src/spi.c **** 
 373              		.loc 1 115 5 view .LVU132
 117:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 374              		.loc 1 117 5 view .LVU133
 375              	.LBB8:
 117:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 376              		.loc 1 117 5 view .LVU134
 117:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 377              		.loc 1 117 5 view .LVU135
 378 007c DA6C     		ldr	r2, [r3, #76]
 379 007e 42F00202 		orr	r2, r2, #2
 380 0082 DA64     		str	r2, [r3, #76]
 117:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 381              		.loc 1 117 5 view .LVU136
 382 0084 DA6C     		ldr	r2, [r3, #76]
 383 0086 02F00202 		and	r2, r2, #2
 384 008a 0392     		str	r2, [sp, #12]
 117:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 385              		.loc 1 117 5 view .LVU137
 386 008c 039A     		ldr	r2, [sp, #12]
 387              	.LBE8:
 117:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 388              		.loc 1 117 5 view .LVU138
 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 389              		.loc 1 118 5 view .LVU139
 390              	.LBB9:
 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 391              		.loc 1 118 5 view .LVU140
ARM GAS  /tmp/cctCtWPc.s 			page 12


 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 392              		.loc 1 118 5 view .LVU141
 393 008e DA6C     		ldr	r2, [r3, #76]
 394 0090 42F00102 		orr	r2, r2, #1
 395 0094 DA64     		str	r2, [r3, #76]
 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 396              		.loc 1 118 5 view .LVU142
 397 0096 DB6C     		ldr	r3, [r3, #76]
 398              	.LBE9:
 127:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 399              		.loc 1 127 26 is_stmt 0 view .LVU143
 400 0098 0794     		str	r4, [sp, #28]
 401              	.LBB10:
 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 402              		.loc 1 118 5 view .LVU144
 403 009a 03F00103 		and	r3, r3, #1
 404 009e 0493     		str	r3, [sp, #16]
 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 405              		.loc 1 118 5 is_stmt 1 view .LVU145
 406              	.LBE10:
 126:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 407              		.loc 1 126 26 is_stmt 0 view .LVU146
 408 00a0 0226     		movs	r6, #2
 125:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 409              		.loc 1 125 25 view .LVU147
 410 00a2 4FF43043 		mov	r3, #45056
 129:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 411              		.loc 1 129 31 view .LVU148
 412 00a6 0525     		movs	r5, #5
 130:Core/Src/spi.c **** 
 413              		.loc 1 130 5 view .LVU149
 414 00a8 05A9     		add	r1, sp, #20
 126:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 415              		.loc 1 126 26 view .LVU150
 416 00aa CDE90536 		strd	r3, r6, [sp, #20]
 417              	.LBB11:
 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 418              		.loc 1 118 5 view .LVU151
 419 00ae 049A     		ldr	r2, [sp, #16]
 420              	.LBE11:
 118:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 421              		.loc 1 118 5 is_stmt 1 view .LVU152
 125:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422              		.loc 1 125 5 view .LVU153
 127:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 423              		.loc 1 127 5 view .LVU154
 128:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 424              		.loc 1 128 5 view .LVU155
 129:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 425              		.loc 1 129 5 view .LVU156
 128:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 426              		.loc 1 128 27 is_stmt 0 view .LVU157
 427 00b0 0894     		str	r4, [sp, #32]
 129:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 428              		.loc 1 129 31 view .LVU158
 429 00b2 0995     		str	r5, [sp, #36]
 130:Core/Src/spi.c **** 
ARM GAS  /tmp/cctCtWPc.s 			page 13


 430              		.loc 1 130 5 is_stmt 1 view .LVU159
 431 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 432              	.LVL9:
 132:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 433              		.loc 1 132 5 view .LVU160
 132:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 434              		.loc 1 132 25 is_stmt 0 view .LVU161
 435 00b8 4FF48063 		mov	r3, #1024
 137:Core/Src/spi.c **** 
 436              		.loc 1 137 5 view .LVU162
 437 00bc 05A9     		add	r1, sp, #20
 438 00be 4FF09040 		mov	r0, #1207959552
 135:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 439              		.loc 1 135 27 view .LVU163
 440 00c2 CDE90744 		strd	r4, r4, [sp, #28]
 133:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441              		.loc 1 133 26 view .LVU164
 442 00c6 0696     		str	r6, [sp, #24]
 136:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 443              		.loc 1 136 31 view .LVU165
 444 00c8 0995     		str	r5, [sp, #36]
 132:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445              		.loc 1 132 25 view .LVU166
 446 00ca 0593     		str	r3, [sp, #20]
 133:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 447              		.loc 1 133 5 is_stmt 1 view .LVU167
 134:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 448              		.loc 1 134 5 view .LVU168
 135:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 449              		.loc 1 135 5 view .LVU169
 136:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 450              		.loc 1 136 5 view .LVU170
 137:Core/Src/spi.c **** 
 451              		.loc 1 137 5 view .LVU171
 452 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 453              	.LVL10:
 454              		.loc 1 143 1 is_stmt 0 view .LVU172
 455 00d0 0AB0     		add	sp, sp, #40
 456              	.LCFI10:
 457              		.cfi_def_cfa_offset 16
 458              		@ sp needed
 459 00d2 70BD     		pop	{r4, r5, r6, pc}
 460              	.L21:
 461              		.align	2
 462              	.L20:
 463 00d4 00300140 		.word	1073819648
 464 00d8 00380040 		.word	1073756160
 465 00dc 00100240 		.word	1073876992
 466 00e0 00040048 		.word	1207960576
 467              		.cfi_endproc
 468              	.LFE927:
 470              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 471              		.align	1
 472              		.p2align 2,,3
 473              		.global	HAL_SPI_MspDeInit
 474              		.syntax unified
 475              		.thumb
ARM GAS  /tmp/cctCtWPc.s 			page 14


 476              		.thumb_func
 477              		.fpu fpv4-sp-d16
 479              	HAL_SPI_MspDeInit:
 480              	.LVL11:
 481              	.LFB928:
 144:Core/Src/spi.c **** 
 145:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 146:Core/Src/spi.c **** {
 482              		.loc 1 146 1 is_stmt 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 0
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 147:Core/Src/spi.c **** 
 148:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 486              		.loc 1 148 3 view .LVU174
 146:Core/Src/spi.c **** 
 487              		.loc 1 146 1 is_stmt 0 view .LVU175
 488 0000 08B5     		push	{r3, lr}
 489              	.LCFI11:
 490              		.cfi_def_cfa_offset 8
 491              		.cfi_offset 3, -8
 492              		.cfi_offset 14, -4
 493              		.loc 1 148 5 view .LVU176
 494 0002 144A     		ldr	r2, .L28
 495              		.loc 1 148 15 view .LVU177
 496 0004 0368     		ldr	r3, [r0]
 497              		.loc 1 148 5 view .LVU178
 498 0006 9342     		cmp	r3, r2
 499 0008 03D0     		beq	.L26
 149:Core/Src/spi.c ****   {
 150:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 151:Core/Src/spi.c **** 
 152:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 153:Core/Src/spi.c ****     /* Peripheral clock disable */
 154:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 155:Core/Src/spi.c **** 
 156:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 157:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 158:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 159:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 160:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 161:Core/Src/spi.c ****     */
 162:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 163:Core/Src/spi.c **** 
 164:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 165:Core/Src/spi.c **** 
 166:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 167:Core/Src/spi.c ****   }
 168:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 500              		.loc 1 168 8 is_stmt 1 view .LVU179
 501              		.loc 1 168 10 is_stmt 0 view .LVU180
 502 000a 134A     		ldr	r2, .L28+4
 503 000c 9342     		cmp	r3, r2
 504 000e 0DD0     		beq	.L27
 169:Core/Src/spi.c ****   {
 170:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 171:Core/Src/spi.c **** 
ARM GAS  /tmp/cctCtWPc.s 			page 15


 172:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 173:Core/Src/spi.c ****     /* Peripheral clock disable */
 174:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 175:Core/Src/spi.c **** 
 176:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 177:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
 178:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 179:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 180:Core/Src/spi.c ****     PA10     ------> SPI2_MISO
 181:Core/Src/spi.c ****     */
 182:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15);
 183:Core/Src/spi.c **** 
 184:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 185:Core/Src/spi.c **** 
 186:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 187:Core/Src/spi.c **** 
 188:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 189:Core/Src/spi.c ****   }
 190:Core/Src/spi.c **** }
 505              		.loc 1 190 1 view .LVU181
 506 0010 08BD     		pop	{r3, pc}
 507              	.L26:
 154:Core/Src/spi.c **** 
 508              		.loc 1 154 5 is_stmt 1 view .LVU182
 509 0012 02F56042 		add	r2, r2, #57344
 162:Core/Src/spi.c **** 
 510              		.loc 1 162 5 is_stmt 0 view .LVU183
 511 0016 F021     		movs	r1, #240
 154:Core/Src/spi.c **** 
 512              		.loc 1 154 5 view .LVU184
 513 0018 136E     		ldr	r3, [r2, #96]
 514 001a 23F48053 		bic	r3, r3, #4096
 515 001e 1366     		str	r3, [r2, #96]
 162:Core/Src/spi.c **** 
 516              		.loc 1 162 5 is_stmt 1 view .LVU185
 517 0020 4FF09040 		mov	r0, #1207959552
 518              	.LVL12:
 519              		.loc 1 190 1 is_stmt 0 view .LVU186
 520 0024 BDE80840 		pop	{r3, lr}
 521              	.LCFI12:
 522              		.cfi_remember_state
 523              		.cfi_restore 14
 524              		.cfi_restore 3
 525              		.cfi_def_cfa_offset 0
 162:Core/Src/spi.c **** 
 526              		.loc 1 162 5 view .LVU187
 527 0028 FFF7FEBF 		b	HAL_GPIO_DeInit
 528              	.LVL13:
 529              	.L27:
 530              	.LCFI13:
 531              		.cfi_restore_state
 174:Core/Src/spi.c **** 
 532              		.loc 1 174 5 is_stmt 1 view .LVU188
 533 002c 02F5EC32 		add	r2, r2, #120832
 182:Core/Src/spi.c **** 
 534              		.loc 1 182 5 is_stmt 0 view .LVU189
 535 0030 0A48     		ldr	r0, .L28+8
ARM GAS  /tmp/cctCtWPc.s 			page 16


 536              	.LVL14:
 174:Core/Src/spi.c **** 
 537              		.loc 1 174 5 view .LVU190
 538 0032 936D     		ldr	r3, [r2, #88]
 539 0034 23F48043 		bic	r3, r3, #16384
 540 0038 9365     		str	r3, [r2, #88]
 182:Core/Src/spi.c **** 
 541              		.loc 1 182 5 is_stmt 1 view .LVU191
 542 003a 4FF43041 		mov	r1, #45056
 543 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 544              	.LVL15:
 184:Core/Src/spi.c **** 
 545              		.loc 1 184 5 view .LVU192
 546              		.loc 1 190 1 is_stmt 0 view .LVU193
 547 0042 BDE80840 		pop	{r3, lr}
 548              	.LCFI14:
 549              		.cfi_restore 14
 550              		.cfi_restore 3
 551              		.cfi_def_cfa_offset 0
 184:Core/Src/spi.c **** 
 552              		.loc 1 184 5 view .LVU194
 553 0046 4FF48061 		mov	r1, #1024
 554 004a 4FF09040 		mov	r0, #1207959552
 555 004e FFF7FEBF 		b	HAL_GPIO_DeInit
 556              	.LVL16:
 557              	.L29:
 558 0052 00BF     		.align	2
 559              	.L28:
 560 0054 00300140 		.word	1073819648
 561 0058 00380040 		.word	1073756160
 562 005c 00040048 		.word	1207960576
 563              		.cfi_endproc
 564              	.LFE928:
 566              		.comm	hspi2,100,4
 567              		.comm	hspi1,100,4
 568              		.text
 569              	.Letext0:
 570              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 571              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 572              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 573              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 574              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 575              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 576              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 577              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 578              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 579              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 580              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 581              		.file 13 "Core/Inc/spi.h"
 582              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 583              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/cctCtWPc.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/cctCtWPc.s:18     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cctCtWPc.s:27     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cctCtWPc.s:114    .text.MX_SPI1_Init:0000000000000044 $d
                            *COM*:0000000000000064 hspi1
     /tmp/cctCtWPc.s:120    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cctCtWPc.s:128    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cctCtWPc.s:214    .text.MX_SPI2_Init:0000000000000044 $d
                            *COM*:0000000000000064 hspi2
     /tmp/cctCtWPc.s:220    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cctCtWPc.s:228    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cctCtWPc.s:463    .text.HAL_SPI_MspInit:00000000000000d4 $d
     /tmp/cctCtWPc.s:471    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cctCtWPc.s:479    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cctCtWPc.s:560    .text.HAL_SPI_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
