$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 1 % valid_in $end
  $var wire 32 & data_in [31:0] $end
  $var wire 1 ' valid_out $end
  $var wire 32 ( data_out [31:0] $end
 $upscope $end
 $scope module activation_func $end
  $var wire 2 / DEFAULT_ACT [1:0] $end
  $var wire 1 ) clk $end
  $var wire 1 * reset $end
  $var wire 1 + valid_in $end
  $var wire 32 , data_in [31:0] $end
  $var wire 1 - valid_out $end
  $var wire 32 . data_out [31:0] $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b00000000000000000000000000000000 &
0'
b00000000000000000000000000000000 (
1)
1*
0+
b00000000000000000000000000000000 ,
0-
b00000000000000000000000000000000 .
b01 /
#5000
0#
0)
#10000
1#
1)
#15001
0#
0)
#20001
1#
1)
#25001
0#
0)
#30001
1#
0$
1)
0*
#35001
0#
0)
#40001
1#
1%
b00000000000000000000000000101010 &
1)
1+
b00000000000000000000000000101010 ,
#45001
0#
0)
#50001
1#
1'
b00000000000000000000000000101010 (
1)
1-
b00000000000000000000000000101010 .
#55001
0#
0)
#60001
1#
1)
#60002
1$
0'
b00000000000000000000000000000000 (
1*
0-
b00000000000000000000000000000000 .
#65002
0#
0)
#70002
1#
1)
#75002
0#
0)
#80002
1#
0$
1)
0*
#85002
0#
0)
#90002
1#
b11111111111111111111111111110110 &
1'
b00000000000000000000000000101010 (
1)
b11111111111111111111111111110110 ,
1-
b00000000000000000000000000101010 .
#95002
0#
0)
#100002
1#
b00000000000000000000000000000000 (
1)
b00000000000000000000000000000000 .
#105002
0#
0)
#110002
1#
1)
#110003
1$
0'
1*
0-
#115003
0#
0)
#120003
1#
1)
#125003
0#
0)
#130003
1#
0$
1)
0*
#135003
0#
0)
#140003
1#
b00000000000000000000000000000000 &
1'
1)
b00000000000000000000000000000000 ,
1-
#145003
0#
0)
#150003
1#
1)
#155003
0#
0)
#160003
1#
1)
