// Seed: 2656852966
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4
);
  assign id_3 = 1;
  supply0 id_6, id_7;
  assign id_0 = -1;
  assign module_1.type_0 = 0;
  assign id_3 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    output logic id_2
);
  assign id_2 = 1;
  parameter id_4 = 1;
  assign id_2 = 1;
  wire id_5, id_6;
  id_7 :
  assert property (@(1 < id_0 !== 1'd0) -1'b0);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
  wire id_8, id_9;
  always assume ((id_6)) id_2 <= id_7;
  assign id_6 = id_8;
endmodule
