// Seed: 3057158866
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  reg   id_4 = id_2 - 1'b0;
  logic id_5;
  logic id_6;
  initial SystemTFIdentifier(id_0.id_2, 1);
  assign id_4 = 1;
  type_12 id_7 (
      .id_0(id_5),
      .id_1(id_5),
      .id_2(id_1),
      .id_3(id_5),
      .id_4(id_0),
      .id_5(id_1),
      .id_6(id_0),
      .id_7(id_2),
      .id_8(1 == 1)
  );
  always @(id_6 === 1 or negedge id_4) begin
    id_4 <= 1;
  end
endmodule
