###################################################################################################################### 
#                                                                                                                      #
#     #        #     #  #                 #      ####         ######      #     #######  #     #  #######  ######      #
#     #        ##    #  #                # #    #   ##        #     #    # #       #     ##   ##  #     #  #     #     #
#     #        # #   #  #               #   #   #  # #        #     #   #   #      #     # # # #  #     #  #     #     #
#     #        #  #  #  #              #     #  # #  #        ######   #     #     #     #  #  #  #     #  #     #     #
#     #        #   # #  #              #######  ##   #        #        #######     #     #     #  #     #  #     #     #
#     #        #    ##  #              #     #  #    #        #        #     #     #     #     #  #     #  #     #     #
#     #######  #     #  #######        #     #   ####         #        #     #     #     #     #  #######  ######      #
#                                                                                                                      #
 ###################################################################################################################### 

########################### MLC SBFT ###########################
### Fuses ###
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_GUEST_TIMER_DISABLE_FUSE 0 DATA XXTDI 0
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_HWP_REQUEST_XSAVE_DIS_CORE1_FUSE_CORE_FUSE_C 0 DATA XXTDI 1
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_TSE_DIS_FUSE 0 DATA XXTDI 1
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_TSE_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_ 0 DATA XXTDI 1
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_SERVER_PRF_INIT_CORE1_FUSE_CORE_FUSE_CORE_FU 0 DATA XXTDI 0 
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_WBNOINVD_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_ 0 DATA XXTDI 1
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_MKTME_EN_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 0
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_SE_DISABLE_FUSE 0 DATA XXTDI 0
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_SE_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_F 0 DATA XXTDI 0
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_UINT_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 0
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_LAM_DISABLE_FUSE 0 DATA XXTDI 1
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_LAM_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_ 0 DATA XXTDI 1
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_VENDOR_AUTHORIZED_BOOT_EN_CORE1_FUSE_CORE_FU 0 DATA XXTDI 0
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_TRUSTED_PATH_DIS_CORE1_FUSE_CORE_FUSE_CORE_F 0 DATA XXTDI 0
#+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_KEYLOCKER_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE 0 DATA XXTDI 0

+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL INT_CORE_FREQUENCY* 0 DATA XXTDO X REPEAT 11
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE_FREQUENCY* 0 DATA XXTDO X REPEAT 11
+ FN_MLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x041n04010R1A0l_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL FABRIC_FREQUENCE* 0 DATA XXTDO X REPEAT 8

### WS config ###
### Dynamic Wait ###

# Reduce Static WS before  125000/250000/500000
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 4
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 4

# Control matchloop timeout 
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_FAB_CTF_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_FAB_CTF_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0

# Control matchloop iteration size  5999/11999/23999
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL TIMEOUT_match_loop_core* -9 OPCODE_OPERAND RPT 2799
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_FAB_CTF_ALL TIMEOUT_match_loop_core* -9 OPCODE_OPERAND RPT 2799
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL TIMEOUT_match_loop_core* -9 OPCODE_OPERAND RPT 2799
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_FAB_CTF_ALL TIMEOUT_match_loop_core* -9 OPCODE_OPERAND RPT 2799

# Reduce redundent Static WS mid-loop  1500/3000/6000
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_MLC MAIN PLIST mlc_lfm_end_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_MLC MAIN PLIST mlc_lfm_end_sample_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1

### MISR CFG DATA MASKING ###
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_meu_root_Mclk_chain 946 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_ooo_vec_root_Mclk_chain 778 DATA XXTDI 1 REPEAT 63
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 830 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1310 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1370 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1190 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_meu_root_Mclk_chain 674 DATA XXTDI 1 REPEAT 63
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_pmhglb_root_Mclk_chain 506 DATA XXTDI 1 REPEAT 63
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1130 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_meu_root_Mclk_chain 826 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_ooo_vec_root_Mclk_chain 626 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_mlc_root_Mclk_chain 1664 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 950 DATA XXTDI 1 REPEAT 31

+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_meu_root_Mclk_chain 946 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_ooo_vec_root_Mclk_chain 778 DATA XXTDI 1 REPEAT 63
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 830 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1310 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1370 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1190 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_meu_root_Mclk_chain 674 DATA XXTDI 1 REPEAT 63
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_pmhglb_root_Mclk_chain 506 DATA XXTDI 1 REPEAT 63
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 1130 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_meu_root_Mclk_chain 826 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_ooo_vec_root_Mclk_chain 626 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_mlc_root_Mclk_chain 1664 DATA XXTDI 1 REPEAT 31
+ FN_MISR MAIN PLIST mlc_lfm_end_sample_list:CPU_TAP_ALL cfg_misr_par_exe_int_root_Mclk_chain 950 DATA XXTDI 1 REPEAT 31



########################### SLC SBFT ###########################
### Fuses ###
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CCF_PMC_FUSE_CCF_PMC_FUSE_CCF_PMC_DIS_NI 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL PUNIT_FUSES_PUNIT_FUSES_FW_FUSES_CCF_PMC_DIS_NI 0 DATA XXTDI 1

+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_GUEST_TIMER_DISABLE_FUSE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_HWP_REQUEST_XSAVE_DIS_CORE1_FUSE_CORE_FUSE_C 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_TSE_DIS_FUSE 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_TSE_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_ 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_SERVER_PRF_INIT_CORE1_FUSE_CORE_FUSE_CORE_FU 0 DATA XXTDI 0 
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_WBNOINVD_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_ 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_MKTME_EN_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_SE_DISABLE_FUSE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_SE_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_F 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_UINT_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_LAM_DISABLE_FUSE 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_LAM_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_ 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_VENDOR_AUTHORIZED_BOOT_EN_CORE1_FUSE_CORE_FU 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_TRUSTED_PATH_DIS_CORE1_FUSE_CORE_FUSE_CORE_F 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_KEYLOCKER_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE 0 DATA XXTDI 0
# DRAGON

+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CCF_PMC_FUSE_CCF_PMC_FUSE_CCF_PMC_DIS_NI 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL PUNIT_FUSES_PUNIT_FUSES_FW_FUSES_CCF_PMC_DIS_NI 0 DATA XXTDI 1

+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_GUEST_TIMER_DISABLE_FUSE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_HWP_REQUEST_XSAVE_DIS_CORE1_FUSE_CORE_FUSE_C 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_TSE_DIS_FUSE 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_TSE_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_ 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_SERVER_PRF_INIT_CORE1_FUSE_CORE_FUSE_CORE_FU 0 DATA XXTDI 0 
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_WBNOINVD_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_ 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_MKTME_EN_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_SE_DISABLE_FUSE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_SE_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_F 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_UINT_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CPU0_FUSE_FZ_COREXX_FB_LAM_DISABLE_FUSE 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_LAM_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE_ 0 DATA XXTDI 1
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_VENDOR_AUTHORIZED_BOOT_EN_CORE1_FUSE_CORE_FU 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_TRUSTED_PATH_DIS_CORE1_FUSE_CORE_FUSE_CORE_F 0 DATA XXTDI 0
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_KEYLOCKER_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE 0 DATA XXTDI 0

# Add delay in preamble
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 1000000
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 1000000 

# DRAGON
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 1000000
+ FN_SLC MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081x04010s0i0v_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 1000000 

### WS config ###
### Dynamic Wait ###
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_TAP_ALL WaitBeforeMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL WaitBeforeMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_TAP_ALL WaitBeforeMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL WaitBeforeMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1

+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
#
#+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 4 OPCODE_OPERAND RPT 2999
#+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 4 OPCODE_OPERAND RPT 2999
#+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 4 OPCODE_OPERAND RPT 2999
#+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 4 OPCODE_OPERAND RPT 2999
### missing hfm
#
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_00 X
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_01 X
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_02 X
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_03 X
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_00 X
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_01 X
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_02 X
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL postloop_ubp_action* 0 DATA XXGTIO_DATA_03 X
#
#+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_TAP_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0
#+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_FAB_CTF_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0
#+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_TAP_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0
#+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_FAB_CTF_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 1000,R0
#
+ FN_SLC MAIN PLIST slc_sbft_full_list:CPU_TAP_ALL DR_ACTIONS_CONFIG_RESTART_TOGGLE_5 -1 DATA XXTDI 0 0
+ FN_SLC MAIN PLIST slc_dragon_full_list:CPU_TAP_ALL DR_ACTIONS_CONFIG_RESTART_TOGGLE_5 -1 DATA XXTDI 0 0

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL LABEL_TEMPLATE_1_GLUE_REFCLKTOP_LINKIR1 -26 OPCODE_OPERAND RPT 80000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL HVM_CLK_MODE -5 OPCODE_OPERAND RPT 80000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL EndDr_PAR_SA_PMA1_CORE1_COREPMA_COREPMA_PMSB_GPSB_REGACCESS_37 5 OPCODE_OPERAND RPT 80000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_Core_Reset_Done 3 OPCODE_OPERAND RPT 80000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 4000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 4000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 1 OPCODE_OPERAND RPT 4000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 1 OPCODE_OPERAND RPT 4000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 2 OPCODE_OPERAND RPT 4000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 2 OPCODE_OPERAND RPT 4000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 3 OPCODE_OPERAND RPT 4000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 3 OPCODE_OPERAND RPT 4000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 0 OPCODE_OPERAND RPT 1000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 0 OPCODE_OPERAND RPT 1000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 1 OPCODE_OPERAND RPT 1000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 1 OPCODE_OPERAND RPT 1000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 2 OPCODE_OPERAND RPT 1000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 2 OPCODE_OPERAND RPT 1000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 3 OPCODE_OPERAND RPT 1000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 3 OPCODE_OPERAND RPT 1000

+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_END_OF_MACRO_trap_event_inhibit 0 OPCODE_OPERAND RPT 1000
+ FN_SLC MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010s0i0v0P_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_END_OF_MACRO_trap_event_inhibit 0 OPCODE_OPERAND RPT 1000


########################### FC SBFT ###########################
### Fuses ###
+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_FMA5_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 1
#+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130411616a18axgh1904x082n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_FMA5_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 1
#+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C1A0412424a18axgh1804x084n04010U1D0w_Mfun_LA2P_HDMT2_hvm_ntix4__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_FMA5_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE_CORE 0 DATA XXTDI 1

+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_KEYLOCKER_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE 0 DATA XXTDI 0
#+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130411616a18axgh1904x082n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_KEYLOCKER_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE 0 DATA XXTDI 0
#+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C1A0412424a18axgh1804x084n04010U1D0w_Mfun_LA2P_HDMT2_hvm_ntix4__0:CPU_TAP_ALL CORE0_FUSE_CORE_FUSE_CORE_FUSE_CORE_FUSE_MISC_KEYLOCKER_DIS_CORE1_FUSE_CORE_FUSE_CORE_FUSE 0 DATA XXTDI 0

+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL patmod_keep_pcode_alive_Config_Pcode_Run_For_Hvm_Reset__patmod_in__keep_pcode_alive_KEEP_PCODE_ALIVE 0 DATA XXTDI 0

# Add delay in preamble
+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 500000
+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 500000 

#+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130411616a18axgh1904x082n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 1000000
#+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130411616a18axgh1904x082n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 2000000 

+ FN_FCS MAIN PAT LNL_pre_L9999991_A_C130410505a18axgh1904x081n04010U1D0w_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL CORE_FREQUENCY* 0 DATA XXTDO X REPEAT 11

#
#
#### WS config ###
#### Dynamic Wait ###
#
#+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL WaitBeforeMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
#+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_FAB_CTF_ALL WaitBeforeMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
#
#+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 100000,R0
#+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_FAB_CTF_ALL SKIP_LOOP_match_loop_core* 2 OPCODE_OPERAND MOV 100000,R0
#
#+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
#+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 0 OPCODE_OPERAND RPT 1
#
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL WaitAfterMatchTapVectorLabel* 4 OPCODE_OPERAND RPT 2999
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_FAB_CTF_ALL WaitAfterMatchTapVectorLabel* 4 OPCODE_OPERAND RPT 2999
#
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL Wait4HaltDetectFC_2 0 OPCODE_OPERAND RPT 1
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_FAB_CTF_ALL Wait4HaltDetectFC_2 0 OPCODE_OPERAND RPT 1
##
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL Wait4HaltDetectFC_2 2 OPCODE_OPERAND RPT 1
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_FAB_CTF_ALL Wait4HaltDetectFC_2 2 OPCODE_OPERAND RPT 3
##
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL Wait4HaltDetectFC_2 4 OPCODE_OPERAND RPT 1
##
##+ FN_FCS MAIN PLIST fullchip_dragon_full_list:CPU_TAP_ALL Wait4HaltDetectFC_2 6 OPCODE_OPERAND RPT 1
#
#
#### WS OPT - by Sapir ###
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL 1443 INTEGER RPT 1000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL 529 INTEGER RPT 1000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL 110690 INTEGER RPT 100
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_Core_Reset_Done 5 OPCODE_OPERAND RPT 100
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 4000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 0 OPCODE_OPERAND RPT 4000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 2 OPCODE_OPERAND RPT 4000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 2 OPCODE_OPERAND RPT 4000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 4 OPCODE_OPERAND RPT 4000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 4 OPCODE_OPERAND RPT 4000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 6 OPCODE_OPERAND RPT 4000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_core_RCSM_reset_deassert_bp 6 OPCODE_OPERAND RPT 4000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 0 OPCODE_OPERAND RPT 1000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 0 OPCODE_OPERAND RPT 1000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 2 OPCODE_OPERAND RPT 1000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 2 OPCODE_OPERAND RPT 1000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 4 OPCODE_OPERAND RPT 1000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 4 OPCODE_OPERAND RPT 1000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_rcsm_done_core 6 OPCODE_OPERAND RPT 1000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_rcsm_done_core 6 OPCODE_OPERAND RPT 1000
#
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_TAP_ALL TTR_DBG_LABEL_wait_END_OF_MACRO_trap_event_inhibit 0 OPCODE_OPERAND RPT 1000
#+ FN_FCS MAIN PAT LNL_mid_L9999992_A_C130410505a18axgh1904x081n04010U1D0w0N_Mfun_LA2P_HDMT2_hvm__0:CPU_FAB_CTF_ALL TTR_DBG_LABEL_wait_END_OF_MACRO_trap_event_inhibit 0 OPCODE_OPERAND RPT 1000