INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tjwin/Desktop/lab_2_1/lab_2_1.srcs/sources_1/new/mmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tjwin/Desktop/lab_2_1/lab_2_1.srcs/sim_1/imports/Downloads/mmult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmult_tb
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_4F_7E_57_0F_14_7B_21_4C_54' [C:/Users/tjwin/Desktop/lab_2_1/lab_2_1.srcs/sim_1/imports/Downloads/mmult_tb.v:75]
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_17_28_3A_40_2F_33_6C_22_77' [C:/Users/tjwin/Desktop/lab_2_1/lab_2_1.srcs/sim_1/imports/Downloads/mmult_tb.v:76]
