Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 14:31:09 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Upcounter_timing_summary_routed.rpt -pb Upcounter_timing_summary_routed.pb -rpx Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Upcounter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tempcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.992ns  (logic 3.309ns (66.302%)  route 1.682ns (33.698%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[3]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tempcounter_reg[3]/Q
                         net (fo=2, routed)           1.682     2.160    Counterout_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.831     4.992 r  Counterout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.992    Counterout[3]
    V11                                                               r  Counterout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 3.262ns (65.918%)  route 1.687ns (34.082%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tempcounter_reg[1]/Q
                         net (fo=4, routed)           1.687     2.165    Counterout_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         2.784     4.949 r  Counterout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.949    Counterout[1]
    V6                                                                r  Counterout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.869ns  (logic 3.171ns (65.119%)  route 1.698ns (34.881%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[2]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tempcounter_reg[2]/Q
                         net (fo=3, routed)           1.698     2.216    Counterout_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         2.653     4.869 r  Counterout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.869    Counterout[2]
    V10                                                               r  Counterout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.832ns  (logic 3.137ns (64.906%)  route 1.696ns (35.094%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tempcounter_reg[0]/Q
                         net (fo=5, routed)           1.696     2.214    Counterout_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         2.619     4.832 r  Counterout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.832    Counterout[0]
    W6                                                                r  Counterout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.676ns  (logic 0.795ns (47.448%)  route 0.881ns (52.552%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tempcounter_reg[1]/Q
                         net (fo=4, routed)           0.881     1.359    Counterout_OBUF[1]
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.317     1.676 r  tempcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.676    plusOp[1]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.807ns (53.911%)  route 0.690ns (46.089%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[3]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tempcounter_reg[3]/Q
                         net (fo=2, routed)           0.690     1.168    Counterout_OBUF[3]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.329     1.497 r  tempcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.497    plusOp[3]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.307ns  (logic 0.642ns (49.111%)  route 0.665ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[2]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tempcounter_reg[2]/Q
                         net (fo=3, routed)           0.665     1.183    Counterout_OBUF[2]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.124     1.307 r  tempcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.307    plusOp[2]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.186ns  (logic 0.642ns (54.113%)  route 0.544ns (45.887%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  tempcounter_reg[0]/Q
                         net (fo=5, routed)           0.544     1.062    Counterout_OBUF[0]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.124     1.186 r  tempcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.186    plusOp[0]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tempcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tempcounter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    Counterout_OBUF[0]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  tempcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    plusOp[1]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tempcounter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    Counterout_OBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  tempcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    plusOp[3]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  tempcounter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    Counterout_OBUF[0]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  tempcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    plusOp[0]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tempcounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tempcounter_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    Counterout_OBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  tempcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    plusOp[2]
    SLICE_X0Y7           FDRE                                         r  tempcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.299ns (78.078%)  route 0.365ns (21.922%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[0]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tempcounter_reg[0]/Q
                         net (fo=5, routed)           0.365     0.529    Counterout_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         1.135     1.664 r  Counterout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.664    Counterout[0]
    W6                                                                r  Counterout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.331ns (79.526%)  route 0.343ns (20.474%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[1]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tempcounter_reg[1]/Q
                         net (fo=4, routed)           0.343     0.491    Counterout_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         1.183     1.674 r  Counterout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.674    Counterout[1]
    V6                                                                r  Counterout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.333ns (78.586%)  route 0.363ns (21.414%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[2]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tempcounter_reg[2]/Q
                         net (fo=3, routed)           0.363     0.527    Counterout_OBUF[2]
    V10                  OBUF (Prop_obuf_I_O)         1.169     1.696 r  Counterout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.696    Counterout[2]
    V10                                                               r  Counterout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tempcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Counterout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.373ns (79.778%)  route 0.348ns (20.222%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tempcounter_reg[3]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tempcounter_reg[3]/Q
                         net (fo=2, routed)           0.348     0.496    Counterout_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.225     1.721 r  Counterout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.721    Counterout[3]
    V11                                                               r  Counterout[3] (OUT)
  -------------------------------------------------------------------    -------------------





