(lp0
<<<<<<< HEAD
VC:\u005cPowerSynth_git\u005cResponse_Surface\u005cPowerCAD-full\u005cProjects
p1
aVC:\u005cPowerSynth\u005cSample Projects\u005cR&D100 Power Module Project\u005clayout.psc
=======
VC:\u005cUsers\u005cqmle\u005cDesktop\u005cTesting\u005cMATLAB_ENGINE
p1
aVC:\u005cPowerSynth\u005cSample Projects\u005cTEST_THERMAL1\u005clayout.psc
>>>>>>> 86bf02360cb06ce475f7bfd0fbea8bc2a9b0d36d
p2
a.