module ringcnt_tb;
  reg clk ,rst;

  wire [3:0] q;
  
  ringcnt dut(clk , rst,q);
  
  always #2 clk = ~clk ;
  initial clk =0;
  
  initial begin
    $dumpfile("ringcnt.vcd");
    $dumpvars(0 , ringcnt_tb);
    rst =1;
    #3;
    rst =0;
    $finish;
  end
endmodule
    
