{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane/runs/RUN_2026-02-24_20-21-54/tmp/da656dee734e4a92a77c65b1ff9825c0.lib -liberty /home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane/runs/RUN_2026-02-24_20-21-54/tmp/edf905bfa54d41aa906eb2658b491181.lib ",
   "modules": {
      "\\chip_top": {
         "num_wires":         19369,
         "num_wire_bits":     19385,
         "num_pub_wires":     289,
         "num_pub_wire_bits": 305,
         "num_ports":         4,
         "num_port_bits":     20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         19379,
         "num_submodules":       0,
         "area":              485341.326000,
         "sequential_area":    13520.908800,
         "num_cells_by_type": {
            "sg13g2_IOPadIOVdd": 1,
            "sg13g2_IOPadIOVss": 1,
            "sg13g2_IOPadIn": 6,
            "sg13g2_IOPadOut30mA": 10,
            "sg13g2_IOPadVdd": 1,
            "sg13g2_IOPadVss": 1,
            "sg13g2_a21o_1": 245,
            "sg13g2_a21oi_1": 2659,
            "sg13g2_a221oi_1": 1059,
            "sg13g2_a22oi_1": 962,
            "sg13g2_and2_1": 223,
            "sg13g2_and3_1": 60,
            "sg13g2_and4_1": 12,
            "sg13g2_dfrbpq_1": 276,
            "sg13g2_inv_1": 635,
            "sg13g2_mux2_1": 9,
            "sg13g2_mux4_1": 3,
            "sg13g2_nand2_1": 2534,
            "sg13g2_nand2b_1": 293,
            "sg13g2_nand3_1": 1163,
            "sg13g2_nand3b_1": 88,
            "sg13g2_nand4_1": 268,
            "sg13g2_nor2_1": 2421,
            "sg13g2_nor2b_1": 178,
            "sg13g2_nor3_1": 782,
            "sg13g2_nor4_1": 214,
            "sg13g2_o21ai_1": 2924,
            "sg13g2_or2_1": 118,
            "sg13g2_or3_1": 65,
            "sg13g2_or4_1": 18,
            "sg13g2_tielo": 7,
            "sg13g2_xnor2_1": 1581,
            "sg13g2_xor2_1": 562
         }
      }
   },
      "design": {
         "num_wires":         19369,
         "num_wire_bits":     19385,
         "num_pub_wires":     289,
         "num_pub_wire_bits": 305,
         "num_ports":         4,
         "num_port_bits":     20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         19379,
         "num_submodules":       0,
         "area":              485341.326000,
         "sequential_area":    13520.908800,
         "num_cells_by_type": {
            "sg13g2_IOPadIOVdd": 1,
            "sg13g2_IOPadIOVss": 1,
            "sg13g2_IOPadIn": 6,
            "sg13g2_IOPadOut30mA": 10,
            "sg13g2_IOPadVdd": 1,
            "sg13g2_IOPadVss": 1,
            "sg13g2_a21o_1": 245,
            "sg13g2_a21oi_1": 2659,
            "sg13g2_a221oi_1": 1059,
            "sg13g2_a22oi_1": 962,
            "sg13g2_and2_1": 223,
            "sg13g2_and3_1": 60,
            "sg13g2_and4_1": 12,
            "sg13g2_dfrbpq_1": 276,
            "sg13g2_inv_1": 635,
            "sg13g2_mux2_1": 9,
            "sg13g2_mux4_1": 3,
            "sg13g2_nand2_1": 2534,
            "sg13g2_nand2b_1": 293,
            "sg13g2_nand3_1": 1163,
            "sg13g2_nand3b_1": 88,
            "sg13g2_nand4_1": 268,
            "sg13g2_nor2_1": 2421,
            "sg13g2_nor2b_1": 178,
            "sg13g2_nor3_1": 782,
            "sg13g2_nor4_1": 214,
            "sg13g2_o21ai_1": 2924,
            "sg13g2_or2_1": 118,
            "sg13g2_or3_1": 65,
            "sg13g2_or4_1": 18,
            "sg13g2_tielo": 7,
            "sg13g2_xnor2_1": 1581,
            "sg13g2_xor2_1": 562
         }
      }
}

