%TF.GenerationSoftware,KiCad,Pcbnew,8.0.4*%
%TF.CreationDate,2024-12-11T23:07:31+07:00*%
%TF.ProjectId,G474-dev-board,47343734-2d64-4657-962d-626f6172642e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 8.0.4) date 2024-12-11 23:07:31*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10RoundRect,0.250000X0.300000X-0.300000X0.300000X0.300000X-0.300000X0.300000X-0.300000X-0.300000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.250000X-0.600000X0.600000X-0.600000X-0.600000X0.600000X-0.600000X0.600000X0.600000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13RoundRect,0.225000X0.375000X-0.225000X0.375000X0.225000X-0.375000X0.225000X-0.375000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,1.000000X1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,1.400000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.075000X0.075000X-0.700000X0.075000X0.700000X-0.075000X0.700000X-0.075000X-0.700000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.075000X0.700000X-0.075000X0.700000X0.075000X-0.700000X0.075000X-0.700000X-0.075000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18C,2.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19RoundRect,0.200000X0.200000X0.275000X-0.200000X0.275000X-0.200000X-0.275000X0.200000X-0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20RoundRect,0.200000X-0.200000X-0.275000X0.200000X-0.275000X0.200000X0.275000X-0.200000X0.275000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RoundRect,0.200000X0.275000X-0.200000X0.275000X0.200000X-0.275000X0.200000X-0.275000X-0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22RoundRect,0.250000X0.275000X0.350000X-0.275000X0.350000X-0.275000X-0.350000X0.275000X-0.350000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25R,2.400000X0.740000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26RoundRect,0.225000X-0.225000X-0.250000X0.225000X-0.250000X0.225000X0.250000X-0.225000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.250000X-0.250000X-0.475000X0.250000X-0.475000X0.250000X0.475000X-0.250000X0.475000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.225000X0.225000X0.250000X-0.225000X0.250000X-0.225000X-0.250000X0.225000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29RoundRect,0.225000X-0.250000X0.225000X-0.250000X-0.225000X0.250000X-0.225000X0.250000X0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30RoundRect,0.225000X0.250000X-0.225000X0.250000X0.225000X-0.250000X0.225000X-0.250000X-0.225000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31RoundRect,0.250000X0.250000X0.475000X-0.250000X0.475000X-0.250000X-0.475000X0.250000X-0.475000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32RoundRect,0.150000X0.512500X0.150000X-0.512500X0.150000X-0.512500X-0.150000X0.512500X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.200000X-0.275000X0.200000X-0.275000X-0.200000X0.275000X-0.200000X0.275000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34RoundRect,0.150000X0.587500X0.150000X-0.587500X0.150000X-0.587500X-0.150000X0.587500X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35RoundRect,0.250000X-0.475000X0.250000X-0.475000X-0.250000X0.475000X-0.250000X0.475000X0.250000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD36R,3.000000X3.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD37C,3.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38RoundRect,0.375000X0.625000X0.375000X-0.625000X0.375000X-0.625000X-0.375000X0.625000X-0.375000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RoundRect,0.500000X0.500000X1.400000X-0.500000X1.400000X-0.500000X-1.400000X0.500000X-1.400000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40RoundRect,0.250000X0.475000X-0.250000X0.475000X0.250000X-0.475000X0.250000X-0.475000X-0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41R,0.600000X1.240000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD42R,0.300000X1.240000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD43O,1.000000X2.100000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD44O,1.000000X1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD45RoundRect,0.243750X0.456250X-0.243750X0.456250X0.243750X-0.456250X0.243750X-0.456250X-0.243750X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD46RoundRect,0.150000X-0.150000X0.587500X-0.150000X-0.587500X0.150000X-0.587500X0.150000X0.587500X0*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD47C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD48C,0.400000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD49C,0.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD50C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD51C,1.000000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,D2,1,K*%
%TO.N,Net-(D2-K)*%
X135102600Y-90261000D03*
%TO.P,D2,2,A*%
%TO.N,GND*%
X135102600Y-87461000D03*
%TD*%
%TO.P,D1,1,K*%
%TO.N,/MCU/NRST*%
X151460200Y-90261000D03*
%TO.P,D1,2,A*%
%TO.N,GND*%
X151460200Y-87461000D03*
%TD*%
D11*
%TO.P,J17,10,Pin_10*%
%TO.N,unconnected-(J17-Pin_10-Pad10)*%
X114503200Y-64770000D03*
%TO.P,J17,9,Pin_9*%
%TO.N,unconnected-(J17-Pin_9-Pad9)*%
X114503200Y-62230000D03*
%TO.P,J17,8,Pin_8*%
%TO.N,unconnected-(J17-Pin_8-Pad8)*%
X117043200Y-64770000D03*
%TO.P,J17,7,Pin_7*%
%TO.N,unconnected-(J17-Pin_7-Pad7)*%
X117043200Y-62230000D03*
%TO.P,J17,6,Pin_6*%
%TO.N,unconnected-(J17-Pin_6-Pad6)*%
X119583200Y-64770000D03*
%TO.P,J17,5,Pin_5*%
%TO.N,unconnected-(J17-Pin_5-Pad5)*%
X119583200Y-62230000D03*
%TO.P,J17,4,Pin_4*%
%TO.N,unconnected-(J17-Pin_4-Pad4)*%
X122123200Y-64770000D03*
%TO.P,J17,3,Pin_3*%
%TO.N,unconnected-(J17-Pin_3-Pad3)*%
X122123200Y-62230000D03*
%TO.P,J17,2,Pin_2*%
%TO.N,unconnected-(J17-Pin_2-Pad2)*%
X124663200Y-64770000D03*
D12*
%TO.P,J17,1,Pin_1*%
%TO.N,unconnected-(J17-Pin_1-Pad1)*%
X124663200Y-62230000D03*
%TD*%
D13*
%TO.P,D6,1,K*%
%TO.N,+5V*%
X104444800Y-74370200D03*
%TO.P,D6,2,A*%
%TO.N,Net-(D6-A)*%
X104444800Y-71070200D03*
%TD*%
D14*
%TO.P,Y2,1,1*%
%TO.N,/MCU/OSC32_OUT*%
X127157800Y-131114800D03*
%TO.P,Y2,2,2*%
%TO.N,/MCU/OSC32_IN*%
X124657800Y-131114800D03*
%TD*%
D15*
%TO.P,Y1,1,1*%
%TO.N,/MCU/OSC_OUT*%
X133614400Y-130366400D03*
%TO.P,Y1,2,2*%
%TO.N,GND*%
X131414400Y-130366400D03*
%TO.P,Y1,3,3*%
%TO.N,/MCU/OSC_IN*%
X131414400Y-132066400D03*
%TO.P,Y1,4,4*%
%TO.N,GND*%
X133614400Y-132066400D03*
%TD*%
D16*
%TO.P,U1,1,VBAT*%
%TO.N,/MCU/VBAT*%
X130514400Y-123023000D03*
%TO.P,U1,2,PC13*%
%TO.N,/MCU/PC13*%
X131014400Y-123023000D03*
%TO.P,U1,3,PC14*%
%TO.N,/MCU/OSC32_IN*%
X131514400Y-123023000D03*
%TO.P,U1,4,PC15*%
%TO.N,/MCU/OSC32_OUT*%
X132014400Y-123023000D03*
%TO.P,U1,5,PF0*%
%TO.N,/MCU/OSC_IN*%
X132514400Y-123023000D03*
%TO.P,U1,6,PF1*%
%TO.N,/MCU/OSC_OUT*%
X133014400Y-123023000D03*
%TO.P,U1,7,PG10*%
%TO.N,/MCU/NRST*%
X133514400Y-123023000D03*
%TO.P,U1,8,PC0*%
%TO.N,/MCU/PC0*%
X134014400Y-123023000D03*
%TO.P,U1,9,PC1*%
%TO.N,/MCU/PC1*%
X134514400Y-123023000D03*
%TO.P,U1,10,PC2*%
%TO.N,/MCU/PC2*%
X135014400Y-123023000D03*
%TO.P,U1,11,PC3*%
%TO.N,/MCU/PC3*%
X135514400Y-123023000D03*
%TO.P,U1,12,PA0*%
%TO.N,/MCU/PA0*%
X136014400Y-123023000D03*
%TO.P,U1,13,PA1*%
%TO.N,/MCU/PA1*%
X136514400Y-123023000D03*
%TO.P,U1,14,PA2*%
%TO.N,/MCU/PA2*%
X137014400Y-123023000D03*
%TO.P,U1,15,VSS*%
%TO.N,GND*%
X137514400Y-123023000D03*
%TO.P,U1,16,VDD*%
%TO.N,+3V3*%
X138014400Y-123023000D03*
D17*
%TO.P,U1,17,PA3*%
%TO.N,/MCU/PA3*%
X139939400Y-121098000D03*
%TO.P,U1,18,PA4*%
%TO.N,/MCU/PA4*%
X139939400Y-120598000D03*
%TO.P,U1,19,PA5*%
%TO.N,/MCU/PA5*%
X139939400Y-120098000D03*
%TO.P,U1,20,PA6*%
%TO.N,/MCU/PA6*%
X139939400Y-119598000D03*
%TO.P,U1,21,PA7*%
%TO.N,/MCU/PA7*%
X139939400Y-119098000D03*
%TO.P,U1,22,PC4*%
%TO.N,/MCU/PC4*%
X139939400Y-118598000D03*
%TO.P,U1,23,PC5*%
%TO.N,/MCU/PC5*%
X139939400Y-118098000D03*
%TO.P,U1,24,PB0*%
%TO.N,/MCU/PB0*%
X139939400Y-117598000D03*
%TO.P,U1,25,PB1*%
%TO.N,/MCU/PB1*%
X139939400Y-117098000D03*
%TO.P,U1,26,PB2*%
%TO.N,/MCU/PB2*%
X139939400Y-116598000D03*
%TO.P,U1,27,VSSA*%
%TO.N,GND*%
X139939400Y-116098000D03*
%TO.P,U1,28,VREF+*%
%TO.N,+VDDREF*%
X139939400Y-115598000D03*
%TO.P,U1,29,VDDA*%
%TO.N,+VDDA*%
X139939400Y-115098000D03*
%TO.P,U1,30,PB10*%
%TO.N,/MCU/PB10*%
X139939400Y-114598000D03*
%TO.P,U1,31,VSS*%
%TO.N,GND*%
X139939400Y-114098000D03*
%TO.P,U1,32,VDD*%
%TO.N,+3V3*%
X139939400Y-113598000D03*
D16*
%TO.P,U1,33,PB11*%
%TO.N,/MCU/PB11*%
X138014400Y-111673000D03*
%TO.P,U1,34,PB12*%
%TO.N,/MCU/PB12*%
X137514400Y-111673000D03*
%TO.P,U1,35,PB13*%
%TO.N,/MCU/PB13*%
X137014400Y-111673000D03*
%TO.P,U1,36,PB14*%
%TO.N,/MCU/PB14*%
X136514400Y-111673000D03*
%TO.P,U1,37,PB15*%
%TO.N,/MCU/PB15*%
X136014400Y-111673000D03*
%TO.P,U1,38,PC6*%
%TO.N,/MCU/PC6*%
X135514400Y-111673000D03*
%TO.P,U1,39,PC7*%
%TO.N,/MCU/PC7*%
X135014400Y-111673000D03*
%TO.P,U1,40,PC8*%
%TO.N,/MCU/PC8*%
X134514400Y-111673000D03*
%TO.P,U1,41,PC9*%
%TO.N,/MCU/PC9*%
X134014400Y-111673000D03*
%TO.P,U1,42,PA8*%
%TO.N,/MCU/PA8*%
X133514400Y-111673000D03*
%TO.P,U1,43,PA9*%
%TO.N,/MCU/PA9*%
X133014400Y-111673000D03*
%TO.P,U1,44,PA10*%
%TO.N,/MCU/PA10*%
X132514400Y-111673000D03*
%TO.P,U1,45,PA11*%
%TO.N,/MCU/PA11*%
X132014400Y-111673000D03*
%TO.P,U1,46,PA12*%
%TO.N,/MCU/PA12*%
X131514400Y-111673000D03*
%TO.P,U1,47,VSS*%
%TO.N,GND*%
X131014400Y-111673000D03*
%TO.P,U1,48,VDD*%
%TO.N,+3V3*%
X130514400Y-111673000D03*
D17*
%TO.P,U1,49,PA13*%
%TO.N,/MCU/PA13*%
X128589400Y-113598000D03*
%TO.P,U1,50,PA14*%
%TO.N,/MCU/PA14*%
X128589400Y-114098000D03*
%TO.P,U1,51,PA15*%
%TO.N,/MCU/PA15*%
X128589400Y-114598000D03*
%TO.P,U1,52,PC10*%
%TO.N,/MCU/PC10*%
X128589400Y-115098000D03*
%TO.P,U1,53,PC11*%
%TO.N,/MCU/PC11*%
X128589400Y-115598000D03*
%TO.P,U1,54,PC12*%
%TO.N,/MCU/PC12*%
X128589400Y-116098000D03*
%TO.P,U1,55,PD2*%
%TO.N,/MCU/PD2*%
X128589400Y-116598000D03*
%TO.P,U1,56,PB3*%
%TO.N,/MCU/PB3*%
X128589400Y-117098000D03*
%TO.P,U1,57,PB4*%
%TO.N,/MCU/PB4*%
X128589400Y-117598000D03*
%TO.P,U1,58,PB5*%
%TO.N,/MCU/PB5*%
X128589400Y-118098000D03*
%TO.P,U1,59,PB6*%
%TO.N,/MCU/PB6*%
X128589400Y-118598000D03*
%TO.P,U1,60,PB7*%
%TO.N,/MCU/PB7*%
X128589400Y-119098000D03*
%TO.P,U1,61,PB8*%
%TO.N,/MCU/PB8*%
X128589400Y-119598000D03*
%TO.P,U1,62,PB9*%
%TO.N,/MCU/PB9*%
X128589400Y-120098000D03*
%TO.P,U1,63,VSS*%
%TO.N,GND*%
X128589400Y-120598000D03*
%TO.P,U1,64,VDD*%
%TO.N,+3V3*%
X128589400Y-121098000D03*
%TD*%
D18*
%TO.P,SW2,2,2*%
%TO.N,+3V3*%
X125553400Y-85761000D03*
X132053400Y-85761000D03*
%TO.P,SW2,1,1*%
%TO.N,Net-(D2-K)*%
X125553400Y-90261000D03*
X132053400Y-90261000D03*
%TD*%
%TO.P,SW1,1,1*%
%TO.N,/MCU/NRST*%
X148512600Y-90261000D03*
X142012600Y-90261000D03*
%TO.P,SW1,2,2*%
%TO.N,GND*%
X148512600Y-85761000D03*
X142012600Y-85761000D03*
%TD*%
D19*
%TO.P,R6,1*%
%TO.N,Net-(D2-K)*%
X129704600Y-92557600D03*
%TO.P,R6,2*%
%TO.N,GND*%
X128054600Y-92557600D03*
%TD*%
D20*
%TO.P,R5,1*%
%TO.N,/MCU/BTN_USER*%
X104889800Y-84196400D03*
%TO.P,R5,2*%
%TO.N,Net-(D2-K)*%
X106539800Y-84196400D03*
%TD*%
D21*
%TO.P,R4,1*%
%TO.N,/MCU/BOOT*%
X120548400Y-114401600D03*
%TO.P,R4,2*%
%TO.N,GND*%
X120548400Y-112751600D03*
%TD*%
D22*
%TO.P,L2,1*%
%TO.N,+3V3*%
X145683000Y-116662200D03*
%TO.P,L2,2*%
%TO.N,+VDDA*%
X143383000Y-116662200D03*
%TD*%
%TO.P,L1,1*%
%TO.N,Net-(J16-Pin_2)*%
X145683000Y-119862600D03*
%TO.P,L1,2*%
%TO.N,+VDDREF*%
X143383000Y-119862600D03*
%TD*%
D23*
%TO.P,J16,1,Pin_1*%
%TO.N,+VREF*%
X141909800Y-99974400D03*
D24*
%TO.P,J16,2,Pin_2*%
%TO.N,Net-(J16-Pin_2)*%
X144449800Y-99974400D03*
%TO.P,J16,3,Pin_3*%
%TO.N,+3V3*%
X146989800Y-99974400D03*
%TD*%
D23*
%TO.P,J8,1,Pin_1*%
%TO.N,unconnected-(J8-Pin_1-Pad1)*%
X113003800Y-90388600D03*
D24*
%TO.P,J8,2,Pin_2*%
%TO.N,unconnected-(J8-Pin_2-Pad2)*%
X113003800Y-92928600D03*
%TD*%
D25*
%TO.P,J2,1,Pin_1*%
%TO.N,Net-(D6-A)*%
X110521200Y-71120000D03*
%TO.P,J2,2,Pin_2*%
%TO.N,GND*%
X114421200Y-71120000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,+3V3*%
X110521200Y-72390000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/MCU/SWDIO*%
X114421200Y-72390000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,GND*%
X110521200Y-73660000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,/MCU/SWCLK*%
X114421200Y-73660000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,GND*%
X110521200Y-74930000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,unconnected-(J2-Pin_8-Pad8)*%
X114421200Y-74930000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,unconnected-(J2-Pin_9-Pad9)*%
X110521200Y-76200000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,unconnected-(J2-Pin_10-Pad10)*%
X114421200Y-76200000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,unconnected-(J2-Pin_11-Pad11)*%
X110521200Y-77470000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,/MCU/NRST*%
X114421200Y-77470000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,unconnected-(J2-Pin_13-Pad13)*%
X110521200Y-78740000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,unconnected-(J2-Pin_14-Pad14)*%
X114421200Y-78740000D03*
%TD*%
D23*
%TO.P,J1,1,Pin_1*%
%TO.N,/MCU/PB8*%
X120472200Y-119532400D03*
D24*
%TO.P,J1,2,Pin_2*%
%TO.N,/MCU/BOOT*%
X120472200Y-116992400D03*
%TD*%
D26*
%TO.P,C21,2*%
%TO.N,GND*%
X144933000Y-115062000D03*
%TO.P,C21,1*%
%TO.N,+VDDA*%
X143383000Y-115062000D03*
%TD*%
%TO.P,C19,1*%
%TO.N,+VDDREF*%
X143383000Y-118262400D03*
%TO.P,C19,2*%
%TO.N,GND*%
X144933000Y-118262400D03*
%TD*%
D27*
%TO.P,C16,1*%
%TO.N,+VDDA*%
X149148800Y-115036600D03*
%TO.P,C16,2*%
%TO.N,GND*%
X151048800Y-115036600D03*
%TD*%
%TO.P,C15,2*%
%TO.N,GND*%
X151048800Y-118541800D03*
%TO.P,C15,1*%
%TO.N,+VDDREF*%
X149148800Y-118541800D03*
%TD*%
D26*
%TO.P,C14,2*%
%TO.N,GND*%
X150698800Y-116789200D03*
%TO.P,C14,1*%
%TO.N,+3V3*%
X149148800Y-116789200D03*
%TD*%
%TO.P,C13,2*%
%TO.N,GND*%
X150698800Y-120269000D03*
%TO.P,C13,1*%
%TO.N,Net-(J16-Pin_2)*%
X149148800Y-120269000D03*
%TD*%
%TO.P,C12,1*%
%TO.N,+3V3*%
X143383000Y-113563400D03*
%TO.P,C12,2*%
%TO.N,GND*%
X144933000Y-113563400D03*
%TD*%
D28*
%TO.P,C11,1*%
%TO.N,+3V3*%
X125311200Y-121107200D03*
%TO.P,C11,2*%
%TO.N,GND*%
X123761200Y-121107200D03*
%TD*%
D29*
%TO.P,C10,1*%
%TO.N,/MCU/NRST*%
X139852400Y-127037800D03*
%TO.P,C10,2*%
%TO.N,GND*%
X139852400Y-128587800D03*
%TD*%
%TO.P,C9,1*%
%TO.N,+3V3*%
X141655800Y-127190200D03*
%TO.P,C9,2*%
%TO.N,GND*%
X141655800Y-128740200D03*
%TD*%
D26*
%TO.P,C8,1*%
%TO.N,/MCU/BTN_USER*%
X104939800Y-81686400D03*
%TO.P,C8,2*%
%TO.N,GND*%
X106489800Y-81686400D03*
%TD*%
D30*
%TO.P,C7,1*%
%TO.N,+3V3*%
X130479800Y-108762800D03*
%TO.P,C7,2*%
%TO.N,GND*%
X130479800Y-107212800D03*
%TD*%
D31*
%TO.P,C6,1*%
%TO.N,+3V3*%
X125460800Y-118389400D03*
%TO.P,C6,2*%
%TO.N,GND*%
X123560800Y-118389400D03*
%TD*%
%TO.P,C5,1*%
%TO.N,/MCU/VBAT*%
X125511600Y-123037600D03*
%TO.P,C5,2*%
%TO.N,GND*%
X123611600Y-123037600D03*
%TD*%
D28*
%TO.P,C4,1*%
%TO.N,GND*%
X128740200Y-128981200D03*
%TO.P,C4,2*%
%TO.N,/MCU/OSC32_OUT*%
X127190200Y-128981200D03*
%TD*%
D26*
%TO.P,C3,1*%
%TO.N,GND*%
X123113800Y-129032000D03*
%TO.P,C3,2*%
%TO.N,/MCU/OSC32_IN*%
X124663800Y-129032000D03*
%TD*%
D30*
%TO.P,C2,1*%
%TO.N,GND*%
X135407400Y-131991400D03*
%TO.P,C2,2*%
%TO.N,/MCU/OSC_OUT*%
X135407400Y-130441400D03*
%TD*%
D26*
%TO.P,C1,1*%
%TO.N,GND*%
X130964400Y-128625600D03*
%TO.P,C1,2*%
%TO.N,/MCU/OSC_IN*%
X132514400Y-128625600D03*
%TD*%
D30*
%TO.P,C25,1*%
%TO.N,Net-(J11-Pin_1)*%
X133489049Y-96305500D03*
%TO.P,C25,2*%
%TO.N,GND*%
X133489049Y-94755500D03*
%TD*%
%TO.P,C23,1*%
%TO.N,+5V*%
X139077049Y-96305500D03*
%TO.P,C23,2*%
%TO.N,GND*%
X139077049Y-94755500D03*
%TD*%
D32*
%TO.P,U3,1,IN*%
%TO.N,+5V*%
X137415049Y-96393000D03*
%TO.P,U3,2,GND*%
%TO.N,GND*%
X137415049Y-95443000D03*
%TO.P,U3,3,EN*%
%TO.N,+5V*%
X137415049Y-94493000D03*
%TO.P,U3,4,BP*%
%TO.N,Net-(U3-BP)*%
X135140049Y-94493000D03*
%TO.P,U3,5,OUT*%
%TO.N,Net-(J11-Pin_1)*%
X135140049Y-96393000D03*
%TD*%
D33*
%TO.P,R10,1*%
%TO.N,Net-(J10-CC1)*%
X138331800Y-67120000D03*
%TO.P,R10,2*%
%TO.N,GND*%
X138331800Y-68770000D03*
%TD*%
%TO.P,R3,1*%
%TO.N,Net-(JP3-A)*%
X144576800Y-130606800D03*
%TO.P,R3,2*%
%TO.N,Net-(JP2-B)*%
X144576800Y-132256800D03*
%TD*%
D21*
%TO.P,R9,1*%
%TO.N,Net-(D3-A)*%
X138430000Y-85761000D03*
%TO.P,R9,2*%
%TO.N,+3V3*%
X138430000Y-84111000D03*
%TD*%
D24*
%TO.P,J9,38,Pin_38*%
%TO.N,/IO/PC0*%
X107948800Y-136108600D03*
%TO.P,J9,37,Pin_37*%
%TO.N,/IO/PC3*%
X105408800Y-136108600D03*
%TO.P,J9,36,Pin_36*%
%TO.N,/IO/PC1*%
X107948800Y-133568600D03*
%TO.P,J9,35,Pin_35*%
%TO.N,/IO/PC2*%
X105408800Y-133568600D03*
%TO.P,J9,34,Pin_34*%
%TO.N,/IO/PB0*%
X107948800Y-131028600D03*
%TO.P,J9,33,Pin_33*%
%TO.N,/IO/VBAT*%
X105408800Y-131028600D03*
%TO.P,J9,32,Pin_32*%
%TO.N,/IO/PA4*%
X107948800Y-128488600D03*
%TO.P,J9,31,Pin_31*%
%TO.N,/IO/PF1*%
X105408800Y-128488600D03*
%TO.P,J9,30,Pin_30*%
%TO.N,/IO/PA1*%
X107948800Y-125948600D03*
%TO.P,J9,29,Pin_29*%
%TO.N,/IO/PF0*%
X105408800Y-125948600D03*
%TO.P,J9,28,Pin_28*%
%TO.N,/IO/PA0*%
X107948800Y-123408600D03*
%TO.P,J9,27,Pin_27*%
%TO.N,/IO/PC15*%
X105408800Y-123408600D03*
%TO.P,J9,26,Pin_26*%
%TO.N,unconnected-(J9-Pin_26-Pad26)*%
X107948800Y-120868600D03*
%TO.P,J9,25,Pin_25*%
%TO.N,/IO/PC14*%
X105408800Y-120868600D03*
%TO.P,J9,24,Pin_24*%
%TO.N,Net-(J3-Pin_8)*%
X107948800Y-118328600D03*
%TO.P,J9,23,Pin_23*%
%TO.N,/IO/PC13*%
X105408800Y-118328600D03*
%TO.P,J9,22,Pin_22*%
%TO.N,GND*%
X107948800Y-115788600D03*
%TO.P,J9,21,Pin_21*%
%TO.N,/IO/PB7*%
X105408800Y-115788600D03*
%TO.P,J9,20,Pin_20*%
%TO.N,GND*%
X107948800Y-113248600D03*
%TO.P,J9,19,Pin_19*%
X105408800Y-113248600D03*
%TO.P,J9,18,Pin_18*%
%TO.N,Net-(J3-Pin_5)*%
X107948800Y-110708600D03*
%TO.P,J9,17,Pin_17*%
%TO.N,/IO/PA15*%
X105408800Y-110708600D03*
%TO.P,J9,16,Pin_16*%
%TO.N,Net-(J3-Pin_4)*%
X107948800Y-108168600D03*
%TO.P,J9,15,Pin_15*%
%TO.N,/IO/PA14*%
X105408800Y-108168600D03*
%TO.P,J9,14,Pin_14*%
%TO.N,/IO/NRST*%
X107948800Y-105628600D03*
%TO.P,J9,13,Pin_13*%
%TO.N,/IO/PA13*%
X105408800Y-105628600D03*
%TO.P,J9,12,Pin_12*%
%TO.N,Net-(J3-Pin_2)*%
X107948800Y-103088600D03*
%TO.P,J9,11,Pin_11*%
%TO.N,unconnected-(J9-Pin_11-Pad11)*%
X105408800Y-103088600D03*
%TO.P,J9,10,Pin_10*%
%TO.N,unconnected-(J9-Pin_10-Pad10)*%
X107948800Y-100548600D03*
%TO.P,J9,9,Pin_9*%
%TO.N,unconnected-(J9-Pin_9-Pad9)*%
X105408800Y-100548600D03*
%TO.P,J9,8,Pin_8*%
%TO.N,GND*%
X107948800Y-98008600D03*
%TO.P,J9,7,Pin_7*%
%TO.N,/IO/BOOT*%
X105408800Y-98008600D03*
%TO.P,J9,6,Pin_6*%
%TO.N,+5V_EXT*%
X107948800Y-95468600D03*
%TO.P,J9,5,Pin_5*%
%TO.N,unconnected-(J9-Pin_5-Pad5)*%
X105408800Y-95468600D03*
%TO.P,J9,4,Pin_4*%
%TO.N,/IO/PD2*%
X107948800Y-92928600D03*
%TO.P,J9,3,Pin_3*%
%TO.N,/IO/PC12*%
X105408800Y-92928600D03*
%TO.P,J9,2,Pin_2*%
%TO.N,/IO/PC11*%
X107948800Y-90388600D03*
D23*
%TO.P,J9,1,Pin_1*%
%TO.N,/IO/PC0*%
X105408800Y-90388600D03*
%TD*%
D34*
%TO.P,Q2,1,B*%
%TO.N,Net-(Q2-B)*%
X150518100Y-96962000D03*
%TO.P,Q2,2,E*%
%TO.N,GND*%
X150518100Y-95062000D03*
%TO.P,Q2,3,C*%
%TO.N,Net-(D3-K)*%
X148643100Y-96012000D03*
%TD*%
D30*
%TO.P,C18,1*%
%TO.N,GND*%
X149809200Y-125390200D03*
%TO.P,C18,2*%
%TO.N,+VREF*%
X149809200Y-123840200D03*
%TD*%
D23*
%TO.P,J7,1,Pin_1*%
%TO.N,/IO/PC9*%
X166368800Y-90388600D03*
D24*
%TO.P,J7,2,Pin_2*%
%TO.N,/IO/PC8*%
X168908800Y-90388600D03*
%TO.P,J7,3,Pin_3*%
%TO.N,Net-(J6-Pin_10)*%
X166368800Y-92928600D03*
%TO.P,J7,4,Pin_4*%
%TO.N,/IO/PC6*%
X168908800Y-92928600D03*
%TO.P,J7,5,Pin_5*%
%TO.N,/IO/PB9*%
X166368800Y-95468600D03*
%TO.P,J7,6,Pin_6*%
%TO.N,/IO/PC5*%
X168908800Y-95468600D03*
%TO.P,J7,7,Pin_7*%
%TO.N,+VDDREF*%
X166368800Y-98008600D03*
%TO.P,J7,8,Pin_8*%
%TO.N,unconnected-(J7-Pin_8-Pad8)*%
X168908800Y-98008600D03*
%TO.P,J7,9,Pin_9*%
%TO.N,GND*%
X166368800Y-100548600D03*
%TO.P,J7,10,Pin_10*%
%TO.N,unconnected-(J7-Pin_10-Pad10)*%
X168908800Y-100548600D03*
%TO.P,J7,11,Pin_11*%
%TO.N,/IO/PA5*%
X166368800Y-103088600D03*
%TO.P,J7,12,Pin_12*%
%TO.N,/IO/PA12*%
X168908800Y-103088600D03*
%TO.P,J7,13,Pin_13*%
%TO.N,/IO/PA6*%
X166368800Y-105628600D03*
%TO.P,J7,14,Pin_14*%
%TO.N,/IO/PA11*%
X168908800Y-105628600D03*
%TO.P,J7,15,Pin_15*%
%TO.N,/IO/PA7*%
X166368800Y-108168600D03*
%TO.P,J7,16,Pin_16*%
%TO.N,/IO/PB12*%
X168908800Y-108168600D03*
%TO.P,J7,17,Pin_17*%
%TO.N,/IO/PB6*%
X166368800Y-110708600D03*
%TO.P,J7,18,Pin_18*%
%TO.N,/IO/PB11*%
X168908800Y-110708600D03*
%TO.P,J7,19,Pin_19*%
%TO.N,/IO/PC7*%
X166368800Y-113248600D03*
%TO.P,J7,20,Pin_20*%
%TO.N,GND*%
X168908800Y-113248600D03*
%TO.P,J7,21,Pin_21*%
%TO.N,/IO/PA9*%
X166368800Y-115788600D03*
%TO.P,J7,22,Pin_22*%
%TO.N,/IO/PB2*%
X168908800Y-115788600D03*
%TO.P,J7,23,Pin_23*%
%TO.N,/IO/PA8*%
X166368800Y-118328600D03*
%TO.P,J7,24,Pin_24*%
%TO.N,/IO/PB1*%
X168908800Y-118328600D03*
%TO.P,J7,25,Pin_25*%
%TO.N,/IO/PB10*%
X166368800Y-120868600D03*
%TO.P,J7,26,Pin_26*%
%TO.N,/IO/PB15*%
X168908800Y-120868600D03*
%TO.P,J7,27,Pin_27*%
%TO.N,/IO/PB4*%
X166368800Y-123408600D03*
%TO.P,J7,28,Pin_28*%
%TO.N,/IO/PB14*%
X168908800Y-123408600D03*
%TO.P,J7,29,Pin_29*%
%TO.N,/IO/PB5*%
X166368800Y-125948600D03*
%TO.P,J7,30,Pin_30*%
%TO.N,/IO/PB13*%
X168908800Y-125948600D03*
%TO.P,J7,31,Pin_31*%
%TO.N,/IO/PB3*%
X166368800Y-128488600D03*
%TO.P,J7,32,Pin_32*%
%TO.N,GND*%
X168908800Y-128488600D03*
%TO.P,J7,33,Pin_33*%
%TO.N,/IO/PA10*%
X166368800Y-131028600D03*
%TO.P,J7,34,Pin_34*%
%TO.N,/IO/PC4*%
X168908800Y-131028600D03*
%TO.P,J7,35,Pin_35*%
%TO.N,Net-(J5-Pin_2)*%
X166368800Y-133568600D03*
%TO.P,J7,36,Pin_36*%
%TO.N,unconnected-(J7-Pin_36-Pad36)*%
X168908800Y-133568600D03*
%TO.P,J7,37,Pin_37*%
%TO.N,Net-(J5-Pin_1)*%
X166368800Y-136108600D03*
%TO.P,J7,38,Pin_38*%
%TO.N,unconnected-(J7-Pin_38-Pad38)*%
X168908800Y-136108600D03*
%TD*%
D33*
%TO.P,R11,1*%
%TO.N,Net-(J10-CC2)*%
X135331800Y-67120000D03*
%TO.P,R11,2*%
%TO.N,GND*%
X135331800Y-68770000D03*
%TD*%
D23*
%TO.P,J14,1,Pin_1*%
%TO.N,GND*%
X105408800Y-62448600D03*
D24*
%TO.P,J14,2,Pin_2*%
X105408800Y-64988600D03*
%TD*%
D26*
%TO.P,C26,1*%
%TO.N,Net-(U3-BP)*%
X135502549Y-92965100D03*
%TO.P,C26,2*%
%TO.N,GND*%
X137052549Y-92965100D03*
%TD*%
D35*
%TO.P,C20,1*%
%TO.N,+VREF*%
X151587200Y-123840200D03*
%TO.P,C20,2*%
%TO.N,GND*%
X151587200Y-125740200D03*
%TD*%
D21*
%TO.P,R8,1*%
%TO.N,/IO/PA5*%
X152730200Y-100548600D03*
%TO.P,R8,2*%
%TO.N,Net-(Q2-B)*%
X152730200Y-98898600D03*
%TD*%
%TO.P,R2,1*%
%TO.N,+VREF*%
X143078200Y-132256800D03*
%TO.P,R2,2*%
%TO.N,Net-(JP3-A)*%
X143078200Y-130606800D03*
%TD*%
D35*
%TO.P,C28,1*%
%TO.N,+5V_VIN*%
X157175200Y-76849000D03*
%TO.P,C28,2*%
%TO.N,GND*%
X157175200Y-78749000D03*
%TD*%
D36*
%TO.P,J12,1,Pin_1*%
%TO.N,+VIN*%
X154279600Y-62611000D03*
D37*
%TO.P,J12,2,Pin_2*%
%TO.N,GND*%
X159359600Y-62611000D03*
%TD*%
D20*
%TO.P,R1,1*%
%TO.N,+5V*%
X146304200Y-127355600D03*
%TO.P,R1,2*%
%TO.N,Net-(Q1-B)*%
X147954200Y-127355600D03*
%TD*%
D28*
%TO.P,C17,1*%
%TO.N,Net-(Q1-B)*%
X147904200Y-128879600D03*
%TO.P,C17,2*%
%TO.N,Net-(JP3-A)*%
X146354200Y-128879600D03*
%TD*%
D31*
%TO.P,C27,1*%
%TO.N,+VIN*%
X154279600Y-72263700D03*
%TO.P,C27,2*%
%TO.N,GND*%
X152379600Y-72263700D03*
%TD*%
D23*
%TO.P,J5,1,Pin_1*%
%TO.N,Net-(J5-Pin_1)*%
X161288800Y-136108600D03*
D24*
%TO.P,J5,2,Pin_2*%
%TO.N,Net-(J5-Pin_2)*%
X161288800Y-133568600D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/IO/PA10*%
X161288800Y-131028600D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/IO/PB3*%
X161288800Y-128488600D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/IO/PB5*%
X161288800Y-125948600D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/IO/PB4*%
X161288800Y-123408600D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/IO/PB10*%
X161288800Y-120868600D03*
%TO.P,J5,8,Pin_8*%
%TO.N,/IO/PA8*%
X161288800Y-118328600D03*
%TD*%
D34*
%TO.P,Q1,1,B*%
%TO.N,Net-(Q1-B)*%
X148066700Y-125740200D03*
%TO.P,Q1,2,E*%
%TO.N,+VREF*%
X148066700Y-123840200D03*
%TO.P,Q1,3,C*%
%TO.N,+5V*%
X146191700Y-124790200D03*
%TD*%
D23*
%TO.P,J11,1,Pin_1*%
%TO.N,Net-(J11-Pin_1)*%
X135153400Y-99974400D03*
D24*
%TO.P,J11,2,Pin_2*%
%TO.N,+3V3*%
X137693400Y-99974400D03*
%TD*%
D38*
%TO.P,U4,1,GND*%
%TO.N,GND*%
X154279600Y-79149000D03*
%TO.P,U4,2,VO*%
%TO.N,+5V_VIN*%
X154279600Y-76849000D03*
D39*
X147979600Y-76849000D03*
D38*
%TO.P,U4,3,VI*%
%TO.N,+VIN*%
X154279600Y-74549000D03*
%TD*%
D40*
%TO.P,C24,1*%
%TO.N,Net-(J11-Pin_1)*%
X131761849Y-96480500D03*
%TO.P,C24,2*%
%TO.N,GND*%
X131761849Y-94580500D03*
%TD*%
D33*
%TO.P,R12,1*%
%TO.N,+5V*%
X121869200Y-87363800D03*
%TO.P,R12,2*%
%TO.N,Net-(D4-A)*%
X121869200Y-89013800D03*
%TD*%
D21*
%TO.P,R7,1*%
%TO.N,Net-(Q2-B)*%
X152730200Y-96837000D03*
%TO.P,R7,2*%
%TO.N,GND*%
X152730200Y-95187000D03*
%TD*%
D23*
%TO.P,J15,1,Pin_1*%
%TO.N,GND*%
X168908800Y-62448600D03*
D24*
%TO.P,J15,2,Pin_2*%
X168908800Y-64988600D03*
%TD*%
D23*
%TO.P,J4,1,Pin_1*%
%TO.N,/IO/PA0*%
X113028800Y-123408600D03*
D24*
%TO.P,J4,2,Pin_2*%
%TO.N,/IO/PA1*%
X113028800Y-125948600D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/IO/PA4*%
X113028800Y-128488600D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/IO/PB0*%
X113028800Y-131028600D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/IO/PC1*%
X113028800Y-133568600D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/IO/PC0*%
X113028800Y-136108600D03*
%TD*%
D23*
%TO.P,J3,1,Pin_1*%
%TO.N,unconnected-(J3-Pin_1-Pad1)*%
X113028800Y-100548600D03*
D24*
%TO.P,J3,2,Pin_2*%
%TO.N,Net-(J3-Pin_2)*%
X113028800Y-103088600D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/IO/NRST*%
X113028800Y-105628600D03*
%TO.P,J3,4,Pin_4*%
%TO.N,Net-(J3-Pin_4)*%
X113028800Y-108168600D03*
%TO.P,J3,5,Pin_5*%
%TO.N,Net-(J3-Pin_5)*%
X113028800Y-110708600D03*
%TO.P,J3,6,Pin_6*%
%TO.N,GND*%
X113028800Y-113248600D03*
%TO.P,J3,7,Pin_7*%
X113028800Y-115788600D03*
%TO.P,J3,8,Pin_8*%
%TO.N,Net-(J3-Pin_8)*%
X113028800Y-118328600D03*
%TD*%
D41*
%TO.P,J10,A1,GND*%
%TO.N,GND*%
X140281800Y-64836600D03*
%TO.P,J10,A4,VBUS*%
%TO.N,+5V_USB_IN*%
X139481800Y-64836600D03*
D42*
%TO.P,J10,A5,CC1*%
%TO.N,Net-(J10-CC1)*%
X138331800Y-64836600D03*
%TO.P,J10,A6,D+*%
%TO.N,unconnected-(J10-D+-PadA6)*%
X137331800Y-64836600D03*
%TO.P,J10,A7,D-*%
%TO.N,unconnected-(J10-D--PadA7)*%
X136831800Y-64836600D03*
%TO.P,J10,A8,SBU1*%
%TO.N,unconnected-(J10-SBU1-PadA8)*%
X135831800Y-64836600D03*
D41*
%TO.P,J10,A9,VBUS*%
%TO.N,+5V_USB_IN*%
X134681800Y-64836600D03*
%TO.P,J10,A12,GND*%
%TO.N,GND*%
X133881800Y-64836600D03*
%TO.P,J10,B1,GND*%
X133881800Y-64836600D03*
%TO.P,J10,B4,VBUS*%
%TO.N,+5V_USB_IN*%
X134681800Y-64836600D03*
D42*
%TO.P,J10,B5,CC2*%
%TO.N,Net-(J10-CC2)*%
X135331800Y-64836600D03*
%TO.P,J10,B6,D+*%
%TO.N,unconnected-(J10-D+-PadB6)*%
X136331800Y-64836600D03*
%TO.P,J10,B7,D-*%
%TO.N,unconnected-(J10-D--PadB7)*%
X137831800Y-64836600D03*
%TO.P,J10,B8,SBU2*%
%TO.N,unconnected-(J10-SBU2-PadB8)*%
X138831800Y-64836600D03*
D41*
%TO.P,J10,B9,VBUS*%
%TO.N,+5V_USB_IN*%
X139481800Y-64836600D03*
%TO.P,J10,B12,GND*%
%TO.N,GND*%
X140281800Y-64836600D03*
D43*
%TO.P,J10,S1,SHIELD*%
%TO.N,unconnected-(J10-SHIELD-PadS1)*%
X141401800Y-64236600D03*
D44*
X141401800Y-60036600D03*
D43*
X132761800Y-64236600D03*
D44*
X132761800Y-60036600D03*
%TD*%
D45*
%TO.P,D3,1,K*%
%TO.N,Net-(D3-K)*%
X138430000Y-90261000D03*
%TO.P,D3,2,A*%
%TO.N,Net-(D3-A)*%
X138430000Y-88386000D03*
%TD*%
%TO.P,D4,1,K*%
%TO.N,GND*%
X121869200Y-92987100D03*
%TO.P,D4,2,A*%
%TO.N,Net-(D4-A)*%
X121869200Y-91112100D03*
%TD*%
D23*
%TO.P,J6,1,Pin_1*%
%TO.N,/IO/PA9*%
X161288800Y-113248600D03*
D24*
%TO.P,J6,2,Pin_2*%
%TO.N,/IO/PC7*%
X161288800Y-110708600D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/IO/PB6*%
X161288800Y-108168600D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/IO/PA7*%
X161288800Y-105628600D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/IO/PA6*%
X161288800Y-103088600D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/IO/PA5*%
X161288800Y-100548600D03*
%TO.P,J6,7,Pin_7*%
%TO.N,GND*%
X161288800Y-98008600D03*
%TO.P,J6,8,Pin_8*%
%TO.N,+VDDREF*%
X161288800Y-95468600D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/IO/PB9*%
X161288800Y-92928600D03*
%TO.P,J6,10,Pin_10*%
%TO.N,Net-(J6-Pin_10)*%
X161288800Y-90388600D03*
%TD*%
D40*
%TO.P,C22,1*%
%TO.N,+5V*%
X140804249Y-96480500D03*
%TO.P,C22,2*%
%TO.N,GND*%
X140804249Y-94580500D03*
%TD*%
D46*
%TO.P,U2,1,K*%
%TO.N,Net-(Q1-B)*%
X147991700Y-130606800D03*
%TO.P,U2,2,REF*%
%TO.N,Net-(JP3-A)*%
X146091700Y-130606800D03*
%TO.P,U2,3,A*%
%TO.N,GND*%
X147041700Y-132481800D03*
%TD*%
D23*
%TO.P,J13,1,Pin_1*%
%TO.N,+5V_VIN*%
X126985000Y-97459800D03*
D24*
%TO.P,J13,2,Pin_2*%
%TO.N,+5V*%
X126985000Y-99999800D03*
%TO.P,J13,3,Pin_3*%
%TO.N,+5V_USB_IN*%
X124445000Y-97459800D03*
%TO.P,J13,4,Pin_4*%
%TO.N,+5V*%
X124445000Y-99999800D03*
%TO.P,J13,5,Pin_5*%
%TO.N,+5V_EXT*%
X121905000Y-97459800D03*
%TO.P,J13,6,Pin_6*%
%TO.N,+5V*%
X121905000Y-99999800D03*
%TD*%
D47*
%TO.N,Net-(J10-CC1)*%
X138331800Y-64836600D02*
X138331800Y-67120000D01*
%TO.N,Net-(J10-CC2)*%
X135331800Y-64836600D02*
X135331800Y-67120000D01*
%TO.N,/MCU/OSC32_IN*%
X124663800Y-127558200D02*
X124663800Y-129032000D01*
X125755400Y-126466600D02*
X124663800Y-127558200D01*
X130276600Y-126466600D02*
X125755400Y-126466600D01*
X131514400Y-123023000D02*
X131514400Y-125228800D01*
X131514400Y-125228800D02*
X130276600Y-126466600D01*
%TO.N,/MCU/OSC32_OUT*%
X127190200Y-127902000D02*
X127190200Y-128981200D01*
X127939800Y-127152400D02*
X127190200Y-127902000D01*
X130505200Y-127152400D02*
X127939800Y-127152400D01*
X132014400Y-123023000D02*
X132014400Y-125643200D01*
X132014400Y-125643200D02*
X130505200Y-127152400D01*
%TO.N,/MCU/OSC_OUT*%
X133614400Y-128077200D02*
X133614400Y-130366400D01*
X133014400Y-127477200D02*
X133614400Y-128077200D01*
X133014400Y-123023000D02*
X133014400Y-127477200D01*
X135332400Y-130366400D02*
X135407400Y-130441400D01*
X133614400Y-130366400D02*
X135332400Y-130366400D01*
%TO.N,/MCU/OSC_IN*%
X132514400Y-128625600D02*
X132514400Y-123023000D01*
X132514400Y-131066400D02*
X132514400Y-128625600D01*
X131514400Y-132066400D02*
X132514400Y-131066400D01*
X131414400Y-132066400D02*
X131514400Y-132066400D01*
%TO.N,GND*%
X113028800Y-113248600D02*
X113028800Y-115788600D01*
%TO.N,+VDDREF*%
X161288800Y-95468600D02*
X163828800Y-95468600D01*
X163828800Y-95468600D02*
X166368800Y-98008600D01*
D48*
%TO.N,Net-(Q1-B)*%
X147991700Y-130606800D02*
X147991700Y-128967100D01*
X147991700Y-128967100D02*
X147904200Y-128879600D01*
%TO.N,Net-(JP3-A)*%
X146091700Y-129142100D02*
X146354200Y-128879600D01*
X144576800Y-130606800D02*
X146091700Y-130606800D01*
X146091700Y-130606800D02*
X146091700Y-129142100D01*
X143078200Y-130606800D02*
X144576800Y-130606800D01*
D49*
%TO.N,+5V*%
X136359249Y-96088200D02*
X136664049Y-96393000D01*
D50*
X139252049Y-96480500D02*
X139077049Y-96305500D01*
D49*
X137415049Y-94493000D02*
X136752550Y-94493000D01*
X136359249Y-94886301D02*
X136359249Y-96088200D01*
X136752550Y-94493000D02*
X136359249Y-94886301D01*
D50*
X137415049Y-96393000D02*
X138989549Y-96393000D01*
X140804249Y-96480500D02*
X139252049Y-96480500D01*
X138989549Y-96393000D02*
X139077049Y-96305500D01*
D49*
X136664049Y-96393000D02*
X137415049Y-96393000D01*
D50*
%TO.N,Net-(J11-Pin_1)*%
X135140049Y-96393000D02*
X135140049Y-99961049D01*
X135140049Y-96393000D02*
X133576549Y-96393000D01*
X135140049Y-99961049D02*
X135153400Y-99974400D01*
X133576549Y-96393000D02*
X133489049Y-96305500D01*
X131936849Y-96305500D02*
X131761849Y-96480500D01*
X133489049Y-96305500D02*
X131936849Y-96305500D01*
%TO.N,Net-(U3-BP)*%
X135140049Y-93327600D02*
X135502549Y-92965100D01*
X135140049Y-94493000D02*
X135140049Y-93327600D01*
D51*
%TO.N,+VIN*%
X154279600Y-72263700D02*
X154279600Y-74549000D01*
X154279600Y-62611000D02*
X154279600Y-72263700D01*
%TO.N,+5V_VIN*%
X154279600Y-76849000D02*
X147979600Y-76849000D01*
X154279600Y-76849000D02*
X157175200Y-76849000D01*
D47*
%TO.N,Net-(D3-A)*%
X138430000Y-85761000D02*
X138430000Y-88386000D01*
%TO.N,/IO/NRST*%
X113028800Y-105628600D02*
X107948800Y-105628600D01*
%TO.N,Net-(J3-Pin_4)*%
X113028800Y-108168600D02*
X107948800Y-108168600D01*
%TO.N,Net-(J3-Pin_8)*%
X113028800Y-118328600D02*
X107948800Y-118328600D01*
%TO.N,Net-(J3-Pin_5)*%
X113028800Y-110708600D02*
X107948800Y-110708600D01*
%TO.N,Net-(J3-Pin_2)*%
X113028800Y-103088600D02*
X107948800Y-103088600D01*
%TO.N,/IO/PA0*%
X113028800Y-123408600D02*
X107948800Y-123408600D01*
%TO.N,/IO/PC0*%
X113028800Y-136108600D02*
X107948800Y-136108600D01*
%TO.N,/IO/PB0*%
X113028800Y-131028600D02*
X107948800Y-131028600D01*
%TO.N,/IO/PC1*%
X113028800Y-133568600D02*
X107948800Y-133568600D01*
%TO.N,/IO/PA4*%
X113028800Y-128488600D02*
X107948800Y-128488600D01*
%TO.N,/IO/PA1*%
X113028800Y-125948600D02*
X107948800Y-125948600D01*
%TO.N,/IO/PB4*%
X161288800Y-123408600D02*
X166368800Y-123408600D01*
%TO.N,/IO/PB5*%
X161288800Y-125948600D02*
X166368800Y-125948600D01*
%TO.N,Net-(J5-Pin_2)*%
X161288800Y-133568600D02*
X166368800Y-133568600D01*
%TO.N,/IO/PA10*%
X161288800Y-131028600D02*
X166368800Y-131028600D01*
%TO.N,/IO/PA8*%
X161288800Y-118328600D02*
X166368800Y-118328600D01*
%TO.N,/IO/PB10*%
X161288800Y-120868600D02*
X166368800Y-120868600D01*
%TO.N,/IO/PB3*%
X161288800Y-128488600D02*
X166368800Y-128488600D01*
%TO.N,Net-(J5-Pin_1)*%
X161288800Y-136108600D02*
X166368800Y-136108600D01*
%TO.N,/IO/PA7*%
X163828800Y-105628600D02*
X166368800Y-108168600D01*
X161288800Y-105628600D02*
X163828800Y-105628600D01*
%TO.N,/IO/PA9*%
X161288800Y-113248600D02*
X163828800Y-113248600D01*
X163828800Y-113248600D02*
X166368800Y-115788600D01*
%TO.N,Net-(J6-Pin_10)*%
X163828800Y-90388600D02*
X166368800Y-92928600D01*
X161288800Y-90388600D02*
X163828800Y-90388600D01*
%TO.N,/IO/PB6*%
X163828800Y-108168600D02*
X166368800Y-110708600D01*
X161288800Y-108168600D02*
X163828800Y-108168600D01*
%TO.N,/IO/PA6*%
X161288800Y-103088600D02*
X163828800Y-103088600D01*
X163828800Y-103088600D02*
X166368800Y-105628600D01*
%TO.N,/IO/PB9*%
X161288800Y-92928600D02*
X163828800Y-92928600D01*
X163828800Y-92928600D02*
X166368800Y-95468600D01*
%TO.N,/IO/PA5*%
X161288800Y-100548600D02*
X163828800Y-100548600D01*
X163828800Y-100548600D02*
X166368800Y-103088600D01*
X161288800Y-100548600D02*
X152730200Y-100548600D01*
%TO.N,/IO/PC7*%
X163828800Y-110708600D02*
X166368800Y-113248600D01*
X161288800Y-110708600D02*
X163828800Y-110708600D01*
D49*
%TO.N,Net-(Q2-B)*%
X152730200Y-98898600D02*
X152730200Y-96837000D01*
X152605200Y-96962000D02*
X152730200Y-96837000D01*
X150518100Y-96962000D02*
X152605200Y-96962000D01*
%TD*%
M02*
