#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd8e5f048c0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x7fd8e5f1af00_0 .var "CLK", 0 0;
v0x7fd8e5f1af90_0 .var "Reset_L", 0 0;
v0x7fd8e5f1b020_0 .net "currentPC", 63 0, v0x7fd8e5f19ec0_0;  1 drivers
v0x7fd8e5f1b0d0_0 .net "dMemOut", 63 0, v0x7fd8e5f16590_0;  1 drivers
v0x7fd8e5f1b1a0_0 .var "passed", 7 0;
v0x7fd8e5f1b270_0 .var "startPC", 63 0;
v0x7fd8e5f1b300_0 .var "watchdog", 15 0;
E_0x7fd8e5f04a40 .event edge, v0x7fd8e5f1b300_0;
S_0x7fd8e5f04a70 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x7fd8e5f048c0;
 .timescale -9 -12;
v0x7fd8e5f04c40_0 .var "numTests", 7 0;
v0x7fd8e5f14d00_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x7fd8e5f14d00_0;
    %load/vec4 v0x7fd8e5f04c40_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x7fd8e5f14d00_0, v0x7fd8e5f04c40_0 {0 0 0};
T_0.1 ;
    %end;
S_0x7fd8e5f14da0 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x7fd8e5f048c0;
 .timescale -9 -12;
v0x7fd8e5f14f60_0 .var "actualOut", 63 0;
v0x7fd8e5f15010_0 .var "expectedOut", 63 0;
v0x7fd8e5f150c0_0 .var "passed", 7 0;
v0x7fd8e5f15180_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x7fd8e5f14f60_0;
    %load/vec4 v0x7fd8e5f15010_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x7fd8e5f15180_0 {0 0 0};
    %load/vec4 v0x7fd8e5f150c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd8e5f150c0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x7fd8e5f15180_0, v0x7fd8e5f14f60_0, v0x7fd8e5f15010_0 {0 0 0};
T_1.3 ;
    %end;
S_0x7fd8e5f15230 .scope module, "uut" "singlecycle" 2 46, 3 2 0, S_0x7fd8e5f048c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "dmemout";
    .port_info 4 /INPUT 1 "CLK";
v0x7fd8e5f198e0_0 .net "ALUMUX", 63 0, L_0x7fd8e5c0de50;  1 drivers
v0x7fd8e5f19970_0 .net "CLK", 0 0, v0x7fd8e5f1af00_0;  1 drivers
v0x7fd8e5f19a40_0 .net *"_ivl_5", 4 0, L_0x7fd8e5f1b590;  1 drivers
v0x7fd8e5f19ad0_0 .net *"_ivl_7", 4 0, L_0x7fd8e5f1b6b0;  1 drivers
v0x7fd8e5f19b70_0 .net "aluctrl", 3 0, v0x7fd8e5f18b50_0;  1 drivers
v0x7fd8e5f19c90_0 .net "aluout", 63 0, v0x7fd8e5f15a60_0;  1 drivers
v0x7fd8e5f19d60_0 .net "alusrc", 0 0, v0x7fd8e5f18c00_0;  1 drivers
v0x7fd8e5f19df0_0 .net "branch", 0 0, v0x7fd8e5f18c90_0;  1 drivers
v0x7fd8e5f19ec0_0 .var "currentpc", 63 0;
v0x7fd8e5f19fd0_0 .net "dataMUX", 63 0, L_0x7fd8e5c0e1e0;  1 drivers
v0x7fd8e5f1a060_0 .net "dmemout", 63 0, v0x7fd8e5f16590_0;  alias, 1 drivers
v0x7fd8e5f1a0f0_0 .net "extimm", 63 0, v0x7fd8e5f186d0_0;  1 drivers
v0x7fd8e5f1a1c0_0 .net "instruction", 31 0, v0x7fd8e5f19850_0;  1 drivers
v0x7fd8e5f1a250_0 .net "mem2reg", 0 0, v0x7fd8e5f18d60_0;  1 drivers
v0x7fd8e5f1a300_0 .net "memread", 0 0, v0x7fd8e5f18df0_0;  1 drivers
v0x7fd8e5f1a3d0_0 .net "memwrite", 0 0, v0x7fd8e5f18ec0_0;  1 drivers
v0x7fd8e5f1a4a0_0 .net "nextpc", 63 0, L_0x7fd8e5c0d470;  1 drivers
v0x7fd8e5f1a630_0 .net "opcode", 10 0, L_0x7fd8e5f1b8b0;  1 drivers
v0x7fd8e5f1a6c0_0 .net "rd", 4 0, L_0x7fd8e5f1b390;  1 drivers
v0x7fd8e5f1a750_0 .net "reg2loc", 0 0, v0x7fd8e5f19000_0;  1 drivers
v0x7fd8e5f1a7e0_0 .net "regoutA", 63 0, L_0x7fd8e5c0d580;  1 drivers
v0x7fd8e5f1a870_0 .net "regoutB", 63 0, L_0x7fd8e5c06860;  1 drivers
v0x7fd8e5f1a940_0 .net "regwrite", 0 0, v0x7fd8e5f19090_0;  1 drivers
v0x7fd8e5f1aa10_0 .net "resetl", 0 0, v0x7fd8e5f1af90_0;  1 drivers
v0x7fd8e5f1aaa0_0 .net "rm", 4 0, L_0x7fd8e5f1b4b0;  1 drivers
v0x7fd8e5f1ab30_0 .net "rn", 4 0, L_0x7fd8e5f1b750;  1 drivers
v0x7fd8e5f1abc0_0 .net "signop", 1 0, v0x7fd8e5f191c0_0;  1 drivers
v0x7fd8e5f1ac90_0 .net "startpc", 63 0, v0x7fd8e5f1b270_0;  1 drivers
v0x7fd8e5f1ad20_0 .net "uncond_branch", 0 0, v0x7fd8e5f19250_0;  1 drivers
v0x7fd8e5f1adf0_0 .net "zero", 0 0, L_0x7fd8e5c0e040;  1 drivers
L_0x7fd8e5f1b390 .part v0x7fd8e5f19850_0, 0, 5;
L_0x7fd8e5f1b4b0 .part v0x7fd8e5f19850_0, 5, 5;
L_0x7fd8e5f1b590 .part v0x7fd8e5f19850_0, 0, 5;
L_0x7fd8e5f1b6b0 .part v0x7fd8e5f19850_0, 16, 5;
L_0x7fd8e5f1b750 .functor MUXZ 5, L_0x7fd8e5f1b6b0, L_0x7fd8e5f1b590, v0x7fd8e5f19000_0, C4<>;
L_0x7fd8e5f1b8b0 .part v0x7fd8e5f19850_0, 21, 11;
L_0x7fd8e5c0ddb0 .part v0x7fd8e5f19850_0, 0, 26;
L_0x7fd8e5c0de50 .functor MUXZ 64, L_0x7fd8e5c06860, v0x7fd8e5f186d0_0, v0x7fd8e5f18c00_0, C4<>;
L_0x7fd8e5c0e1e0 .functor MUXZ 64, v0x7fd8e5f15a60_0, v0x7fd8e5f16590_0, v0x7fd8e5f18d60_0, C4<>;
S_0x7fd8e5f154c0 .scope module, "ALU" "ALU" 3 116, 4 8 0, S_0x7fd8e5f15230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x7fd8e5f15680 .param/l "n" 0 4 10, +C4<00000000000000000000000001000000>;
v0x7fd8e5f15830_0 .net "ALUCtrl", 3 0, v0x7fd8e5f18b50_0;  alias, 1 drivers
v0x7fd8e5f158f0_0 .net "BusA", 63 0, L_0x7fd8e5c0d580;  alias, 1 drivers
v0x7fd8e5f159a0_0 .net "BusB", 63 0, L_0x7fd8e5c0de50;  alias, 1 drivers
v0x7fd8e5f15a60_0 .var "BusW", 63 0;
v0x7fd8e5f15b10_0 .net "Zero", 0 0, L_0x7fd8e5c0e040;  alias, 1 drivers
L_0x7fd8e68730e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd8e5f15bf0_0 .net/2u *"_ivl_0", 63 0, L_0x7fd8e68730e0;  1 drivers
E_0x7fd8e5f157d0 .event edge, v0x7fd8e5f159a0_0, v0x7fd8e5f158f0_0, v0x7fd8e5f15830_0;
L_0x7fd8e5c0e040 .delay 1 (1000,1000,1000) L_0x7fd8e5c0e040/d;
L_0x7fd8e5c0e040/d .cmp/eq 64, v0x7fd8e5f15a60_0, L_0x7fd8e68730e0;
S_0x7fd8e5f15d20 .scope module, "DataMemory" "DataMemory" 3 125, 5 5 0, S_0x7fd8e5f15230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x7fd8e5f162e0_0 .net "Address", 63 0, v0x7fd8e5f15a60_0;  alias, 1 drivers
v0x7fd8e5f163b0_0 .net "Clock", 0 0, v0x7fd8e5f1af00_0;  alias, 1 drivers
v0x7fd8e5f16440_0 .net "MemoryRead", 0 0, v0x7fd8e5f18df0_0;  alias, 1 drivers
v0x7fd8e5f164f0_0 .net "MemoryWrite", 0 0, v0x7fd8e5f18ec0_0;  alias, 1 drivers
v0x7fd8e5f16590_0 .var "ReadData", 63 0;
v0x7fd8e5f16680_0 .net "WriteData", 63 0, L_0x7fd8e5c06860;  alias, 1 drivers
v0x7fd8e5f16730 .array "memBank", 0 1023, 7 0;
E_0x7fd8e5f15f70 .event posedge, v0x7fd8e5f163b0_0;
S_0x7fd8e5f15fa0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x7fd8e5f15d20;
 .timescale -9 -12;
v0x7fd8e5f16170_0 .var "addr", 63 0;
v0x7fd8e5f16230_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x7fd8e5f16170_0;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7fd8e5f16170_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7fd8e5f16170_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7fd8e5f16170_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fd8e5f16170_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fd8e5f16170_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fd8e5f16170_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %load/vec4 v0x7fd8e5f16230_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fd8e5f16170_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7fd8e5f16730, 4, 0;
    %end;
S_0x7fd8e5f16860 .scope module, "NextPClogic" "NextPClogic" 3 85, 6 1 0, S_0x7fd8e5f15230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
L_0x7fd8e5c0d390 .functor AND 1, v0x7fd8e5f18c90_0, L_0x7fd8e5c0e040, C4<1>, C4<1>;
L_0x7fd8e5c0d400 .functor OR 1, L_0x7fd8e5c0d390, v0x7fd8e5f19250_0, C4<0>, C4<0>;
L_0x7fd8e5c0d470 .functor BUFZ 64, v0x7fd8e5f17250_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7fd8e5f16b00_0 .net "ALUZero", 0 0, L_0x7fd8e5c0e040;  alias, 1 drivers
v0x7fd8e5f16bc0_0 .net "AND0", 0 0, L_0x7fd8e5c0d390;  1 drivers
v0x7fd8e5f16c50_0 .net "Branch", 0 0, v0x7fd8e5f18c90_0;  alias, 1 drivers
v0x7fd8e5f16d00_0 .net "CurrentPC", 63 0, v0x7fd8e5f19ec0_0;  alias, 1 drivers
v0x7fd8e5f16db0_0 .net "NextPC", 63 0, L_0x7fd8e5c0d470;  alias, 1 drivers
v0x7fd8e5f16ea0_0 .net "SignExtImm64", 63 0, v0x7fd8e5f186d0_0;  alias, 1 drivers
v0x7fd8e5f16f50_0 .net "Uncondbranch", 0 0, v0x7fd8e5f19250_0;  alias, 1 drivers
v0x7fd8e5f16ff0_0 .net *"_ivl_2", 61 0, L_0x7fd8e5f1b990;  1 drivers
L_0x7fd8e6873008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd8e5f170a0_0 .net *"_ivl_4", 1 0, L_0x7fd8e6873008;  1 drivers
v0x7fd8e5f171b0_0 .net "muxControl", 0 0, L_0x7fd8e5c0d400;  1 drivers
v0x7fd8e5f17250_0 .var "muxOutput", 63 0;
v0x7fd8e5f17300_0 .net "shiftSignExt", 63 0, L_0x7fd8e5c0d2f0;  1 drivers
E_0x7fd8e5f16ab0 .event edge, v0x7fd8e5f171b0_0, v0x7fd8e5f16d00_0, v0x7fd8e5f17300_0;
L_0x7fd8e5f1b990 .part v0x7fd8e5f186d0_0, 0, 62;
L_0x7fd8e5c0d2f0 .concat [ 2 62 0 0], L_0x7fd8e6873008, L_0x7fd8e5f1b990;
S_0x7fd8e5f17440 .scope module, "RegisterFile" "RegisterFile" 3 95, 7 1 0, S_0x7fd8e5f15230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0x7fd8e5c0d580/d .functor BUFZ 64, L_0x7fd8e5c0d4e0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fd8e5c0d580 .delay 64 (2000,2000,2000) L_0x7fd8e5c0d580/d;
L_0x7fd8e5c06860/d .functor BUFZ 64, L_0x7fd8e5c066e0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fd8e5c06860 .delay 64 (2000,2000,2000) L_0x7fd8e5c06860/d;
v0x7fd8e5f176e0_0 .net "BusA", 63 0, L_0x7fd8e5c0d580;  alias, 1 drivers
v0x7fd8e5f177b0_0 .net "BusB", 63 0, L_0x7fd8e5c06860;  alias, 1 drivers
v0x7fd8e5f17860_0 .net "BusW", 63 0, L_0x7fd8e5c0e1e0;  alias, 1 drivers
v0x7fd8e5f17910_0 .net "Clk", 0 0, v0x7fd8e5f1af00_0;  alias, 1 drivers
v0x7fd8e5f179c0_0 .net "RA", 4 0, L_0x7fd8e5f1b4b0;  alias, 1 drivers
v0x7fd8e5f17aa0_0 .net "RB", 4 0, L_0x7fd8e5f1b750;  alias, 1 drivers
v0x7fd8e5f17b50_0 .net "RW", 4 0, L_0x7fd8e5f1b390;  alias, 1 drivers
v0x7fd8e5f17c00_0 .net "RegWr", 0 0, v0x7fd8e5f19090_0;  alias, 1 drivers
v0x7fd8e5f17ca0_0 .net *"_ivl_0", 63 0, L_0x7fd8e5c0d4e0;  1 drivers
v0x7fd8e5f17db0_0 .net *"_ivl_10", 6 0, L_0x7fd8e5c06780;  1 drivers
L_0x7fd8e6873098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd8e5f17e60_0 .net *"_ivl_13", 1 0, L_0x7fd8e6873098;  1 drivers
v0x7fd8e5f17f10_0 .net *"_ivl_2", 6 0, L_0x7fd8e5c06640;  1 drivers
L_0x7fd8e6873050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd8e5f17fc0_0 .net *"_ivl_5", 1 0, L_0x7fd8e6873050;  1 drivers
v0x7fd8e5f18070_0 .net *"_ivl_8", 63 0, L_0x7fd8e5c066e0;  1 drivers
v0x7fd8e5f18120 .array "registers", 0 31, 63 0;
E_0x7fd8e5f157a0 .event negedge, v0x7fd8e5f163b0_0;
L_0x7fd8e5c0d4e0 .array/port v0x7fd8e5f18120, L_0x7fd8e5c06640;
L_0x7fd8e5c06640 .concat [ 5 2 0 0], L_0x7fd8e5f1b4b0, L_0x7fd8e6873050;
L_0x7fd8e5c066e0 .array/port v0x7fd8e5f18120, L_0x7fd8e5c06780;
L_0x7fd8e5c06780 .concat [ 5 2 0 0], L_0x7fd8e5f1b750, L_0x7fd8e6873098;
S_0x7fd8e5f18240 .scope module, "SignExtender" "SignExtender" 3 107, 8 1 0, S_0x7fd8e5f15230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Instr";
    .port_info 2 /INPUT 2 "Ctrl";
v0x7fd8e5f184a0_0 .net "BusImm", 63 0, v0x7fd8e5f186d0_0;  alias, 1 drivers
v0x7fd8e5f18570_0 .net "Ctrl", 1 0, v0x7fd8e5f191c0_0;  alias, 1 drivers
v0x7fd8e5f18610_0 .net "Instr", 25 0, L_0x7fd8e5c0ddb0;  1 drivers
v0x7fd8e5f186d0_0 .var "result", 63 0;
E_0x7fd8e5f18450 .event edge, v0x7fd8e5f18570_0, v0x7fd8e5f18610_0;
S_0x7fd8e5f187d0 .scope module, "control" "control" 3 65, 9 17 0, S_0x7fd8e5f15230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x7fd8e5f18b50_0 .var "aluop", 3 0;
v0x7fd8e5f18c00_0 .var "alusrc", 0 0;
v0x7fd8e5f18c90_0 .var "branch", 0 0;
v0x7fd8e5f18d60_0 .var "mem2reg", 0 0;
v0x7fd8e5f18df0_0 .var "memread", 0 0;
v0x7fd8e5f18ec0_0 .var "memwrite", 0 0;
v0x7fd8e5f18f70_0 .net "opcode", 10 0, L_0x7fd8e5f1b8b0;  alias, 1 drivers
v0x7fd8e5f19000_0 .var "reg2loc", 0 0;
v0x7fd8e5f19090_0 .var "regwrite", 0 0;
v0x7fd8e5f191c0_0 .var "signop", 1 0;
v0x7fd8e5f19250_0 .var "uncond_branch", 0 0;
E_0x7fd8e5f18b00 .event edge, v0x7fd8e5f18f70_0;
S_0x7fd8e5f193d0 .scope module, "imem" "InstructionMemory" 3 60, 10 8 0, S_0x7fd8e5f15230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x7fd8e5f19590 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x7fd8e5f195d0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x7fd8e5f19780_0 .net "Address", 63 0, v0x7fd8e5f19ec0_0;  alias, 1 drivers
v0x7fd8e5f19850_0 .var "Data", 31 0;
E_0x7fd8e5f19730 .event edge, v0x7fd8e5f16d00_0;
    .scope S_0x7fd8e5f193d0;
T_3 ;
    %wait E_0x7fd8e5f19730;
    %delay 4000, 0;
    %load/vec4 v0x7fd8e5f19780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7fd8e5f19850_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd8e5f187d0;
T_4 ;
    %wait E_0x7fd8e5f18b00;
    %load/vec4 v0x7fd8e5f18f70_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 1160, 0, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 1672, 0, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1687, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f19000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f18df0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd8e5f18d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8e5f18c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8e5f19090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd8e5f18b50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd8e5f191c0_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd8e5f16860;
T_5 ;
    %wait E_0x7fd8e5f16ab0;
    %load/vec4 v0x7fd8e5f171b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fd8e5f16d00_0;
    %load/vec4 v0x7fd8e5f17300_0;
    %add;
    %assign/vec4 v0x7fd8e5f17250_0, 3000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fd8e5f16d00_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x7fd8e5f17250_0, 2000;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd8e5f17440;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8e5f18120, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x7fd8e5f17440;
T_7 ;
    %wait E_0x7fd8e5f157a0;
    %load/vec4 v0x7fd8e5f17c00_0;
    %load/vec4 v0x7fd8e5f17b50_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fd8e5f17860_0;
    %load/vec4 v0x7fd8e5f17b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f18120, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fd8e5f18240;
T_8 ;
    %wait E_0x7fd8e5f18450;
    %load/vec4 v0x7fd8e5f18570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x7fd8e5f18610_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd8e5f186d0_0, 0, 64;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x7fd8e5f18610_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x7fd8e5f18610_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd8e5f186d0_0, 0, 64;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7fd8e5f18610_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x7fd8e5f18610_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fd8e5f186d0_0, 0, 64;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7fd8e5f18610_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x7fd8e5f18610_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fd8e5f186d0_0, 0, 64;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fd8e5f154c0;
T_9 ;
    %wait E_0x7fd8e5f157d0;
    %load/vec4 v0x7fd8e5f15830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7fd8e5f158f0_0;
    %load/vec4 v0x7fd8e5f159a0_0;
    %and;
    %assign/vec4 v0x7fd8e5f15a60_0, 20000;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7fd8e5f158f0_0;
    %load/vec4 v0x7fd8e5f159a0_0;
    %or;
    %assign/vec4 v0x7fd8e5f15a60_0, 20000;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7fd8e5f158f0_0;
    %load/vec4 v0x7fd8e5f159a0_0;
    %add;
    %assign/vec4 v0x7fd8e5f15a60_0, 20000;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7fd8e5f158f0_0;
    %load/vec4 v0x7fd8e5f159a0_0;
    %sub;
    %assign/vec4 v0x7fd8e5f15a60_0, 20000;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fd8e5f159a0_0;
    %assign/vec4 v0x7fd8e5f15a60_0, 20000;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fd8e5f15d20;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fd8e5f16170_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x7fd8e5f16230_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7fd8e5f15fa0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x7fd8e5f16170_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x7fd8e5f16230_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7fd8e5f15fa0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x7fd8e5f16170_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x7fd8e5f16230_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7fd8e5f15fa0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x7fd8e5f16170_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x7fd8e5f16230_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7fd8e5f15fa0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x7fd8e5f16170_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fd8e5f16230_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7fd8e5f15fa0;
    %join;
    %end;
    .thread T_10;
    .scope S_0x7fd8e5f15d20;
T_11 ;
    %wait E_0x7fd8e5f15f70;
    %load/vec4 v0x7fd8e5f16440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x7fd8e5f162e0_0;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7fd8e5f16730, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8e5f16590_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd8e5f15d20;
T_12 ;
    %wait E_0x7fd8e5f15f70;
    %load/vec4 v0x7fd8e5f164f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x7fd8e5f162e0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
    %load/vec4 v0x7fd8e5f16680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fd8e5f162e0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7fd8e5f16730, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd8e5f15230;
T_13 ;
    %wait E_0x7fd8e5f157a0;
    %load/vec4 v0x7fd8e5f1aa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fd8e5f1a4a0_0;
    %assign/vec4 v0x7fd8e5f19ec0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fd8e5f1ac90_0;
    %assign/vec4 v0x7fd8e5f19ec0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fd8e5f048c0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7fd8e5f048c0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8e5f1af90_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fd8e5f1b270_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd8e5f1b1a0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd8e5f1b300_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8e5f1af90_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fd8e5f1b270_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd8e5f1af90_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x7fd8e5f1b020_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0x7fd8e5f1b020_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %load/vec4 v0x7fd8e5f1b0d0_0;
    %store/vec4 v0x7fd8e5f14f60_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x7fd8e5f15010_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x7fd8e5f15180_0, 0, 257;
    %load/vec4 v0x7fd8e5f1b1a0_0;
    %store/vec4 v0x7fd8e5f150c0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x7fd8e5f14da0;
    %join;
    %load/vec4 v0x7fd8e5f150c0_0;
    %store/vec4 v0x7fd8e5f1b1a0_0, 0, 8;
    %load/vec4 v0x7fd8e5f1b1a0_0;
    %store/vec4 v0x7fd8e5f14d00_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fd8e5f04c40_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x7fd8e5f04a70;
    %join;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fd8e5f048c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd8e5f1af00_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fd8e5f048c0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x7fd8e5f1af00_0;
    %inv;
    %store/vec4 v0x7fd8e5f1af00_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x7fd8e5f1af00_0;
    %inv;
    %store/vec4 v0x7fd8e5f1af00_0, 0, 1;
    %load/vec4 v0x7fd8e5f1b300_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7fd8e5f1b300_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fd8e5f048c0;
T_18 ;
    %wait E_0x7fd8e5f04a40;
    %load/vec4 v0x7fd8e5f1b300_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 113 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 114 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory-1.v";
