<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xczu9eg-ffvb1156-2-i-es2">
<pins>
  <pin index="0" name ="sysclk_p" iostandard="LVDS_25" loc="G21"/>
  <pin index="1" name ="sysclk_n" iostandard="LVDS_25" loc="F21"/>
  <pin index="2" name ="sysclk7425_p" iostandard="LVDS_25" loc="AK15"/>
  <pin index="3" name ="sysclk7425_n" iostandard="LVDS_25" loc="AK14"/>
  <pin index="4" name ="uart2_PL_TX" loc="F13"/>
  <pin index="5" name ="uart2_PL_RX" loc="E13"/>
  <pin index="6" name ="IIC0_SCL_MAIN" iostandard="LVCMOS33" loc="J10"/>
  <pin index="7" name ="IIC0_SDA_MAIN" iostandard="LVCMOS33" loc="J11"/>
  <pin index="8" name ="IIC1_SCL_MAIN" iostandard="LVCMOS33" loc="K20"/>
  <pin index="9" name ="IIC1_SDA_MAIN" iostandard="LVCMOS33" loc="L20"/>
  <pin index="10" name ="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc="AK8" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="11" name ="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc="AM8" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="12" name ="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc="AM9" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="13" name ="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc="AP8" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="14" name ="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc="AN8" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="15" name ="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc="AK10" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="16" name ="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc="AJ10" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="17" name ="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc="AP9" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="18" name ="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc="AN9" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="19" name ="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc="AP10" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="20" name ="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc="AP11" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="21" name ="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc="AM10" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="22" name ="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc="AL10" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="23" name ="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc="AM11" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="24" name ="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc="AL11" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="25" name ="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc="AJ7" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="26" name ="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc="AL5" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="27" name ="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc="AJ9" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="28" name ="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc="AK12" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="29" name ="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc="AJ12" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="30" name ="c0_ddr4_bg" iostandard="SSTL12_DCI" loc="AK7" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="31" name ="c0_ddr4_ck_c" iostandard="DIFF_SSTL12_DCI" loc="AP7" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="32" name ="c0_ddr4_ck_t" iostandard="DIFF_SSTL12_DCI" loc="AN7" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="33" name ="c0_ddr4_cke" iostandard="SSTL12_DCI" loc="AM3" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="34" name ="c0_ddr4_cs_n" iostandard="SSTL12_DCI" loc="AP2" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="35" name ="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="AL6" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="58" name ="c0_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="AN2" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="36" name ="c0_ddr4_dq0" iostandard="POD12_DCI" loc="AK4" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="37" name ="c0_ddr4_dq1" iostandard="POD12_DCI" loc="AK5" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="38" name ="c0_ddr4_dq2" iostandard="POD12_DCI" loc="AN4" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="39" name ="c0_ddr4_dq3" iostandard="POD12_DCI" loc="AM4" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="40" name ="c0_ddr4_dq4" iostandard="POD12_DCI" loc="AP4" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="41" name ="c0_ddr4_dq5" iostandard="POD12_DCI" loc="AP5" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="42" name ="c0_ddr4_dq6" iostandard="POD12_DCI" loc="AM5" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="43" name ="c0_ddr4_dq7" iostandard="POD12_DCI" loc="AM6" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="44" name ="c0_ddr4_dq8" iostandard="POD12_DCI" loc="AK2" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="45" name ="c0_ddr4_dq9" iostandard="POD12_DCI" loc="AK3" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="46" name ="c0_ddr4_dq10" iostandard="POD12_DCI" loc="AL1" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="47" name ="c0_ddr4_dq11" iostandard="POD12_DCI" loc="AK1" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="48" name ="c0_ddr4_dq12" iostandard="POD12_DCI" loc="AN1" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="49" name ="c0_ddr4_dq13" iostandard="POD12_DCI" loc="AM1" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="50" name ="c0_ddr4_dq14" iostandard="POD12_DCI" loc="AP3" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="51" name ="c0_ddr4_dq15" iostandard="POD12_DCI" loc="AN3" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="52" name ="c0_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc="AP6" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="53" name ="c0_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc="AL2" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="54" name ="c0_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc="AL3" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="55" name ="c0_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc="AN6" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="56" name ="c0_ddr4_odt" iostandard="SSTL12_DCI" loc="AK9" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="57" name ="c0_ddr4_reset_n" iostandard="LVCMOS18" loc="AH9" drive="8"/>
  <pin index="58" name ="CPU_RESET" iostandard="LVCMOS33" loc="AM13"/>	
  <pin index="59" name ="user_si570_sysclk_p" iostandard="DIFF_SSTL12" loc="AL8"/>
  <pin index="60" name ="user_si570_sysclk_n" iostandard="DIFF_SSTL12" loc="AL7"/> 
  <pin index="61" name ="GPIO_DIP_SW0" iostandard="LVCMOS33" loc="AN14"/>
  <pin index="62" name ="GPIO_DIP_SW1" iostandard="LVCMOS33" loc="AP14"/>
  <pin index="63" name ="GPIO_DIP_SW2" iostandard="LVCMOS33" loc="AM14"/>
  <pin index="64" name ="GPIO_DIP_SW3" iostandard="LVCMOS33" loc="AN13"/>
  <pin index="65" name ="GPIO_DIP_SW4" iostandard="LVCMOS33" loc="AN12"/>
  <pin index="66" name ="GPIO_DIP_SW5" iostandard="LVCMOS33" loc="AP12"/>
  <pin index="67" name ="GPIO_DIP_SW6" iostandard="LVCMOS33" loc="AL13"/>
  <pin index="68" name ="GPIO_DIP_SW7" iostandard="LVCMOS33" loc="AK13"/>
  <pin index="69" name ="GPIO_LED_0_LS" iostandard="LVCMOS33" loc="AG14"/>
  <pin index="70" name ="GPIO_LED_1_LS" iostandard="LVCMOS33" loc="AF13"/>
  <pin index="71" name ="GPIO_LED_2_LS" iostandard="LVCMOS33" loc="AE13"/>
  <pin index="72" name ="GPIO_LED_3_LS" iostandard="LVCMOS33" loc="AJ14"/>
  <pin index="73" name ="GPIO_LED_4_LS" iostandard="LVCMOS33" loc="AJ15"/>
  <pin index="74" name ="GPIO_LED_5_LS" iostandard="LVCMOS33" loc="AH13"/>
  <pin index="75" name ="GPIO_LED_6_LS" iostandard="LVCMOS33" loc="AH14"/>
  <pin index="76" name ="GPIO_LED_7_LS" iostandard="LVCMOS33" loc="AL12"/>
  <pin index="77" name ="GPIO_SW_C" iostandard="LVCMOS33" loc="AG13"/>		
  <pin index="78" name ="GPIO_SW_W" iostandard="LVCMOS33" loc="AF15"/>
  <pin index="79" name ="GPIO_SW_S" iostandard="LVCMOS33" loc="AE15"/>
  <pin index="80" name ="GPIO_SW_E" iostandard="LVCMOS33" loc="AE14"/>
  <pin index="81" name ="GPIO_SW_N" iostandard="LVCMOS33" loc="AG15"/>
</pins>
</part_info>
