{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 18:05:32 2018 " "Info: Processing started: Sun Jan 07 18:05:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_8 " "Info: Found entity 1: latch_8" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_8 " "Info: Elaborating entity \"latch_8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "latch_8.v(6) " "Error (10122): Verilog HDL Event Control error at latch_8.v(6): mixed single- and double-edge expressions are not supported" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qout latch_8.v(6) " "Warning (10240): Verilog HDL Always Construct warning at latch_8.v(6): inferring latch(es) for variable \"qout\", which holds its previous value in one or more paths through the always construct" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[0\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[0\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[1\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[1\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[2\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[2\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[3\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[3\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[4\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[4\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[5\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[5\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[6\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[6\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[7\] latch_8.v(6) " "Info (10041): Inferred latch for \"qout\[7\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Error: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 07 18:05:33 2018 " "Error: Processing ended: Sun Jan 07 18:05:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
