set_min_delay 10 -from clk1 -rise_from adder1 -through * -to * -rise_to core_clock -ignore_clock_latency -reset_path
