###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID eda)
#  Generated on:      Wed Jun  4 11:15:28 2025
#  Design:            CONV
#  Command:           create_ccopt_clock_tree_spec -file ../ccopt/ccopt.spec
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# The following pins are clock sources
set_ccopt_property cts_is_sdc_clock_root -pin clk true

# Clocks present at pin clk
#   clk (period 15.000ns) in timing_config CM_ideal([/home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/libs/mmmc/CONV_syn.sdc])
#   clk (period 15.000ns) in timing_config CM_ideal_cts([../sdc/CONV_syn_cts.sdc])
create_ccopt_clock_tree -name clk -source clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner DC_max -early -clock_tree clk 1.200

set_ccopt_property target_max_trans_sdc -delay_corner DC_max -late -clock_tree clk 1.200
set_ccopt_property source_max_capacitance -clock_tree clk 0.150
# Clock tree offset inferred from set_clock_latency -source assertions:
set_ccopt_property source_latency -clock_tree clk 0.000
# Clock period setting for source pin of clk
set_ccopt_property clock_period -pin clk 15

# Skew group to balance non generated clock:clk in timing_config:CM_ideal (sdc /home/host/Documents/DIC-Ventures/CONV_Low_Power/Design/05_APR/restore/place_init.globals.dat/libs/mmmc/CONV_syn.sdc)
create_ccopt_skew_group -name clk/CM_ideal -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/CM_ideal true
set_ccopt_property target_insertion_delay -skew_group clk/CM_ideal 1.000
set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal CM_ideal
set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal {DC_max DC_min}

# Skew group to balance non generated clock:clk in timing_config:CM_ideal_cts (sdc ../sdc/CONV_syn_cts.sdc)
create_ccopt_skew_group -name clk/CM_ideal_cts -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/CM_ideal_cts true
set_ccopt_property extracted_from_clock_name -skew_group clk/CM_ideal_cts clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CM_ideal_cts CM_ideal_cts
set_ccopt_property extracted_from_delay_corners -skew_group clk/CM_ideal_cts {DC_max DC_min}


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

