<!DOCTYPE html>
<html lang="en-us">
<head>
    <meta http-equiv="Content-Type" content="text/html" charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">

    <title>Go assembly language complementary reference &middot; Iskander (Alex) Sharipov technical blog</title>
    <meta name="author" content="Iskander Sharipov">
    <meta name="description" content="Technical blog about systems programming and related topics">
    
    <meta name="generator" content="Hugo 0.91.0" />
    <meta name="HandheldFriendly" content="True">
    <meta name="MobileOptimized" content="320">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=no">
    <meta name="google-site-verification" content="3arx-7OykUZQqhpkEeGzuoeRvjyl7Z13LgxXTtBB9vU" />

    <!-- RSS autodiscovery -->
    

    <link rel="shortcut icon" href="https://quasilyte.dev/blog/img/favicon.ico">
    <link rel="stylesheet" href="https://quasilyte.dev/blog/css/concatenated.css">

    <!-- Stylesheets -->
    <link rel="stylesheet" href="https://quasilyte.dev/blog/css/screen.css">
    <link rel="stylesheet" href="https://quasilyte.dev/blog/hljs-themes/wombat.css">
    

    
        <link rel="shortcut icon" type="image/x-icon" href="https://quasilyte.dev/blog/favicon.ico">
        <link rel="icon" type="image/x-icon" href="https://quasilyte.dev/blog/favicon.ico">
    

    <!-- Stylesheet for theme color -->
    <style type="text/css">
    a, a:visited {color: #33cc99;}
    .pagination a {color: #33cc99;}
    .gist .gist-file .gist-meta a:visited {color: #33cc99 !important;}
    a:focus, a:hover {color: #178b6b;}
    h1.post-title a:focus, h1.post-title a:hover, h1.blog-title a:focus, h1.blog-title a:hover {color: #178b6b;}
    .older-posts:hover, .newer-posts:hover {color: #178b6b;}
</style>
</head>

<body class="home-template">
    <header id="site-head">
	
	<h1 class="blog-title"><a href="https://quasilyte.dev/blog/">quasilyte blog</a></h1>
	
	
	<h1 class="blog-subtitle">Technical blog about systems programming and related topics</h1>
	
</header>
    
<nav class="menu" role="nav">
    <ul>
        
        	<li class="nav nav-current"><a href="/blog/tags/">[Posts by tags]</a></li>
      	
        	<li class="nav nav-current"><a href="/blog/post/faq/#report-an-issue">[Report an issue]</a></li>
      	
        	<li class="nav nav-current"><a href="/blog/post/faq/#subscribe">[Subscribe]</a></li>
      	
    </ul>
</nav>

    
    <main class="content" role="main">
    
<article class="post">
    <header>
        <h1 class="post-title">Go assembly language complementary reference</h1>
        <div class="post-meta">
            <time datetime="20 September 2017">
                20 September 2017
            </time>
        </div>
    </header>

    
    <nav id="TableOfContents">
  <ul>
    <li><a href="#third-flavour-of-x86-assembly-language">Third flavour of x86 assembly language</a></li><br>
    <li><a href="#how-to-use-this">How to use this</a></li><br>
    <li><a href="#operands-order">Operands order</a></li><br>
    <li><a href="#register-operand-rules">Register operand rules</a></li><br>
    <li><a href="#mnemonics">Mnemonics</a></li><br>
    <li><a href="#known-issues">Known issues</a></li><br>
    <li><a href="#register-names">Register names</a></li><br>
    <li><a href="#syntax-oddities">Syntax oddities</a></li><br>
    <li><a href="#forbidden-constructions">Forbidden constructions</a></li><br>
    <li><a href="#external-resources">External resources</a></li><br>
  </ul>
</nav>
    
    <section class="post-content">
        <h2 id="third-flavour-of-x86-assembly-language">Third flavour of x86 assembly language</h2>
<p>This article is heavily inspired by
<a href="http://www.imada.sdu.dk/Courses/DM18/Litteratur/IntelnATT.htm">AT&amp;T VS Intel/Microsoft</a>
assembly syntax comparison page. It helped me very much
in the past.</p>
<p>Many tools understand both AT&amp;T and Intel style assembly.
Go derived Plan9 toolchain, so you should learn <strong>third</strong>
kind of assembly language. It will not accept anything else.</p>
<p>In this document:</p>
<ul>
<li>Comparison of Plan9/Go and AT&amp;T/GNU assembly;</li>
<li>Some non-obvious details that are not described anywhere else;</li>
<li>Links to useful resources;</li>
</ul>
<p>Check <a href="#external-resources">external resources</a> for information
that is missing here.</p>
<h2 id="how-to-use-this">How to use this</h2>
<p>Most information is presented in table-like format.<br>
It&rsquo;s optimized for <code>ctrl+f</code> search over the page.</p>
<p>When you see {n} inside the text &ndash; look into <a href="#external-resources">external resources</a>
section.</p>
<h2 id="operands-order">Operands order</h2>
<p>Go assembly may resemble AT&amp;T assembly,
but there are subtle differences.
Operands order is one of them, but only for <strong>some</strong> instructions.</p>
<p>Below you can find a complete list of instructions that
have operand order that differs from AT&amp;T.</p>
<p>This list is generated from x86.csv{1} (generated by x86spec).</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-lisp" data-lang="lisp">Mnemonic | Go operands           | AT&amp;T operands
================================================
BOUNDW   | m16&amp;16, r16           | r16, m16&amp;16
BOUNDL   | m32&amp;32, r32           | r32, m32&amp;32
CMPB     | AL, imm8              | imm8, AL
CMPW     | AX, imm16             | imm16, AX
CMPL     | EAX, imm32            | imm32, EAX
CMPQ     | RAX, imm32            | imm32, RAX
CMPW     | r/m16, imm16          | imm16, r/m16
CMPW     | r/m16, imm8           | imm8, r/m16
CMPW     | r/m16, r16            | r16, r/m16
CMPL     | r/m32, imm32          | imm32, r/m32
CMPL     | r/m32, imm8           | imm8, r/m32
CMPL     | r/m32, r32            | r32, r/m32
CMPQ     | r/m64, imm32          | imm32, r/m64
CMPQ     | r/m64, imm8           | imm8, r/m64
CMPQ     | r/m64, r64            | r64, r/m64
CMPB     | r/m8, imm8            | imm8, r/m8
CMPB     | r/m8, imm8            | imm8, r/m8
CMPB     | r/m8, r8              | r8, r/m8
CMPB     | r/m8, r8              | r8, r/m8
CMPW     | r16, r/m16            | r/m16, r16
CMPL     | r32, r/m32            | r/m32, r32
CMPQ     | r64, r/m64            | r/m64, r64
CMPB     | r8, r/m8              | r/m8, r8
CMPB     | r8, r/m8              | r/m8, r8
CMPPD    | imm8, xmm1, xmm2/m128 | imm8, xmm2/m128, xmm1
CMPPS    | imm8, xmm1, xmm2/m128 | imm8, xmm2/m128, xmm1
CMPSD    | imm8, xmm1, xmm2/m64  | imm8, xmm2/m64, xmm1
CMPSS    | imm8, xmm1, xmm2/m32  | imm8, xmm2/m32, xmm1
ENTER    | 0, imm16              | imm16, <span style="color:#ae81ff">0</span>
ENTER    | 1, imm16              | imm16, <span style="color:#ae81ff">1</span>

ENTERW/ENTERL/ENTERQ | imm8b, imm16 | imm16, imm8b
</code></pre></div><p>This table is useful if you can not interpret this quote from
official manual{2}:</p>
<blockquote>
<p>&ldquo;The order of operands is from left to right in dataflow order,
just as on the 68020 but not as in MIPS documentation.&rdquo;</p>
</blockquote>
<h2 id="register-operand-rules">Register operand rules</h2>
<p>Before showing divergent instruction names, important part of
official manual{2} should be quoted and explained.</p>
<blockquote>
<p>All registers are 64 bit, but instructions access low-order 8, 16 and 32 bits
as described in the processor handbook.
For example, MOVL to AX puts a value in the low-order 32 bits
and clears the top 32 bits to zero.</p>
</blockquote>
<p>Little snippet below will demonstrate the idea:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-lisp" data-lang="lisp">Go        | AT&amp;T
================
BSWAPW AX | BSWAP %ax
BSWAPL AX | BSWAP %eax
BSWAPQ AX | BSWAP %rax
</code></pre></div><p>When instruction supports multiple operand sizes,
Plan9 assembly uses pseudo instructions like <code>BSWAP{W,L,Q}</code> above,
that specify operand size.</p>
<p>The next two sections should be easier to grasp with this knowledge.</p>
<h2 id="mnemonics">Mnemonics</h2>
<p>Many mnemonics are different from AT&amp;T.</p>
<p>With the exception of <code>RETFW/RETFL/RETFQ</code> (far ret),
instruction names differ in suffixes only.</p>
<p>AVX instructions all have Intel names. That is, we have <code>VADDPD</code> rather than <code>VADDPL</code>.</p>
<p>Instructions that have <code>CC</code> (condition) part in them historically have
different spelling in Go:</p>
<blockquote>
<p>The GNU form is CMOV{cond}{size} but the form added for Go is CMOV{size}{cond}.
So GNU&rsquo;s cmovleq is cmov-le-q while Go&rsquo;s CMOVLEQ is CMOV-L-EQ</p>
</blockquote>
<p>There is an <a href="https://github.com/golang/go/issues/20173">open issue</a> for <code>CMOVLEQ</code> instruction.
This may lead to <code>CMOVL.EQ</code> syntax in future.</p>
<blockquote>
<p>The names of conditions in all conditional instructions (J, SET)
follow the conventions of the 68020 instead of those of the Intel assembler</p>
</blockquote>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-lisp" data-lang="lisp">Go         | AT&amp;T       | Operands
==================================
BSWAPW     | BSWAP      | r16op
BSWAPL     | BSWAP      | r32op
BSWAPQ     | BSWAP      | r64op
CBW        | CBTW       |
CDQ        | CLTD       |
CDQE       | CLTQ       |
CMOVWHI    | CMOVAW     | r/m16, r16
CMOVLHI    | CMOVAL     | r/m32, r32
CMOVQHI    | CMOVAQ     | r/m64, r64
CMOVWCC    | CMOVAEW    | r/m16, r16
CMOVLCC    | CMOVAEL    | r/m32, r32
CMOVQCC    | CMOVAEQ    | r/m64, r64
CMOVWCS    | CMOVBW     | r/m16, r16
CMOVLCS    | CMOVBL     | r/m32, r32
CMOVQCS    | CMOVBQ     | r/m64, r64
CMOVWLS    | CMOVBEW    | r/m16, r16
CMOVLLS    | CMOVBEL    | r/m32, r32
CMOVQLS    | CMOVBEQ    | r/m64, r64
CMOVWEQ    | CMOVEW     | r/m16, r16
CMOVLEQ    | CMOVEL     | r/m32, r32
CMOVQEQ    | CMOVEQ     | r/m64, r64
CMOVWGT    | CMOVGW     | r/m16, r16
CMOVLGT    | CMOVGL     | r/m32, r32
CMOVQGT    | CMOVGQ     | r/m64, r64
CMOVWGE    | CMOVGEW    | r/m16, r16
CMOVLGE    | CMOVGEL    | r/m32, r32
CMOVQGE    | CMOVGEQ    | r/m64, r64
CMOVWLT    | CMOVLW     | r/m16, r16
CMOVLLT    | CMOVLL     | r/m32, r32
CMOVQLT    | CMOVLQ     | r/m64, r64
CMOVWLE    | CMOVLEW    | r/m16, r16
CMOVLLE    | CMOVLEL    | r/m32, r32
CMOVQLE    | CMOVLEQ    | r/m64, r64
CMOVWNE    | CMOVNEW    | r/m16, r16
CMOVLNE    | CMOVNEL    | r/m32, r32
CMOVQNE    | CMOVNEQ    | r/m64, r64
CMOVWOC    | CMOVNOW    | r/m16, r16
CMOVLOC    | CMOVNOL    | r/m32, r32
CMOVQOC    | CMOVNOQ    | r/m64, r64
CMOVWPC    | CMOVNPW    | r/m16, r16
CMOVLPC    | CMOVNPL    | r/m32, r32
CMOVQPC    | CMOVNPQ    | r/m64, r64
CMOVWPL    | CMOVNSW    | r/m16, r16
CMOVLPL    | CMOVNSL    | r/m32, r32
CMOVQPL    | CMOVNSQ    | r/m64, r64
CMOVWOS    | CMOVOW     | r/m16, r16
CMOVLOS    | CMOVOL     | r/m32, r32
CMOVQOS    | CMOVOQ     | r/m64, r64
CMOVWPS    | CMOVPW     | r/m16, r16
CMOVLPS    | CMOVPL     | r/m32, r32
CMOVQPS    | CMOVPQ     | r/m64, r64
CMOVWMI    | CMOVSW     | r/m16, r16
CMOVLMI    | CMOVSL     | r/m32, r32
CMOVQMI    | CMOVSQ     | r/m64, r64
CQO        | CQTO       |
CVTPL2PD   | CVTDQ2PD   | xmm2/m64, xmm1
CVTPL2PS   | CVTDQ2PS   | xmm2/m128, xmm1
CVTPD2PL   | CVTPD2DQ   | xmm2/m128, xmm1
CVTPS2PL   | CVTPS2DQ   | xmm2/m128, xmm1
CVTSD2SL   | CVTSD2SI   | xmm2/m64, r32
CVTSD2SL   | CVTSD2SIQ  | xmm2/m64, r64
CVTSL2SD   | CVTSI2SDL  | r/m32, xmm1
CVTSQ2SD   | CVTSI2SDQ  | r/m64, xmm1
CVTSL2SS   | CVTSI2SSL  | r/m32, xmm1
CVTSQ2SS   | CVTSI2SSQ  | r/m64, xmm1
CVTSS2SL   | CVTSS2SI   | xmm2/m32, r32
CVTSS2SL   | CVTSS2SIQ  | xmm2/m32, r64
CVTTPD2PL  | CVTTPD2DQ  | xmm2/m128, xmm1
CVTTPS2PL  | CVTTPS2DQ  | xmm2/m128, xmm1
CVTTSD2SL  | CVTTSD2SI  | xmm2/m64, r32
CVTTSD2SL  | CVTTSD2SIQ | xmm2/m64, r64
CVTTSS2SL  | CVTTSS2SI  | xmm2/m32, r32
CVTTSS2SL  | CVTTSS2SIQ | xmm2/m32, r64
CWD        | CWTD       |
CWDE       | CWTL       |
FADDD      | FADD       | ST(i)<span style="color:#f92672">,</span> ST(<span style="color:#ae81ff">0</span>)
FADDD      | FADD       | ST(<span style="color:#ae81ff">0</span>)<span style="color:#f92672">,</span> ST(i)
FADDD      | FADDS      | m32fp
FADDD      | FADDL      | m64fp
FADDDP     | FADDP      |
FADDDP     | FADDP      | ST(<span style="color:#ae81ff">0</span>)<span style="color:#f92672">,</span> ST(i)
FCOMD      | FCOM       |
FCOMD      | FCOM       | ST(i)
FCOMD      | FCOMS      | m32fp
FCOMD      | FCOML      | m64fp
FCOMFP     | FCOMPS     | m32fp
FDIVD      | FDIV       | ST(i)<span style="color:#f92672">,</span> ST(<span style="color:#ae81ff">0</span>)
FDIVD      | FDIVR      | ST(<span style="color:#ae81ff">0</span>)<span style="color:#f92672">,</span> ST(i)
FDIVD      | FDIVS      | m32fp
FDIVD      | FDIVL      | m64fp
FDIVD      | FDIV       | ST(<span style="color:#ae81ff">0</span>)<span style="color:#f92672">,</span> ST(i)
FDIVFR     | FDIVRS     | m32fp
LOOPEQ     | LOOPE      | rel8
MASKMOVOU  | MASKMOVDQU | xmm2, xmm1
MOVQ       | MOVABSQ    | moffs64, RAX
MOVQ       | MOVABSQ    | RAX, moffs64
MOVQ       | MOVABSQ    | imm64, r64op
MOVQ       | MOVDQ2Q    | xmm2, mm1
MOVO       | MOVDQA     | xmm2/m128, xmm1
MOVO       | MOVDQA     | xmm1, xmm2/m128
MOVOU      | MOVDQU     | xmm2/m128, xmm1
MOVOU      | MOVDQU     | xmm1, xmm2/m128
MOVNTO     | MOVNTDQ    | xmm1, m128
MOVQOZX    | MOVQ2DQ    | mm2, xmm1
MOVBWSX    | MOVSBW     | r/m8, r16
MOVWLSX    | MOVSWL     | r/m16, r32
MOVBLSX    | MOVSBL     | r/m8, r32
MOVWQSX    | MOVSWQ     | r/m16, r64
MOVBQSX    | MOVSBQ     | r/m8, r64
MOVWQSX    | MOVSXDW    | r/m32, r16
MOVLQSX    | MOVSXDL    | r/m32, r32
MOVLQSX    | MOVSLQ     | r/m32, r64
MOVBWZX    | MOVZBW     | r/m8, r16
MOVWLZX    | MOVZWL     | r/m16, r32
MOVBLZX    | MOVZBL     | r/m8, r32
MOVWQZX    | MOVZWQ     | r/m16, r64
MOVBQZX    | MOVZBQ     | r/m8, r64
PACKSSLW   | PACKSSDW   | mm2/m64, mm1
PACKSSLW   | PACKSSDW   | xmm2/m128, xmm1
PADDL      | PADDD      | mm2/m64, mm1
PADDL      | PADDD      | xmm2/m128, xmm1
PCMPEQL    | PCMPEQD    | mm2/m64, mm1
PCMPEQL    | PCMPEQD    | xmm2/m128, xmm1
PCMPGTL    | PCMPGTD    | mm2/m64, mm1
PCMPGTL    | PCMPGTD    | xmm2/m128, xmm1
PMADDWL    | PMADDWD    | mm2/m64, mm1
PMADDWL    | PMADDWD    | xmm2/m128, xmm1
PMULULQ    | PMULUDQ    | mm2/m64, mm1
PMULULQ    | PMULUDQ    | xmm2/m128, xmm1
PSLLL      | PSLLD      | mm2/m64, mm1
PSLLL      | PSLLD      | imm8, mm2
PSLLL      | PSLLD      | xmm2/m128, xmm1
PSLLL      | PSLLD      | imm8, xmm2
PSLLO      | PSLLDQ     | imm8, xmm2
PSRAL      | PSRAD      | mm2/m64, mm1
PSRAL      | PSRAD      | imm8, mm2
PSRAL      | PSRAD      | xmm2/m128, xmm1
PSRAL      | PSRAD      | imm8, xmm2
PSRLL      | PSRLD      | mm2/m64, mm1
PSRLL      | PSRLD      | imm8, mm2
PSRLL      | PSRLD      | xmm2/m128, xmm1
PSRLL      | PSRLD      | imm8, xmm2
PSRLO      | PSRLDQ     | imm8, xmm2
PSUBL      | PSUBD      | mm2/m64, mm1
PSUBL      | PSUBD      | xmm2/m128, xmm1
PUNPCKHLQ  | PUNPCKHDQ  | mm2/m64, mm1
PUNPCKHLQ  | PUNPCKHDQ  | xmm2/m128, xmm1
PUNPCKHWL  | PUNPCKHWD  | mm2/m64, mm1
PUNPCKHWL  | PUNPCKHWD  | xmm2/m128, xmm1
PUNPCKLLQ  | PUNPCKLDQ  | mm2/m32, mm1
PUNPCKLLQ  | PUNPCKLDQ  | xmm2/m128, xmm1
PUNPCKLWL  | PUNPCKLWD  | mm2/m32, mm1
PUNPCKLWL  | PUNPCKLWD  | xmm2/m128, xmm1
SETHI      | SETA       | r/m8
SETCC      | SETAE      | r/m8
SETCS      | SETB       | r/m8
SETLS      | SETBE      | r/m8
SETCS      | SETC       | r/m8
SETEQ      | SETE       | r/m8
SETGT      | SETG       | r/m8
SETLT      | SETL       | r/m8
SETLS      | SETNA      | r/m8
SETCS      | SETNAE     | r/m8
SETCC      | SETNB      | r/m8
SETHI      | SETNBE     | r/m8
SETCC      | SETNC      | r/m8
SETLE      | SETNG      | r/m8
SETLT      | SETNGE     | r/m8
SETGE      | SETNL      | r/m8
SETGT      | SETNLE     | r/m8
SETOC      | SETNO      | r/m8
SETPC      | SETNP      | r/m8
SETPL      | SETNS      | r/m8
SETNE      | SETNZ      | r/m8
SETOS      | SETO       | r/m8
SETPS      | SETP       | r/m8
SETPS      | SETPE      | r/m8
SETPC      | SETPO      | r/m8
SETMI      | SETS       | r/m8
SETEQ      | SETZ       | r/m8
SHLW       | SHLDW      | CL, r16, r/m16
SHLW       | SHLDW      | imm8, r16, r/m16
SHLL       | SHLDL      | CL, r32, r/m32
SHLL       | SHLDL      | imm8, r32, r/m32
SHLQ       | SHLDQ      | CL, r64, r/m64
SHLQ       | SHLDQ      | imm8, r64, r/m64
SHRW       | SHRDW      | CL, r16, r/m16
SHRW       | SHRDW      | imm8, r16, r/m16
SHRL       | SHRDL      | CL, r32, r/m32
SHRL       | SHRDL      | imm8, r32, r/m32
SHRQ       | SHRDQ      | CL, r64, r/m64
SHRQ       | SHRDQ      | imm8, r64, r/m64

SYSRET            | SYSRETW/SYSRETL/SYSRETL |
RETFW/RETFL/RETFQ | LRETW/LRETL/LRETL       | imm16u
</code></pre></div><p>For some instructions there are aliases available.<br>
They are undocumented.</p>
<p>To get up-to-date list of aliases, inspect <a href="https://github.com/golang/go/blob/master/src/cmd/asm/internal/arch/arch.go">arch.go</a>
<code>archX86</code> function.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-go" data-lang="go"><span style="color:#75715e">/* file &#34;arch.go&#34; */</span>

<span style="color:#75715e">// alias &#34;MASKMOVDQU&#34;-&gt;&#34;MASKMOVOU&#34;
</span><span style="color:#75715e"></span><span style="color:#a6e22e">instructions</span>[<span style="color:#e6db74">&#34;MASKMOVDQU&#34;</span>] = <span style="color:#a6e22e">x86</span>.<span style="color:#a6e22e">AMASKMOVOU</span>
<span style="color:#75715e">// alias &#34;MOVD&#34;-&gt;&#34;MOVQ&#34;
</span><span style="color:#75715e"></span><span style="color:#a6e22e">instructions</span>[<span style="color:#e6db74">&#34;MOVD&#34;</span>] = <span style="color:#a6e22e">x86</span>.<span style="color:#a6e22e">AMOVQ</span>
<span style="color:#75715e">// ... more aliases
</span></code></pre></div><p><a href="/blog/files/go_x86_aliases.txt">Go 1.9 x86 alias list</a> file is provided for convenience.</p>
<p>As of June 2018, x86.csv mentioned above does not provide correct syntax for some Go instructions.</p>
<h2 id="known-issues">Known issues</h2>
<p>List below is a hand-written collection of known issues:</p>
<ul>
<li><code>FIADD m16int</code> is <code>FADDW</code>, but disassembled as <code>FIADD</code></li>
<li><code>FIADD m32int</code> is <code>FADDL</code>, but disassembled as <code>FIADD</code></li>
<li><a href="https://github.com/golang/go/issues/20111">Issue 20111</a>: <code>CMOVLGE</code> and <code>CMOVQGE</code> as <code>CMOVGE</code></li>
<li><a href="https://github.com/golang/go/issues/23386">Issue 23386</a>: <code>FSAVE</code> assembled into <code>FNSAVE</code>; Real <code>FSAVE</code> is not implemented</li>
</ul>
<h2 id="register-names">Register names</h2>
<p>Tables below map AT&amp;T &lt;=&gt; Go register names.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-lisp" data-lang="lisp">%ah &lt;=&gt; AH
%bh &lt;=&gt; BH
%ch &lt;=&gt; CH
%dh &lt;=&gt; DH

%al &lt;=&gt; AL
%bl &lt;=&gt; BL
%cl &lt;=&gt; CL
%dl &lt;=&gt; DL

%sil       &lt;=&gt; SIB
%dil       &lt;=&gt; DIB
%bpl       &lt;=&gt; BPB
%spl       &lt;=&gt; SPB
%r8b-%r15b &lt;=&gt; R8B-R15B

%xmm0-%xmm31 &lt;=&gt; X0-X31
%ymm0-%ymm31 &lt;=&gt; Y0-Y31
%zmm0-%zmm31 &lt;=&gt; Z0-Z31

%k0-%k7 &lt;=&gt; K0-K7

%st0-%st7 &lt;=&gt; F0-F7
%mm0-%mm7 &lt;=&gt; M0-M7

%cs, %ss, %ds, %es, %ds, %gs &lt;=&gt; CS, SS, DS, ES, DS, GS

%cr0-%cr7 &lt;=&gt; CR0-CR7
%db0-%db7 &lt;=&gt; DR0-DR7
%tr0-%tr7 &lt;=&gt; TR0-TR7

<span style="color:#75715e">;; TODO: GDTR, IDTR, LDTR, MSG, TASK</span>
<span style="color:#75715e">;; TODO: TLS</span>
</code></pre></div><p>Notes:</p>
<ul>
<li>High 16 <code>xmm</code>/<code>ymm</code>, all <code>zmm</code> and <code>k</code> registers are enabled in AVX512{4}</li>
<li>The exact count of defined <code>CR</code>, <code>DR</code> and <code>TR</code> register may vary (up to 16);</li>
</ul>
<p>In <strong>64-bit</strong> mode you can not use instructions with <code>Q</code> suffix.
Effectively, this means that you can not treat registers like <code>AX</code> as 64-bit wide.
Read about <code>GOARCH</code>{3} for more information.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-lisp" data-lang="lisp">32-bit    | 64-bit only 
=======================
%eax      | %rax     &lt;=&gt; AX
%ecx      | %rcx     &lt;=&gt; CX
%edx      | %rdc     &lt;=&gt; DX
%ebx      | %rbx     &lt;=&gt; BX
%esp      | %rsp     &lt;=&gt; SP
%sbp      | %rbp     &lt;=&gt; BP
%esi      | %rsi     &lt;=&gt; SI
%edi      | %rdi     &lt;=&gt; DI
%r8d-r15d | %r8-%r15 &lt;=&gt; R8-R15
</code></pre></div><h2 id="syntax-oddities">Syntax oddities</h2>
<ol>
<li>
<p>The <code>REG0:REG1</code> syntax expands into 2 register operands, in reverse order.<br>
So, <code>MOVL AX:DX</code> becomes <code>MOVL DX, AX</code>.<br>
The latter syntax is recommended.</p>
</li>
<li>
<p>It&rsquo;s almost always OK to add <code>*</code> in front of register.<br>
<code>MOVL *DX, *AX</code> is the same as <code>MOVL DX, AX</code>.</p>
</li>
</ol>
<h2 id="forbidden-constructions">Forbidden constructions</h2>
<ol>
<li>
<p>You can not use SIB addressing without explicit S-scale.<br>
<a href="https://github.com/golang/go/issues/21860">Issue 21860</a> mentions this restriction.</p>
</li>
<li>
<p>Immediate operands are typed. They can be either signed or unsigned. You can not use negative constant arguments for instruction if it has &ldquo;unsigned&rdquo; immediate restriction.<br>
<a href="https://github.com/golang/go/issues/21528">Proposal 21528</a> has discussion on related subject.</p>
</li>
<li>
<p>Pseudo register <code>IZ</code> (<code>%riz</code>, <code>%eiz</code>) does not exist.<br>
<a href="https://github.com/golang/go/issues/18792">Issue 18792</a>, although indirectly, confirms that.</p>
</li>
</ol>
<h2 id="external-resources">External resources</h2>
<p>This is &ldquo;further reading&rdquo; section.</p>
<ul>
<li>[1] My <a href="/blog/files/x86_2.csv">x86.csv v0.2</a> copy.</li>
<li>Public, but &ldquo;unstable&rdquo; <a href="https://github.com/golang/arch/blob/master/x86/x86.csv">x86.csv</a></li>
<li>[2] <a href="https://9p.io/sys/doc/asm.html">Manual for the Plan 9 assembler</a> by Rob Pike.</li>
<li><a href="https://golang.org/doc/asm">Quick Guide to Go&rsquo;s Assembler</a> from go docs.</li>
<li>[3] <a href="https://golang.org/doc/install/source#environment">Go build docs: environment variables</a>.</li>
<li>[4] <a href="https://github.com/golang/go/issues/22779">AVX512 design</a>.</li>
</ul>

    </section>

    
    <section class="post-tags" style="padding-bottom:60px;">
        <div class="post-meta tags">
            <i class="fa fa-fw fa-tag"></i>
            
                
                <a href="https://quasilyte.dev/blog/tags/go">[go] </a>
            
                
                <a href="https://quasilyte.dev/blog/tags/asm">[asm] </a>
            
                
                <a href="https://quasilyte.dev/blog/tags/plan9">[plan9] </a>
            
                
                <a href="https://quasilyte.dev/blog/tags/reference">[reference] </a>
            
        </div>
    </section>
    
    
    <section class="share">
    <p class="backtotop"><a data-scroll href="#site-head"><i class="fa fa-lg fa-fw fa-angle-double-up"></i></a><a data-scroll class="backtotoptext" href="#site-head"> Back to top</a></p>
    <p class="info prompt">Share</p>
    <a href="http://twitter.com/share?text=Go%20assembly%20language%20complementary%20reference&url=https%3a%2f%2fquasilyte.dev%2fblog%2fpost%2fgo-asm-complementary-reference%2f" title="Share on Twitter"
        onclick="window.open(this.href, 'twitter-share', 'width=550,height=235');return false;">
        <i class="fa fa-2x fa-fw fa-twitter-square"></i> <span class="hidden">Twitter</span>
    </a>
    <a href="https://www.facebook.com/sharer/sharer.php?u=https%3a%2f%2fquasilyte.dev%2fblog%2fpost%2fgo-asm-complementary-reference%2f" title="Share on Facebook"
        onclick="window.open(this.href, 'facebook-share','width=580,height=296');return false;">
        <i class="fa fa-2x fa-fw fa-facebook-square" style="margin-left: -8px"></i> <span class="hidden">Facebook</span>
    </a>
    <a href="https://plus.google.com/share?url=https%3a%2f%2fquasilyte.dev%2fblog%2fpost%2fgo-asm-complementary-reference%2f" title="Share on Google+"
       onclick="window.open(this.href, 'google-plus-share', 'width=490,height=530');return false;">
        <i class="fa fa-2x fa-fw fa-google-plus-square" style="margin-left: -8px"></i> <span class="hidden">Google+</span>
    </a>
</section>

    <footer class="post-footer">
        <section class="author">
    <div class="authorimage" style="background: url(https://quasilyte.dev/blog/img/avatar.jpg)"></div>
    <h4>Iskander Sharipov</h4>
    <p class="bio">Lisper that got lost in a gophers land</p>
    <p class="meta">
      
    </p>
</section>
    </footer>
    
</article>

    </main>

    <footer class="site-footer">
	<div class="inner">
		<section class="footer-social">
      
      <a href="//twitter.com/quasilyte" target="_blank" title="Twitter"><i class="fa fa-2x fa-fw fa-twitter"></i> <span class="hidden">Twitter</span></a>&nbsp;
      
      
      <a href="//www.linkedin.com/in/quasilyte" target="_blank" title="linkedIn"><i class="fa fa-2x fa-fw fa-linkedin"></i> <span class="hidden">LinkedIn</span></a>&nbsp;
      
      
      
      
      
      <a href="//github.com/quasilyte" target="_blank" title="GitHub"><i class="fa fa-2x fa-fw fa-github"></i> <span class="hidden">GitHub</span></a>&nbsp;
      
      
      
      
  </section>

		<section class="copyright">&copy; 2022 <a href="https://quasilyte.dev/blog/">Iskander Sharipov</a>. Released under the MIT license.</section>
	</div>
</footer>

    <script src="https://quasilyte.dev/blog/jquery.min.js"></script>
<script src="https://quasilyte.dev/blog/js/index.js"></script>
<script src="https://quasilyte.dev/blog/js/smooth-scroll.min.js"></script>
<script src="https://quasilyte.dev/blog/highlight.pack.js"></script>


<script>
    smoothScroll.init({
        speed: 800,
        easing: 'easeInOutCubic',
        updateURL: false,
        offset: 125,
    });
</script>
<script>hljs.initHighlightingOnLoad();</script>


</body>
</html>