# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3l C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3l 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 14:58:41 on Jun 17,2019
# vcom -reportprogress 300 -2008 -explicit -work postlayout D:/Trainee/APK/AHWR interlock/designer/impl1/code_5_d_ba.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity code_5_d
# -- Compiling architecture DEF_ARCH of code_5_d
# End time: 14:58:41 on Jun 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 14:58:41 on Jun 17,2019
# vcom -reportprogress 300 -2008 -explicit -work postlayout D:/Trainee/APK/AHWR interlock/stimulus/code_5_d_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity code_5_d_test
# -- Compiling architecture behavioral of code_5_d_test
# End time: 14:58:41 on Jun 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3l -L postlayout -t 1ps -sdfmax /code_5_d_0=D:/Trainee/APK/AHWR interlock/designer/impl1/code_5_d_ba.sdf postlayout.code_5_d_test 
# Start time: 14:58:41 on Jun 17,2019
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading postlayout.code_5_d_test(behavioral)
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# usage: sdfcom [ options ] source-file output-file
# 
# Options:
# 
#   -32                 Run in 32-bit mode
# 
#   -64                 Run in 64-bit mode
# 
#   -mindelays          Use minimum timing from min:typ:max expressions
# 
#   -typdelays          Use typical timing from min:typ:max expressions (default)
# 
#   -maxdelays          Use maximum timing from min:typ:max expressions
# 
#   -delayscale <val>   Scale delays by the specified value
# 
#   -nocompress         Don't compress the resulting output file
# 
#   -suppress <msg(s)>  Suppress comma-separed list of error/warning messages
# 
# Loading postlayout.code_5_d(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3l.vtables
# Loading proasic3l.ioin_ib(vital_act)
# Loading proasic3l.nor3c(vital_act)
# Loading proasic3l.nor2a(vital_act)
# Loading proasic3l.iopad_in(vital_act)
# Loading proasic3l.or3(vital_act)
# Loading proasic3l.nor2b(vital_act)
# Loading proasic3l.aoi1b(vital_act)
# Loading proasic3l.iopad_tri(vital_act)
# Loading proasic3l.iotri_ob_eb(vital_act)
# Loading proasic3l.ulsicc_int(vital_act)
# Loading proasic3l.gnd(vital_act)
# Loading proasic3l.vcc(vital_act)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
# End time: 14:58:48 on Jun 17,2019, Elapsed time: 0:00:07
# Errors: 2, Warnings: 0
