// Code generated by svdxgen; DO NOT EDIT.

//go:build stm32g471xx

// Package syscfg provides access to the registers of the SYSCFG peripheral.
//
// Instances:
//
//	SYSCFG  SYSCFG_BASE  APB2  -  System configuration controller
//
// Registers:
//
//	0x000 32  MEMRMP     Remap Memory register
//	0x004 32  CFGR1      peripheral mode configuration register
//	0x008 32  EXTICR[4]  select GPIO port for EXTI line (4 x 4bit)
//	0x018 32  SCSR       CCM SRAM control and status register
//	0x01C 32  CFGR2      configuration register 2
//	0x020 32  SWPR       SRAM Write protection register 1
//	0x024 32  SKR        SRAM2 Key Register
//
// Import:
//
//	github.com/embeddedgo/stm32/p/bus
//	github.com/embeddedgo/stm32/p/mmap
package syscfg

const (
	MEM_MODE MEMRMP = 0x07 << 0 //+ Memory mapping selection
	FB_mode  MEMRMP = 0x01 << 8 //+ User Flash Bank mode
)

const (
	MEM_MODEn = 0
	FB_moden  = 8
)

const (
	BOOSTEN     CFGR1 = 0x01 << 8  //+ BOOSTEN
	ANASWVDD    CFGR1 = 0x01 << 9  //+ GPIO analog switch control voltage selection
	I2C_PB6_FMP CFGR1 = 0x01 << 16 //+ FM+ drive capability on PB6
	I2C_PB7_FMP CFGR1 = 0x01 << 17 //+ FM+ drive capability on PB6
	I2C_PB8_FMP CFGR1 = 0x01 << 18 //+ FM+ drive capability on PB6
	I2C_PB9_FMP CFGR1 = 0x01 << 19 //+ FM+ drive capability on PB6
	I2C1_FMP    CFGR1 = 0x01 << 20 //+ I2C1 FM+ drive capability enable
	I2C2_FMP    CFGR1 = 0x01 << 21 //+ I2C1 FM+ drive capability enable
	I2C3_FMP    CFGR1 = 0x01 << 22 //+ I2C1 FM+ drive capability enable
	I2C4_FMP    CFGR1 = 0x01 << 23 //+ I2C1 FM+ drive capability enable
	FPU_IE      CFGR1 = 0x3F << 26 //+ FPU Interrupts Enable
)

const (
	BOOSTENn     = 8
	ANASWVDDn    = 9
	I2C_PB6_FMPn = 16
	I2C_PB7_FMPn = 17
	I2C_PB8_FMPn = 18
	I2C_PB9_FMPn = 19
	I2C1_FMPn    = 20
	I2C2_FMPn    = 21
	I2C3_FMPn    = 22
	I2C4_FMPn    = 23
	FPU_IEn      = 26
)

const (
	CCMER  SCSR = 0x01 << 0 //+ CCM SRAM Erase
	CCMBSY SCSR = 0x01 << 1 //+ CCM SRAM busy by erase operation
)

const (
	CCMERn  = 0
	CCMBSYn = 1
)

const (
	CLL  CFGR2 = 0x01 << 0 //+ Core Lockup Lock
	SPL  CFGR2 = 0x01 << 1 //+ SRAM Parity Lock
	PVDL CFGR2 = 0x01 << 2 //+ PVD Lock
	ECCL CFGR2 = 0x01 << 3 //+ ECC Lock
	SPF  CFGR2 = 0x01 << 8 //+ SRAM Parity Flag
)

const (
	CLLn  = 0
	SPLn  = 1
	PVDLn = 2
	ECCLn = 3
	SPFn  = 8
)

const (
	Page0_WP  SWPR = 0x01 << 0  //+ Write protection
	Page1_WP  SWPR = 0x01 << 1  //+ Write protection
	Page2_WP  SWPR = 0x01 << 2  //+ Write protection
	Page3_WP  SWPR = 0x01 << 3  //+ Write protection
	Page4_WP  SWPR = 0x01 << 4  //+ Write protection
	Page5_WP  SWPR = 0x01 << 5  //+ Write protection
	Page6_WP  SWPR = 0x01 << 6  //+ Write protection
	Page7_WP  SWPR = 0x01 << 7  //+ Write protection
	Page8_WP  SWPR = 0x01 << 8  //+ Write protection
	Page9_WP  SWPR = 0x01 << 9  //+ Write protection
	Page10_WP SWPR = 0x01 << 10 //+ Write protection
	Page11_WP SWPR = 0x01 << 11 //+ Write protection
	Page12_WP SWPR = 0x01 << 12 //+ Write protection
	Page13_WP SWPR = 0x01 << 13 //+ Write protection
	Page14_WP SWPR = 0x01 << 14 //+ Write protection
	Page15_WP SWPR = 0x01 << 15 //+ Write protection
	Page16_WP SWPR = 0x01 << 16 //+ Write protection
	Page17_WP SWPR = 0x01 << 17 //+ Write protection
	Page18_WP SWPR = 0x01 << 18 //+ Write protection
	Page19_WP SWPR = 0x01 << 19 //+ Write protection
	Page20_WP SWPR = 0x01 << 20 //+ Write protection
	Page21_WP SWPR = 0x01 << 21 //+ Write protection
	Page22_WP SWPR = 0x01 << 22 //+ Write protection
	Page23_WP SWPR = 0x01 << 23 //+ Write protection
	Page24_WP SWPR = 0x01 << 24 //+ Write protection
	Page25_WP SWPR = 0x01 << 25 //+ Write protection
	Page26_WP SWPR = 0x01 << 26 //+ Write protection
	Page27_WP SWPR = 0x01 << 27 //+ Write protection
	Page28_WP SWPR = 0x01 << 28 //+ Write protection
	Page29_WP SWPR = 0x01 << 29 //+ Write protection
	Page30_WP SWPR = 0x01 << 30 //+ Write protection
	Page31_WP SWPR = 0x01 << 31 //+ Write protection
)

const (
	Page0_WPn  = 0
	Page1_WPn  = 1
	Page2_WPn  = 2
	Page3_WPn  = 3
	Page4_WPn  = 4
	Page5_WPn  = 5
	Page6_WPn  = 6
	Page7_WPn  = 7
	Page8_WPn  = 8
	Page9_WPn  = 9
	Page10_WPn = 10
	Page11_WPn = 11
	Page12_WPn = 12
	Page13_WPn = 13
	Page14_WPn = 14
	Page15_WPn = 15
	Page16_WPn = 16
	Page17_WPn = 17
	Page18_WPn = 18
	Page19_WPn = 19
	Page20_WPn = 20
	Page21_WPn = 21
	Page22_WPn = 22
	Page23_WPn = 23
	Page24_WPn = 24
	Page25_WPn = 25
	Page26_WPn = 26
	Page27_WPn = 27
	Page28_WPn = 28
	Page29_WPn = 29
	Page30_WPn = 30
	Page31_WPn = 31
)

const (
	KEY SKR = 0xFF << 0 //+ SRAM2 Key for software erase
)

const (
	KEYn = 0
)
