#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C_I2C_FF */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* I2C_SCL */
I2C_SCL__0__MASK EQU 0x10
I2C_SCL__0__PC EQU CYREG_PRT12_PC4
I2C_SCL__0__PORT EQU 12
I2C_SCL__0__SHIFT EQU 4
I2C_SCL__AG EQU CYREG_PRT12_AG
I2C_SCL__BIE EQU CYREG_PRT12_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT12_BYP
I2C_SCL__DM0 EQU CYREG_PRT12_DM0
I2C_SCL__DM1 EQU CYREG_PRT12_DM1
I2C_SCL__DM2 EQU CYREG_PRT12_DM2
I2C_SCL__DR EQU CYREG_PRT12_DR
I2C_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SCL__MASK EQU 0x10
I2C_SCL__PORT EQU 12
I2C_SCL__PRT EQU CYREG_PRT12_PRT
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT12_PS
I2C_SCL__SHIFT EQU 4
I2C_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SCL__SLW EQU CYREG_PRT12_SLW

/* I2C_SDA */
I2C_SDA__0__MASK EQU 0x20
I2C_SDA__0__PC EQU CYREG_PRT12_PC5
I2C_SDA__0__PORT EQU 12
I2C_SDA__0__SHIFT EQU 5
I2C_SDA__AG EQU CYREG_PRT12_AG
I2C_SDA__BIE EQU CYREG_PRT12_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT12_BYP
I2C_SDA__DM0 EQU CYREG_PRT12_DM0
I2C_SDA__DM1 EQU CYREG_PRT12_DM1
I2C_SDA__DM2 EQU CYREG_PRT12_DM2
I2C_SDA__DR EQU CYREG_PRT12_DR
I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SDA__MASK EQU 0x20
I2C_SDA__PORT EQU 12
I2C_SDA__PRT EQU CYREG_PRT12_PRT
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT12_PS
I2C_SDA__SHIFT EQU 5
I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SDA__SLW EQU CYREG_PRT12_SLW

/* d_c */
d_c__0__MASK EQU 0x02
d_c__0__PC EQU CYREG_PRT12_PC1
d_c__0__PORT EQU 12
d_c__0__SHIFT EQU 1
d_c__AG EQU CYREG_PRT12_AG
d_c__BIE EQU CYREG_PRT12_BIE
d_c__BIT_MASK EQU CYREG_PRT12_BIT_MASK
d_c__BYP EQU CYREG_PRT12_BYP
d_c__DM0 EQU CYREG_PRT12_DM0
d_c__DM1 EQU CYREG_PRT12_DM1
d_c__DM2 EQU CYREG_PRT12_DM2
d_c__DR EQU CYREG_PRT12_DR
d_c__INP_DIS EQU CYREG_PRT12_INP_DIS
d_c__MASK EQU 0x02
d_c__PORT EQU 12
d_c__PRT EQU CYREG_PRT12_PRT
d_c__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
d_c__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
d_c__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
d_c__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
d_c__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
d_c__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
d_c__PS EQU CYREG_PRT12_PS
d_c__SHIFT EQU 1
d_c__SIO_CFG EQU CYREG_PRT12_SIO_CFG
d_c__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
d_c__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
d_c__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
d_c__SLW EQU CYREG_PRT12_SLW

/* ncs */
ncs__0__MASK EQU 0x01
ncs__0__PC EQU CYREG_PRT12_PC0
ncs__0__PORT EQU 12
ncs__0__SHIFT EQU 0
ncs__AG EQU CYREG_PRT12_AG
ncs__BIE EQU CYREG_PRT12_BIE
ncs__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ncs__BYP EQU CYREG_PRT12_BYP
ncs__DM0 EQU CYREG_PRT12_DM0
ncs__DM1 EQU CYREG_PRT12_DM1
ncs__DM2 EQU CYREG_PRT12_DM2
ncs__DR EQU CYREG_PRT12_DR
ncs__INP_DIS EQU CYREG_PRT12_INP_DIS
ncs__MASK EQU 0x01
ncs__PORT EQU 12
ncs__PRT EQU CYREG_PRT12_PRT
ncs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ncs__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ncs__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ncs__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ncs__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ncs__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ncs__PS EQU CYREG_PRT12_PS
ncs__SHIFT EQU 0
ncs__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ncs__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ncs__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ncs__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ncs__SLW EQU CYREG_PRT12_SLW

/* nrd */
nrd__0__MASK EQU 0x08
nrd__0__PC EQU CYREG_PRT12_PC3
nrd__0__PORT EQU 12
nrd__0__SHIFT EQU 3
nrd__AG EQU CYREG_PRT12_AG
nrd__BIE EQU CYREG_PRT12_BIE
nrd__BIT_MASK EQU CYREG_PRT12_BIT_MASK
nrd__BYP EQU CYREG_PRT12_BYP
nrd__DM0 EQU CYREG_PRT12_DM0
nrd__DM1 EQU CYREG_PRT12_DM1
nrd__DM2 EQU CYREG_PRT12_DM2
nrd__DR EQU CYREG_PRT12_DR
nrd__INP_DIS EQU CYREG_PRT12_INP_DIS
nrd__MASK EQU 0x08
nrd__PORT EQU 12
nrd__PRT EQU CYREG_PRT12_PRT
nrd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
nrd__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
nrd__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
nrd__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
nrd__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
nrd__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
nrd__PS EQU CYREG_PRT12_PS
nrd__SHIFT EQU 3
nrd__SIO_CFG EQU CYREG_PRT12_SIO_CFG
nrd__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
nrd__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
nrd__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
nrd__SLW EQU CYREG_PRT12_SLW

/* nwr */
nwr__0__MASK EQU 0x04
nwr__0__PC EQU CYREG_PRT12_PC2
nwr__0__PORT EQU 12
nwr__0__SHIFT EQU 2
nwr__AG EQU CYREG_PRT12_AG
nwr__BIE EQU CYREG_PRT12_BIE
nwr__BIT_MASK EQU CYREG_PRT12_BIT_MASK
nwr__BYP EQU CYREG_PRT12_BYP
nwr__DM0 EQU CYREG_PRT12_DM0
nwr__DM1 EQU CYREG_PRT12_DM1
nwr__DM2 EQU CYREG_PRT12_DM2
nwr__DR EQU CYREG_PRT12_DR
nwr__INP_DIS EQU CYREG_PRT12_INP_DIS
nwr__MASK EQU 0x04
nwr__PORT EQU 12
nwr__PRT EQU CYREG_PRT12_PRT
nwr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
nwr__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
nwr__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
nwr__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
nwr__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
nwr__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
nwr__PS EQU CYREG_PRT12_PS
nwr__SHIFT EQU 2
nwr__SIO_CFG EQU CYREG_PRT12_SIO_CFG
nwr__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
nwr__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
nwr__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
nwr__SLW EQU CYREG_PRT12_SLW

/* SPI1_BSPIM */
SPI1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPI1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPI1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPI1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPI1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPI1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPI1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPI1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPI1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
SPI1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPI1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
SPI1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPI1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPI1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
SPI1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
SPI1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
SPI1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
SPI1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPI1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPI1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI1_BSPIM_RxStsReg__4__POS EQU 4
SPI1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI1_BSPIM_RxStsReg__5__POS EQU 5
SPI1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI1_BSPIM_RxStsReg__6__POS EQU 6
SPI1_BSPIM_RxStsReg__MASK EQU 0x70
SPI1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPI1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPI1_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPI1_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPI1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPI1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
SPI1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB11_A0
SPI1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB11_A1
SPI1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
SPI1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB11_D0
SPI1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB11_D1
SPI1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPI1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
SPI1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB11_F0
SPI1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB11_F1
SPI1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI1_BSPIM_TxStsReg__0__POS EQU 0
SPI1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI1_BSPIM_TxStsReg__1__POS EQU 1
SPI1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI1_BSPIM_TxStsReg__2__POS EQU 2
SPI1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI1_BSPIM_TxStsReg__3__POS EQU 3
SPI1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI1_BSPIM_TxStsReg__4__POS EQU 4
SPI1_BSPIM_TxStsReg__MASK EQU 0x1F
SPI1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPI1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPI1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* SPI1_IntClock */
SPI1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPI1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPI1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPI1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI1_IntClock__INDEX EQU 0x01
SPI1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI1_IntClock__PM_ACT_MSK EQU 0x02
SPI1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI1_IntClock__PM_STBY_MSK EQU 0x02

/* SPI1_MISO */
SPI1_MISO__0__MASK EQU 0x40
SPI1_MISO__0__PC EQU CYREG_PRT12_PC6
SPI1_MISO__0__PORT EQU 12
SPI1_MISO__0__SHIFT EQU 6
SPI1_MISO__AG EQU CYREG_PRT12_AG
SPI1_MISO__BIE EQU CYREG_PRT12_BIE
SPI1_MISO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPI1_MISO__BYP EQU CYREG_PRT12_BYP
SPI1_MISO__DM0 EQU CYREG_PRT12_DM0
SPI1_MISO__DM1 EQU CYREG_PRT12_DM1
SPI1_MISO__DM2 EQU CYREG_PRT12_DM2
SPI1_MISO__DR EQU CYREG_PRT12_DR
SPI1_MISO__INP_DIS EQU CYREG_PRT12_INP_DIS
SPI1_MISO__MASK EQU 0x40
SPI1_MISO__PORT EQU 12
SPI1_MISO__PRT EQU CYREG_PRT12_PRT
SPI1_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPI1_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPI1_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPI1_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPI1_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPI1_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPI1_MISO__PS EQU CYREG_PRT12_PS
SPI1_MISO__SHIFT EQU 6
SPI1_MISO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPI1_MISO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPI1_MISO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPI1_MISO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPI1_MISO__SLW EQU CYREG_PRT12_SLW

/* SPI1_MOSI */
SPI1_MOSI__0__MASK EQU 0x80
SPI1_MOSI__0__PC EQU CYREG_PRT12_PC7
SPI1_MOSI__0__PORT EQU 12
SPI1_MOSI__0__SHIFT EQU 7
SPI1_MOSI__AG EQU CYREG_PRT12_AG
SPI1_MOSI__BIE EQU CYREG_PRT12_BIE
SPI1_MOSI__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SPI1_MOSI__BYP EQU CYREG_PRT12_BYP
SPI1_MOSI__DM0 EQU CYREG_PRT12_DM0
SPI1_MOSI__DM1 EQU CYREG_PRT12_DM1
SPI1_MOSI__DM2 EQU CYREG_PRT12_DM2
SPI1_MOSI__DR EQU CYREG_PRT12_DR
SPI1_MOSI__INP_DIS EQU CYREG_PRT12_INP_DIS
SPI1_MOSI__MASK EQU 0x80
SPI1_MOSI__PORT EQU 12
SPI1_MOSI__PRT EQU CYREG_PRT12_PRT
SPI1_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SPI1_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SPI1_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SPI1_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SPI1_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SPI1_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SPI1_MOSI__PS EQU CYREG_PRT12_PS
SPI1_MOSI__SHIFT EQU 7
SPI1_MOSI__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SPI1_MOSI__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SPI1_MOSI__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SPI1_MOSI__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SPI1_MOSI__SLW EQU CYREG_PRT12_SLW

/* SPI1_SCLK */
SPI1_SCLK__0__MASK EQU 0x10
SPI1_SCLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
SPI1_SCLK__0__PORT EQU 15
SPI1_SCLK__0__SHIFT EQU 4
SPI1_SCLK__AG EQU CYREG_PRT15_AG
SPI1_SCLK__AMUX EQU CYREG_PRT15_AMUX
SPI1_SCLK__BIE EQU CYREG_PRT15_BIE
SPI1_SCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SPI1_SCLK__BYP EQU CYREG_PRT15_BYP
SPI1_SCLK__CTL EQU CYREG_PRT15_CTL
SPI1_SCLK__DM0 EQU CYREG_PRT15_DM0
SPI1_SCLK__DM1 EQU CYREG_PRT15_DM1
SPI1_SCLK__DM2 EQU CYREG_PRT15_DM2
SPI1_SCLK__DR EQU CYREG_PRT15_DR
SPI1_SCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
SPI1_SCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SPI1_SCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
SPI1_SCLK__MASK EQU 0x10
SPI1_SCLK__PORT EQU 15
SPI1_SCLK__PRT EQU CYREG_PRT15_PRT
SPI1_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SPI1_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SPI1_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SPI1_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SPI1_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SPI1_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SPI1_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SPI1_SCLK__PS EQU CYREG_PRT15_PS
SPI1_SCLK__SHIFT EQU 4
SPI1_SCLK__SLW EQU CYREG_PRT15_SLW

/* d_lsb */
d_lsb__0__MASK EQU 0x01
d_lsb__0__PC EQU CYREG_PRT2_PC0
d_lsb__0__PORT EQU 2
d_lsb__0__SHIFT EQU 0
d_lsb__1__MASK EQU 0x02
d_lsb__1__PC EQU CYREG_PRT2_PC1
d_lsb__1__PORT EQU 2
d_lsb__1__SHIFT EQU 1
d_lsb__2__MASK EQU 0x04
d_lsb__2__PC EQU CYREG_PRT2_PC2
d_lsb__2__PORT EQU 2
d_lsb__2__SHIFT EQU 2
d_lsb__3__MASK EQU 0x08
d_lsb__3__PC EQU CYREG_PRT2_PC3
d_lsb__3__PORT EQU 2
d_lsb__3__SHIFT EQU 3
d_lsb__4__MASK EQU 0x10
d_lsb__4__PC EQU CYREG_PRT2_PC4
d_lsb__4__PORT EQU 2
d_lsb__4__SHIFT EQU 4
d_lsb__5__MASK EQU 0x20
d_lsb__5__PC EQU CYREG_PRT2_PC5
d_lsb__5__PORT EQU 2
d_lsb__5__SHIFT EQU 5
d_lsb__6__MASK EQU 0x40
d_lsb__6__PC EQU CYREG_PRT2_PC6
d_lsb__6__PORT EQU 2
d_lsb__6__SHIFT EQU 6
d_lsb__7__MASK EQU 0x80
d_lsb__7__PC EQU CYREG_PRT2_PC7
d_lsb__7__PORT EQU 2
d_lsb__7__SHIFT EQU 7
d_lsb__AG EQU CYREG_PRT2_AG
d_lsb__AMUX EQU CYREG_PRT2_AMUX
d_lsb__BIE EQU CYREG_PRT2_BIE
d_lsb__BIT_MASK EQU CYREG_PRT2_BIT_MASK
d_lsb__BYP EQU CYREG_PRT2_BYP
d_lsb__CTL EQU CYREG_PRT2_CTL
d_lsb__DM0 EQU CYREG_PRT2_DM0
d_lsb__DM1 EQU CYREG_PRT2_DM1
d_lsb__DM2 EQU CYREG_PRT2_DM2
d_lsb__DR EQU CYREG_PRT2_DR
d_lsb__INP_DIS EQU CYREG_PRT2_INP_DIS
d_lsb__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
d_lsb__LCD_EN EQU CYREG_PRT2_LCD_EN
d_lsb__MASK EQU 0xFF
d_lsb__PORT EQU 2
d_lsb__PRT EQU CYREG_PRT2_PRT
d_lsb__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
d_lsb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
d_lsb__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
d_lsb__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
d_lsb__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
d_lsb__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
d_lsb__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
d_lsb__PS EQU CYREG_PRT2_PS
d_lsb__SHIFT EQU 0
d_lsb__SLW EQU CYREG_PRT2_SLW

/* d_msb */
d_msb__0__MASK EQU 0x01
d_msb__0__PC EQU CYREG_PRT5_PC0
d_msb__0__PORT EQU 5
d_msb__0__SHIFT EQU 0
d_msb__1__MASK EQU 0x02
d_msb__1__PC EQU CYREG_PRT5_PC1
d_msb__1__PORT EQU 5
d_msb__1__SHIFT EQU 1
d_msb__2__MASK EQU 0x04
d_msb__2__PC EQU CYREG_PRT5_PC2
d_msb__2__PORT EQU 5
d_msb__2__SHIFT EQU 2
d_msb__3__MASK EQU 0x08
d_msb__3__PC EQU CYREG_PRT5_PC3
d_msb__3__PORT EQU 5
d_msb__3__SHIFT EQU 3
d_msb__4__MASK EQU 0x10
d_msb__4__PC EQU CYREG_PRT5_PC4
d_msb__4__PORT EQU 5
d_msb__4__SHIFT EQU 4
d_msb__5__MASK EQU 0x20
d_msb__5__PC EQU CYREG_PRT5_PC5
d_msb__5__PORT EQU 5
d_msb__5__SHIFT EQU 5
d_msb__6__MASK EQU 0x40
d_msb__6__PC EQU CYREG_PRT5_PC6
d_msb__6__PORT EQU 5
d_msb__6__SHIFT EQU 6
d_msb__7__MASK EQU 0x80
d_msb__7__PC EQU CYREG_PRT5_PC7
d_msb__7__PORT EQU 5
d_msb__7__SHIFT EQU 7
d_msb__AG EQU CYREG_PRT5_AG
d_msb__AMUX EQU CYREG_PRT5_AMUX
d_msb__BIE EQU CYREG_PRT5_BIE
d_msb__BIT_MASK EQU CYREG_PRT5_BIT_MASK
d_msb__BYP EQU CYREG_PRT5_BYP
d_msb__CTL EQU CYREG_PRT5_CTL
d_msb__DM0 EQU CYREG_PRT5_DM0
d_msb__DM1 EQU CYREG_PRT5_DM1
d_msb__DM2 EQU CYREG_PRT5_DM2
d_msb__DR EQU CYREG_PRT5_DR
d_msb__INP_DIS EQU CYREG_PRT5_INP_DIS
d_msb__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
d_msb__LCD_EN EQU CYREG_PRT5_LCD_EN
d_msb__MASK EQU 0xFF
d_msb__PORT EQU 5
d_msb__PRT EQU CYREG_PRT5_PRT
d_msb__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
d_msb__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
d_msb__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
d_msb__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
d_msb__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
d_msb__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
d_msb__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
d_msb__PS EQU CYREG_PRT5_PS
d_msb__SHIFT EQU 0
d_msb__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* USBUART_arb_int */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_Dm */
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_Dp */
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x01
USBUART_ep_1__INTC_NUMBER EQU 0
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x02
USBUART_ep_2__INTC_NUMBER EQU 1
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x04
USBUART_ep_3__INTC_NUMBER EQU 2
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_USB */
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* GraphicLCDIntf_1 */
GraphicLCDIntf_1_GraphLcd16_Lsb__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
GraphicLCDIntf_1_GraphLcd16_Lsb__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
GraphicLCDIntf_1_GraphLcd16_Lsb__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
GraphicLCDIntf_1_GraphLcd16_Lsb__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
GraphicLCDIntf_1_GraphLcd16_Lsb__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
GraphicLCDIntf_1_GraphLcd16_Lsb__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
GraphicLCDIntf_1_GraphLcd16_Lsb__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
GraphicLCDIntf_1_GraphLcd16_Lsb__A0_REG EQU CYREG_B1_UDB08_A0
GraphicLCDIntf_1_GraphLcd16_Lsb__A1_REG EQU CYREG_B1_UDB08_A1
GraphicLCDIntf_1_GraphLcd16_Lsb__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
GraphicLCDIntf_1_GraphLcd16_Lsb__D0_REG EQU CYREG_B1_UDB08_D0
GraphicLCDIntf_1_GraphLcd16_Lsb__D1_REG EQU CYREG_B1_UDB08_D1
GraphicLCDIntf_1_GraphLcd16_Lsb__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
GraphicLCDIntf_1_GraphLcd16_Lsb__F0_REG EQU CYREG_B1_UDB08_F0
GraphicLCDIntf_1_GraphLcd16_Lsb__F1_REG EQU CYREG_B1_UDB08_F1
GraphicLCDIntf_1_GraphLcd16_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__CONTROL_REG EQU CYREG_B1_UDB08_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__COUNT_REG EQU CYREG_B1_UDB08_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Lsb_PO__PERIOD_REG EQU CYREG_B1_UDB08_MSK
GraphicLCDIntf_1_GraphLcd16_Msb__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
GraphicLCDIntf_1_GraphLcd16_Msb__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
GraphicLCDIntf_1_GraphLcd16_Msb__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
GraphicLCDIntf_1_GraphLcd16_Msb__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
GraphicLCDIntf_1_GraphLcd16_Msb__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
GraphicLCDIntf_1_GraphLcd16_Msb__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
GraphicLCDIntf_1_GraphLcd16_Msb__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
GraphicLCDIntf_1_GraphLcd16_Msb__A0_REG EQU CYREG_B1_UDB09_A0
GraphicLCDIntf_1_GraphLcd16_Msb__A1_REG EQU CYREG_B1_UDB09_A1
GraphicLCDIntf_1_GraphLcd16_Msb__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
GraphicLCDIntf_1_GraphLcd16_Msb__D0_REG EQU CYREG_B1_UDB09_D0
GraphicLCDIntf_1_GraphLcd16_Msb__D1_REG EQU CYREG_B1_UDB09_D1
GraphicLCDIntf_1_GraphLcd16_Msb__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
GraphicLCDIntf_1_GraphLcd16_Msb__F0_REG EQU CYREG_B1_UDB09_F0
GraphicLCDIntf_1_GraphLcd16_Msb__F1_REG EQU CYREG_B1_UDB09_F1
GraphicLCDIntf_1_GraphLcd16_Msb__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
GraphicLCDIntf_1_GraphLcd16_Msb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
GraphicLCDIntf_1_GraphLcd16_Msb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__CONTROL_REG EQU CYREG_B1_UDB09_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__COUNT_REG EQU CYREG_B1_UDB09_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
GraphicLCDIntf_1_GraphLcd16_Msb_PO__PERIOD_REG EQU CYREG_B1_UDB09_MSK
GraphicLCDIntf_1_GraphLcd16_MsbReg__0__MASK EQU 0x01
GraphicLCDIntf_1_GraphLcd16_MsbReg__0__POS EQU 0
GraphicLCDIntf_1_GraphLcd16_MsbReg__1__MASK EQU 0x02
GraphicLCDIntf_1_GraphLcd16_MsbReg__1__POS EQU 1
GraphicLCDIntf_1_GraphLcd16_MsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
GraphicLCDIntf_1_GraphLcd16_MsbReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
GraphicLCDIntf_1_GraphLcd16_MsbReg__2__MASK EQU 0x04
GraphicLCDIntf_1_GraphLcd16_MsbReg__2__POS EQU 2
GraphicLCDIntf_1_GraphLcd16_MsbReg__3__MASK EQU 0x08
GraphicLCDIntf_1_GraphLcd16_MsbReg__3__POS EQU 3
GraphicLCDIntf_1_GraphLcd16_MsbReg__4__MASK EQU 0x10
GraphicLCDIntf_1_GraphLcd16_MsbReg__4__POS EQU 4
GraphicLCDIntf_1_GraphLcd16_MsbReg__5__MASK EQU 0x20
GraphicLCDIntf_1_GraphLcd16_MsbReg__5__POS EQU 5
GraphicLCDIntf_1_GraphLcd16_MsbReg__6__MASK EQU 0x40
GraphicLCDIntf_1_GraphLcd16_MsbReg__6__POS EQU 6
GraphicLCDIntf_1_GraphLcd16_MsbReg__7__MASK EQU 0x80
GraphicLCDIntf_1_GraphLcd16_MsbReg__7__POS EQU 7
GraphicLCDIntf_1_GraphLcd16_MsbReg__MASK EQU 0xFF
GraphicLCDIntf_1_GraphLcd16_MsbReg__MASK_REG EQU CYREG_B1_UDB10_MSK
GraphicLCDIntf_1_GraphLcd16_MsbReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
GraphicLCDIntf_1_GraphLcd16_MsbReg__STATUS_REG EQU CYREG_B1_UDB10_ST
GraphicLCDIntf_1_LsbReg__0__MASK EQU 0x01
GraphicLCDIntf_1_LsbReg__0__POS EQU 0
GraphicLCDIntf_1_LsbReg__1__MASK EQU 0x02
GraphicLCDIntf_1_LsbReg__1__POS EQU 1
GraphicLCDIntf_1_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
GraphicLCDIntf_1_LsbReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
GraphicLCDIntf_1_LsbReg__2__MASK EQU 0x04
GraphicLCDIntf_1_LsbReg__2__POS EQU 2
GraphicLCDIntf_1_LsbReg__3__MASK EQU 0x08
GraphicLCDIntf_1_LsbReg__3__POS EQU 3
GraphicLCDIntf_1_LsbReg__4__MASK EQU 0x10
GraphicLCDIntf_1_LsbReg__4__POS EQU 4
GraphicLCDIntf_1_LsbReg__5__MASK EQU 0x20
GraphicLCDIntf_1_LsbReg__5__POS EQU 5
GraphicLCDIntf_1_LsbReg__6__MASK EQU 0x40
GraphicLCDIntf_1_LsbReg__6__POS EQU 6
GraphicLCDIntf_1_LsbReg__7__MASK EQU 0x80
GraphicLCDIntf_1_LsbReg__7__POS EQU 7
GraphicLCDIntf_1_LsbReg__MASK EQU 0xFF
GraphicLCDIntf_1_LsbReg__MASK_REG EQU CYREG_B1_UDB09_MSK
GraphicLCDIntf_1_LsbReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
GraphicLCDIntf_1_LsbReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
GraphicLCDIntf_1_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
GraphicLCDIntf_1_LsbReg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
GraphicLCDIntf_1_LsbReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
GraphicLCDIntf_1_LsbReg__STATUS_REG EQU CYREG_B1_UDB09_ST
GraphicLCDIntf_1_StsReg__0__MASK EQU 0x01
GraphicLCDIntf_1_StsReg__0__POS EQU 0
GraphicLCDIntf_1_StsReg__1__MASK EQU 0x02
GraphicLCDIntf_1_StsReg__1__POS EQU 1
GraphicLCDIntf_1_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
GraphicLCDIntf_1_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
GraphicLCDIntf_1_StsReg__MASK EQU 0x03
GraphicLCDIntf_1_StsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
GraphicLCDIntf_1_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
GraphicLCDIntf_1_StsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
