---
schema-version: v1.2.3
id: IEEEP1364-D-7
title:
- content: IEEE Unapproved IEEE Draft Standard for Verilog? Hardware Description Language
    (Revision of 1364-1995) Replaced by Approved IEEE Draft
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/4040196
  type: src
type: standard
docid:
- id: IEEE P1364/D-7
  type: IEEE
  primary: true
- id: IEEE P1364â„¢/D-7
  type: IEEE
  scope: trademark
  primary: true
- id: 978-1-5044-2925-2
  type: ISBN
docnumber: IEEE P1364/D-7
date:
- type: created
  value: '2005'
- type: published
  value: '2007-02-09'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - type: publisher
revdate: '2007-02-09'
language:
- en
script:
- Latn
docstatus:
  stage:
    value: draft
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '2005'
keyword:
- content: Hardware design languages
- content: Standards
- content: IEEE Standards
- content: Graphics
- content: Task analysis
- content: Solid modeling
- content: Hardware
doctype: standard
ics:
- code: '35.060'
  text: Languages used in information technology
ext:
  schema-version: v1.0.0
  standard_status: Inactive
  standard_modified: Draft
  pubstatus: Active
  holdstatus: Hold
