// Seed: 3771233248
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout logic [7:0] id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wire id_1;
  assign id_9[id_4] = id_13[-1'd0];
endmodule
