// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_boundary_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_7_x024_dout,
        fifo_C_C_IO_L2_in_7_x024_empty_n,
        fifo_C_C_IO_L2_in_7_x024_read,
        fifo_C_PE_0_7_x0136_din,
        fifo_C_PE_0_7_x0136_full_n,
        fifo_C_PE_0_7_x0136_write
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_7_x024_dout;
input   fifo_C_C_IO_L2_in_7_x024_empty_n;
output   fifo_C_C_IO_L2_in_7_x024_read;
output  [255:0] fifo_C_PE_0_7_x0136_din;
input   fifo_C_PE_0_7_x0136_full_n;
output   fifo_C_PE_0_7_x0136_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_7_x024_read;
reg[255:0] fifo_C_PE_0_7_x0136_din;
reg fifo_C_PE_0_7_x0136_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_7_x024_blk_n;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state16;
reg    fifo_C_PE_0_7_x0136_blk_n;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln878_69_fu_806_p2;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln878_68_fu_998_p2;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln878_fu_1152_p2;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_596;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state27;
wire   [2:0] add_ln691_fu_602_p2;
reg   [2:0] add_ln691_reg_1238;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_1482_fu_614_p2;
reg   [2:0] add_ln691_1482_reg_1258;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln886_fu_640_p2;
reg   [0:0] icmp_ln886_reg_1266;
wire   [0:0] icmp_ln890_1302_fu_620_p2;
wire   [3:0] add_ln691_1479_fu_646_p2;
reg   [3:0] add_ln691_1479_reg_1270;
wire    ap_CS_fsm_state4;
wire   [6:0] tmp_539_cast_fu_656_p3;
reg   [6:0] tmp_539_cast_reg_1275;
wire   [4:0] add_ln691_1480_fu_670_p2;
reg   [4:0] add_ln691_1480_reg_1283;
wire    ap_CS_fsm_state5;
reg   [6:0] local_C_pong_V_addr_reg_1288;
wire   [7:0] c2_V_90_fu_696_p2;
reg   [7:0] c2_V_90_reg_1296;
wire    ap_CS_fsm_state7;
reg   [0:0] arb_2_reg_297;
reg   [0:0] intra_trans_en_2_reg_284;
wire   [7:0] c2_V_89_fu_708_p2;
reg   [7:0] c2_V_89_reg_1304;
wire   [0:0] arb_fu_720_p2;
wire   [0:0] icmp_ln4925_fu_714_p2;
wire   [0:0] icmp_ln4865_fu_702_p2;
wire   [1:0] add_ln691_1488_fu_726_p2;
reg   [1:0] add_ln691_1488_reg_1317;
wire    ap_CS_fsm_state8;
wire   [5:0] add_ln691_1490_fu_738_p2;
reg   [5:0] add_ln691_1490_reg_1325;
wire    ap_CS_fsm_state9;
reg   [3:0] div_i_i4_reg_1333;
wire   [0:0] icmp_ln890_1314_fu_744_p2;
wire   [0:0] empty_fu_760_p1;
reg   [0:0] empty_reg_1338;
wire   [3:0] add_ln691_1492_fu_764_p2;
reg   [3:0] add_ln691_1492_reg_1343;
wire    ap_CS_fsm_state10;
wire   [4:0] add_ln691_1495_fu_788_p2;
reg   [4:0] add_ln691_1495_reg_1356;
wire    ap_CS_fsm_state12;
wire   [1:0] add_ln691_1496_fu_800_p2;
reg    ap_block_state13;
wire   [511:0] zext_ln1497_68_fu_846_p1;
wire   [3:0] add_ln691_1477_fu_868_p2;
reg   [3:0] add_ln691_1477_reg_1377;
wire    ap_CS_fsm_state14;
wire   [6:0] tmp_538_cast_fu_878_p3;
reg   [6:0] tmp_538_cast_reg_1382;
wire   [4:0] add_ln691_1478_fu_892_p2;
reg   [4:0] add_ln691_1478_reg_1390;
wire    ap_CS_fsm_state15;
reg   [6:0] local_C_ping_V_addr_3_reg_1395;
wire   [1:0] add_ln691_1487_fu_918_p2;
reg   [1:0] add_ln691_1487_reg_1403;
wire    ap_CS_fsm_state17;
wire   [5:0] add_ln691_1489_fu_930_p2;
reg   [5:0] add_ln691_1489_reg_1411;
wire    ap_CS_fsm_state18;
reg   [3:0] div_i_i3_reg_1419;
wire   [0:0] icmp_ln890_1313_fu_936_p2;
wire   [0:0] empty_3622_fu_952_p1;
reg   [0:0] empty_3622_reg_1424;
wire   [3:0] add_ln691_1491_fu_956_p2;
reg   [3:0] add_ln691_1491_reg_1429;
wire    ap_CS_fsm_state19;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_11_reg_1442;
wire    ap_CS_fsm_state20;
wire   [4:0] add_ln691_1493_fu_980_p2;
reg   [4:0] add_ln691_1493_reg_1447;
wire    ap_CS_fsm_state21;
wire   [1:0] add_ln691_1494_fu_992_p2;
reg    ap_block_state22;
wire   [511:0] zext_ln1497_67_fu_1038_p1;
wire   [7:0] c2_V_86_fu_1060_p2;
reg   [7:0] c2_V_86_reg_1468;
wire    ap_CS_fsm_state23;
wire   [1:0] add_ln691_1475_fu_1072_p2;
reg   [1:0] add_ln691_1475_reg_1476;
wire    ap_CS_fsm_state24;
wire   [5:0] add_ln691_1476_fu_1084_p2;
reg   [5:0] add_ln691_1476_reg_1484;
wire    ap_CS_fsm_state25;
reg   [3:0] div_i_i_reg_1492;
wire   [0:0] icmp_ln890_1304_fu_1090_p2;
wire   [0:0] empty_3623_fu_1106_p1;
reg   [0:0] empty_3623_reg_1497;
wire   [3:0] add_ln691_1481_fu_1110_p2;
reg   [3:0] add_ln691_1481_reg_1502;
wire    ap_CS_fsm_state26;
wire   [4:0] add_ln691_1483_fu_1134_p2;
reg   [4:0] add_ln691_1483_reg_1515;
wire    ap_CS_fsm_state28;
wire   [1:0] add_ln691_1484_fu_1146_p2;
reg    ap_block_state29;
wire   [511:0] zext_ln1497_fu_1192_p1;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_we0;
reg   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_we0;
reg   [2:0] c0_V_reg_248;
reg    ap_block_state1;
reg   [0:0] intra_trans_en_reg_259;
reg   [2:0] c1_V_reg_273;
wire   [0:0] icmp_ln890_fu_608_p2;
wire   [0:0] ap_phi_mux_arb_2_phi_fu_301_p4;
reg   [3:0] c4_V_16_reg_309;
wire   [0:0] icmp_ln890_1309_fu_690_p2;
reg   [4:0] c5_V_68_reg_320;
wire   [0:0] icmp_ln890_1306_fu_664_p2;
reg   [7:0] c2_V_88_reg_331;
wire   [0:0] icmp_ln890_1312_fu_732_p2;
reg   [7:0] c2_V_87_reg_342;
wire   [0:0] icmp_ln890_1311_fu_924_p2;
wire   [0:0] icmp_ln890_1305_fu_886_p2;
reg   [1:0] c5_V_70_reg_353;
reg   [5:0] c6_V_130_reg_364;
wire   [0:0] icmp_ln890_1316_fu_782_p2;
reg   [3:0] c7_V_68_reg_375;
wire   [0:0] icmp_ln890_1318_fu_794_p2;
reg   [4:0] c8_V_4_reg_386;
reg   [1:0] n_V_68_reg_397;
reg   [511:0] p_Val2_s_reg_408;
reg   [3:0] c4_V_reg_417;
wire   [0:0] icmp_ln890_1308_fu_912_p2;
reg   [4:0] c5_V_67_reg_428;
reg   [1:0] c5_V_69_reg_439;
reg   [5:0] c6_V_129_reg_450;
wire   [0:0] icmp_ln890_1315_fu_974_p2;
reg   [3:0] c7_V_67_reg_461;
wire   [0:0] icmp_ln890_1317_fu_986_p2;
reg   [4:0] c8_V_3_reg_472;
reg   [1:0] n_V_67_reg_483;
reg   [511:0] p_Val2_71_reg_494;
reg   [7:0] c2_V_reg_503;
wire   [0:0] icmp_ln890_1303_fu_1078_p2;
reg   [1:0] c5_V_reg_514;
wire   [0:0] icmp_ln4969_fu_1066_p2;
reg   [5:0] c6_V_reg_525;
wire   [0:0] icmp_ln890_1307_fu_1128_p2;
reg   [3:0] c7_V_reg_536;
wire   [0:0] icmp_ln890_1310_fu_1140_p2;
reg   [4:0] c8_V_reg_547;
reg   [1:0] n_V_reg_558;
reg   [511:0] p_Val2_72_reg_569;
wire   [63:0] zext_ln4853_1_fu_685_p1;
wire   [63:0] tmp_541_cast_fu_777_p1;
wire   [63:0] zext_ln4913_1_fu_907_p1;
wire   [63:0] tmp_cast_fu_969_p1;
wire   [63:0] tmp_540_cast_fu_1123_p1;
reg   [255:0] data_split_V_1_fu_158;
wire   [255:0] data_split_V_1_34_fu_828_p3;
reg   [255:0] data_split_V_1_21_fu_162;
wire   [255:0] data_split_V_1_33_fu_820_p3;
reg   [255:0] data_split_V_1_22_fu_166;
wire   [255:0] data_split_V_1_31_fu_1020_p3;
reg   [255:0] data_split_V_1_23_fu_170;
wire   [255:0] data_split_V_1_30_fu_1012_p3;
reg   [255:0] data_split_V_1_24_fu_182;
wire   [255:0] data_split_V_1_28_fu_1174_p3;
reg   [255:0] data_split_V_1_25_fu_186;
wire   [255:0] data_split_V_1_27_fu_1166_p3;
wire   [255:0] select_ln4888_fu_860_p3;
wire   [255:0] select_ln4948_fu_1052_p3;
wire   [255:0] select_ln4992_fu_1206_p3;
wire   [5:0] p_shl_fu_626_p3;
wire   [5:0] add_i_i720_cast_fu_634_p2;
wire   [2:0] trunc_ln4853_fu_652_p1;
wire   [6:0] zext_ln4853_fu_676_p1;
wire   [6:0] add_ln4853_fu_680_p2;
wire   [7:0] tmp_56_fu_770_p3;
wire   [0:0] trunc_ln4884_fu_816_p1;
wire   [255:0] data_split_V_0_fu_812_p1;
wire   [255:0] r_fu_836_p4;
wire   [2:0] trunc_ln4913_fu_874_p1;
wire   [6:0] zext_ln4913_fu_898_p1;
wire   [6:0] add_ln4913_fu_902_p2;
wire   [7:0] tmp_fu_962_p3;
wire   [0:0] trunc_ln4944_fu_1008_p1;
wire   [255:0] data_split_V_0_67_fu_1004_p1;
wire   [255:0] r_69_fu_1028_p4;
wire   [7:0] tmp_s_fu_1116_p3;
wire   [0:0] trunc_ln4988_fu_1162_p1;
wire   [255:0] data_split_V_0_68_fu_1158_p1;
wire   [255:0] r_70_fu_1182_p4;
reg   [28:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 29'd1;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .we0(local_C_ping_V_we0),
    .d0(fifo_C_C_IO_L2_in_7_x024_dout),
    .q0(local_C_ping_V_q0)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .we0(local_C_pong_V_we0),
    .d0(fifo_C_C_IO_L2_in_7_x024_dout),
    .q0(local_C_pong_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln4969_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_2_reg_284 == 1'd0) | ((icmp_ln4925_fu_714_p2 == 1'd1) & (arb_2_reg_297 == 1'd1))) | ((icmp_ln4865_fu_702_p2 == 1'd1) & (arb_2_reg_297 == 1'd0))))) begin
        arb_2_reg_297 <= arb_fu_720_p2;
    end else if (((icmp_ln890_fu_608_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        arb_2_reg_297 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1302_fu_620_p2 == 1'd1))) begin
        c0_V_reg_248 <= add_ln691_reg_1238;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_248 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_2_reg_284 == 1'd0) | ((icmp_ln4925_fu_714_p2 == 1'd1) & (arb_2_reg_297 == 1'd1))) | ((icmp_ln4865_fu_702_p2 == 1'd1) & (arb_2_reg_297 == 1'd0))))) begin
        c1_V_reg_273 <= add_ln691_1482_reg_1258;
    end else if (((icmp_ln890_fu_608_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_273 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((icmp_ln890_1305_fu_886_p2 == 1'd1) & (intra_trans_en_2_reg_284 == 1'd1)) | ((intra_trans_en_2_reg_284 == 1'd1) & (icmp_ln886_reg_1266 == 1'd1))))) begin
        c2_V_87_reg_342 <= 8'd0;
    end else if (((icmp_ln890_1311_fu_924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        c2_V_87_reg_342 <= c2_V_89_reg_1304;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln890_1306_fu_664_p2 == 1'd1) & (intra_trans_en_2_reg_284 == 1'd1)) | ((intra_trans_en_2_reg_284 == 1'd1) & (icmp_ln886_reg_1266 == 1'd1))))) begin
        c2_V_88_reg_331 <= 8'd0;
    end else if (((icmp_ln890_1312_fu_732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c2_V_88_reg_331 <= c2_V_90_reg_1296;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c2_V_reg_503 <= 8'd0;
    end else if (((icmp_ln890_1303_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        c2_V_reg_503 <= c2_V_86_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_2_phi_fu_301_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1302_fu_620_p2 == 1'd0) & (icmp_ln886_fu_640_p2 == 1'd0))) begin
        c4_V_16_reg_309 <= 4'd0;
    end else if (((icmp_ln890_1309_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c4_V_16_reg_309 <= add_ln691_1479_reg_1270;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_arb_2_phi_fu_301_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1302_fu_620_p2 == 1'd0) & (icmp_ln886_fu_640_p2 == 1'd0))) begin
        c4_V_reg_417 <= 4'd0;
    end else if (((icmp_ln890_1308_fu_912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        c4_V_reg_417 <= add_ln691_1477_reg_1377;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1305_fu_886_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln886_reg_1266 == 1'd0))) begin
        c5_V_67_reg_428 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        c5_V_67_reg_428 <= add_ln691_1478_reg_1390;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1306_fu_664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln886_reg_1266 == 1'd0))) begin
        c5_V_68_reg_320 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        c5_V_68_reg_320 <= add_ln691_1480_reg_1283;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1313_fu_936_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        c5_V_69_reg_439 <= add_ln691_1487_reg_1403;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln4925_fu_714_p2 == 1'd0) & (intra_trans_en_2_reg_284 == 1'd1) & (arb_2_reg_297 == 1'd1))) begin
        c5_V_69_reg_439 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln890_1314_fu_744_p2 == 1'd1))) begin
        c5_V_70_reg_353 <= add_ln691_1488_reg_1317;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln4865_fu_702_p2 == 1'd0) & (intra_trans_en_2_reg_284 == 1'd1) & (arb_2_reg_297 == 1'd0))) begin
        c5_V_70_reg_353 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1304_fu_1090_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        c5_V_reg_514 <= add_ln691_1475_reg_1476;
    end else if (((icmp_ln4969_fu_1066_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        c5_V_reg_514 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1315_fu_974_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        c6_V_129_reg_450 <= add_ln691_1489_reg_1411;
    end else if (((icmp_ln890_1311_fu_924_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        c6_V_129_reg_450 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1316_fu_782_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c6_V_130_reg_364 <= add_ln691_1490_reg_1325;
    end else if (((icmp_ln890_1312_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        c6_V_130_reg_364 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1307_fu_1128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        c6_V_reg_525 <= add_ln691_1476_reg_1484;
    end else if (((icmp_ln890_1303_fu_1078_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        c6_V_reg_525 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1317_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        c7_V_67_reg_461 <= add_ln691_1491_reg_1429;
    end else if (((icmp_ln890_1313_fu_936_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        c7_V_67_reg_461 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1318_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        c7_V_68_reg_375 <= add_ln691_1492_reg_1343;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln890_1314_fu_744_p2 == 1'd0))) begin
        c7_V_68_reg_375 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1310_fu_1140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        c7_V_reg_536 <= add_ln691_1481_reg_1502;
    end else if (((icmp_ln890_1304_fu_1090_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        c7_V_reg_536 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        c8_V_3_reg_472 <= add_ln691_1493_reg_1447;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        c8_V_3_reg_472 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c8_V_4_reg_386 <= add_ln691_1495_reg_1356;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        c8_V_4_reg_386 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        c8_V_reg_547 <= add_ln691_1483_reg_1515;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        c8_V_reg_547 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_2_reg_284 == 1'd0) | ((icmp_ln4925_fu_714_p2 == 1'd1) & (arb_2_reg_297 == 1'd1))) | ((icmp_ln4865_fu_702_p2 == 1'd1) & (arb_2_reg_297 == 1'd0))))) begin
        intra_trans_en_2_reg_284 <= 1'd1;
    end else if (((icmp_ln890_fu_608_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        intra_trans_en_2_reg_284 <= intra_trans_en_reg_259;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1302_fu_620_p2 == 1'd1))) begin
        intra_trans_en_reg_259 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_259 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        n_V_67_reg_483 <= add_ln691_1494_fu_992_p2;
    end else if (((icmp_ln890_1317_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        n_V_67_reg_483 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        n_V_68_reg_397 <= add_ln691_1496_fu_800_p2;
    end else if (((icmp_ln890_1318_fu_794_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_V_68_reg_397 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        n_V_reg_558 <= add_ln691_1484_fu_1146_p2;
    end else if (((icmp_ln890_1310_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_V_reg_558 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        p_Val2_71_reg_494 <= zext_ln1497_67_fu_1038_p1;
    end else if (((icmp_ln890_1317_fu_986_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        p_Val2_71_reg_494 <= in_data_V_11_reg_1442;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        p_Val2_72_reg_569 <= zext_ln1497_fu_1192_p1;
    end else if (((icmp_ln890_1310_fu_1140_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        p_Val2_72_reg_569 <= reg_596;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Val2_s_reg_408 <= zext_ln1497_68_fu_846_p1;
    end else if (((icmp_ln890_1318_fu_794_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Val2_s_reg_408 <= reg_596;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln691_1475_reg_1476 <= add_ln691_1475_fu_1072_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln691_1476_reg_1484 <= add_ln691_1476_fu_1084_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln886_reg_1266 == 1'd0))) begin
        add_ln691_1477_reg_1377 <= add_ln691_1477_fu_868_p2;
        tmp_538_cast_reg_1382[6 : 4] <= tmp_538_cast_fu_878_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln691_1478_reg_1390 <= add_ln691_1478_fu_892_p2;
        local_C_ping_V_addr_3_reg_1395 <= zext_ln4913_1_fu_907_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln886_reg_1266 == 1'd0))) begin
        add_ln691_1479_reg_1270 <= add_ln691_1479_fu_646_p2;
        tmp_539_cast_reg_1275[6 : 4] <= tmp_539_cast_fu_656_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_1480_reg_1283 <= add_ln691_1480_fu_670_p2;
        local_C_pong_V_addr_reg_1288 <= zext_ln4853_1_fu_685_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln691_1481_reg_1502 <= add_ln691_1481_fu_1110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_1482_reg_1258 <= add_ln691_1482_fu_614_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        add_ln691_1483_reg_1515 <= add_ln691_1483_fu_1134_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln691_1487_reg_1403 <= add_ln691_1487_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_1488_reg_1317 <= add_ln691_1488_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln691_1489_reg_1411 <= add_ln691_1489_fu_930_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln691_1490_reg_1325 <= add_ln691_1490_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln691_1491_reg_1429 <= add_ln691_1491_fu_956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln691_1492_reg_1343 <= add_ln691_1492_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln691_1493_reg_1447 <= add_ln691_1493_fu_980_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln691_1495_reg_1356 <= add_ln691_1495_fu_788_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1238 <= add_ln691_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        c2_V_86_reg_1468 <= c2_V_86_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (intra_trans_en_2_reg_284 == 1'd1) & (arb_2_reg_297 == 1'd1))) begin
        c2_V_89_reg_1304 <= c2_V_89_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (intra_trans_en_2_reg_284 == 1'd1) & (arb_2_reg_297 == 1'd0))) begin
        c2_V_90_reg_1296 <= c2_V_90_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        data_split_V_1_21_fu_162 <= data_split_V_1_33_fu_820_p3;
        data_split_V_1_fu_158 <= data_split_V_1_34_fu_828_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        data_split_V_1_22_fu_166 <= data_split_V_1_31_fu_1020_p3;
        data_split_V_1_23_fu_170 <= data_split_V_1_30_fu_1012_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        data_split_V_1_24_fu_182 <= data_split_V_1_28_fu_1174_p3;
        data_split_V_1_25_fu_186 <= data_split_V_1_27_fu_1166_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1313_fu_936_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        div_i_i3_reg_1419 <= {{c6_V_129_reg_450[4:1]}};
        empty_3622_reg_1424 <= empty_3622_fu_952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln890_1314_fu_744_p2 == 1'd0))) begin
        div_i_i4_reg_1333 <= {{c6_V_130_reg_364[4:1]}};
        empty_reg_1338 <= empty_fu_760_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1304_fu_1090_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        div_i_i_reg_1492 <= {{c6_V_reg_525[4:1]}};
        empty_3623_reg_1497 <= empty_3623_fu_1106_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1302_fu_620_p2 == 1'd0))) begin
        icmp_ln886_reg_1266 <= icmp_ln886_fu_640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        in_data_V_11_reg_1442 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_596 <= local_C_ping_V_q0;
    end
end

always @ (*) begin
    if (((icmp_ln4969_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln4969_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6))) begin
        fifo_C_C_IO_L2_in_7_x024_blk_n = fifo_C_C_IO_L2_in_7_x024_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_7_x024_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        fifo_C_C_IO_L2_in_7_x024_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_7_x024_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_fu_1152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln878_68_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln878_69_fu_806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        fifo_C_PE_0_7_x0136_blk_n = fifo_C_PE_0_7_x0136_full_n;
    end else begin
        fifo_C_PE_0_7_x0136_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        fifo_C_PE_0_7_x0136_din = select_ln4992_fu_1206_p3;
    end else if ((~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        fifo_C_PE_0_7_x0136_din = select_ln4948_fu_1052_p3;
    end else if ((~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        fifo_C_PE_0_7_x0136_din = select_ln4888_fu_860_p3;
    end else begin
        fifo_C_PE_0_7_x0136_din = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | (~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | (~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        fifo_C_PE_0_7_x0136_write = 1'b1;
    end else begin
        fifo_C_PE_0_7_x0136_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        local_C_ping_V_address0 = tmp_540_cast_fu_1123_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_C_ping_V_address0 = local_C_ping_V_addr_3_reg_1395;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        local_C_ping_V_address0 = tmp_541_cast_fu_777_p1;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state10) | ((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state16)))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        local_C_ping_V_we0 = 1'b1;
    end else begin
        local_C_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        local_C_pong_V_address0 = tmp_cast_fu_969_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_C_pong_V_address0 = local_C_pong_V_addr_reg_1288;
    end else begin
        local_C_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        local_C_pong_V_we0 = 1'b1;
    end else begin
        local_C_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1302_fu_620_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_phi_mux_arb_2_phi_fu_301_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln890_1302_fu_620_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln890_1306_fu_664_p2 == 1'd1) | (icmp_ln886_reg_1266 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_1309_fu_690_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (((intra_trans_en_2_reg_284 == 1'd0) | ((icmp_ln4925_fu_714_p2 == 1'd1) & (arb_2_reg_297 == 1'd1))) | ((icmp_ln4865_fu_702_p2 == 1'd1) & (arb_2_reg_297 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln4925_fu_714_p2 == 1'd0) & (intra_trans_en_2_reg_284 == 1'd1) & (arb_2_reg_297 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_1312_fu_732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln890_1314_fu_744_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln890_1316_fu_782_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln890_1318_fu_794_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_69_fu_806_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln890_1305_fu_886_p2 == 1'd1) | (icmp_ln886_reg_1266 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln890_1308_fu_912_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((fifo_C_C_IO_L2_in_7_x024_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln890_1311_fu_924_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln890_1313_fu_936_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln890_1315_fu_974_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln890_1317_fu_986_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if ((~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if ((~((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_68_fu_998_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln4969_fu_1066_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln890_1303_fu_1078_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln890_1304_fu_1090_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln890_1307_fu_1128_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln890_1310_fu_1140_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if ((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if ((~((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0)) & (icmp_ln878_fu_1152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i720_cast_fu_634_p2 = ($signed(6'd41) - $signed(p_shl_fu_626_p3));

assign add_ln4853_fu_680_p2 = (tmp_539_cast_reg_1275 + zext_ln4853_fu_676_p1);

assign add_ln4913_fu_902_p2 = (tmp_538_cast_reg_1382 + zext_ln4913_fu_898_p1);

assign add_ln691_1475_fu_1072_p2 = (c5_V_reg_514 + 2'd1);

assign add_ln691_1476_fu_1084_p2 = (c6_V_reg_525 + 6'd1);

assign add_ln691_1477_fu_868_p2 = (c4_V_reg_417 + 4'd1);

assign add_ln691_1478_fu_892_p2 = (c5_V_67_reg_428 + 5'd1);

assign add_ln691_1479_fu_646_p2 = (c4_V_16_reg_309 + 4'd1);

assign add_ln691_1480_fu_670_p2 = (c5_V_68_reg_320 + 5'd1);

assign add_ln691_1481_fu_1110_p2 = (c7_V_reg_536 + 4'd1);

assign add_ln691_1482_fu_614_p2 = (c1_V_reg_273 + 3'd1);

assign add_ln691_1483_fu_1134_p2 = (c8_V_reg_547 + 5'd1);

assign add_ln691_1484_fu_1146_p2 = (n_V_reg_558 + 2'd1);

assign add_ln691_1487_fu_918_p2 = (c5_V_69_reg_439 + 2'd1);

assign add_ln691_1488_fu_726_p2 = (c5_V_70_reg_353 + 2'd1);

assign add_ln691_1489_fu_930_p2 = (c6_V_129_reg_450 + 6'd1);

assign add_ln691_1490_fu_738_p2 = (c6_V_130_reg_364 + 6'd1);

assign add_ln691_1491_fu_956_p2 = (c7_V_67_reg_461 + 4'd1);

assign add_ln691_1492_fu_764_p2 = (c7_V_68_reg_375 + 4'd1);

assign add_ln691_1493_fu_980_p2 = (c8_V_3_reg_472 + 5'd1);

assign add_ln691_1494_fu_992_p2 = (n_V_67_reg_483 + 2'd1);

assign add_ln691_1495_fu_788_p2 = (c8_V_4_reg_386 + 5'd1);

assign add_ln691_1496_fu_800_p2 = (n_V_68_reg_397 + 2'd1);

assign add_ln691_fu_602_p2 = (c0_V_reg_248 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((icmp_ln878_69_fu_806_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state22 = ((icmp_ln878_68_fu_998_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state29 = ((icmp_ln878_fu_1152_p2 == 1'd1) & (fifo_C_PE_0_7_x0136_full_n == 1'b0));
end

assign ap_phi_mux_arb_2_phi_fu_301_p4 = arb_2_reg_297;

assign arb_fu_720_p2 = (arb_2_reg_297 ^ 1'd1);

assign c2_V_86_fu_1060_p2 = (c2_V_reg_503 + 8'd1);

assign c2_V_89_fu_708_p2 = (c2_V_87_reg_342 + 8'd1);

assign c2_V_90_fu_696_p2 = (c2_V_88_reg_331 + 8'd1);

assign data_split_V_0_67_fu_1004_p1 = p_Val2_71_reg_494[255:0];

assign data_split_V_0_68_fu_1158_p1 = p_Val2_72_reg_569[255:0];

assign data_split_V_0_fu_812_p1 = p_Val2_s_reg_408[255:0];

assign data_split_V_1_27_fu_1166_p3 = ((trunc_ln4988_fu_1162_p1[0:0] == 1'b1) ? data_split_V_0_68_fu_1158_p1 : data_split_V_1_25_fu_186);

assign data_split_V_1_28_fu_1174_p3 = ((trunc_ln4988_fu_1162_p1[0:0] == 1'b1) ? data_split_V_1_24_fu_182 : data_split_V_0_68_fu_1158_p1);

assign data_split_V_1_30_fu_1012_p3 = ((trunc_ln4944_fu_1008_p1[0:0] == 1'b1) ? data_split_V_0_67_fu_1004_p1 : data_split_V_1_23_fu_170);

assign data_split_V_1_31_fu_1020_p3 = ((trunc_ln4944_fu_1008_p1[0:0] == 1'b1) ? data_split_V_1_22_fu_166 : data_split_V_0_67_fu_1004_p1);

assign data_split_V_1_33_fu_820_p3 = ((trunc_ln4884_fu_816_p1[0:0] == 1'b1) ? data_split_V_0_fu_812_p1 : data_split_V_1_21_fu_162);

assign data_split_V_1_34_fu_828_p3 = ((trunc_ln4884_fu_816_p1[0:0] == 1'b1) ? data_split_V_1_fu_158 : data_split_V_0_fu_812_p1);

assign empty_3622_fu_952_p1 = c6_V_129_reg_450[0:0];

assign empty_3623_fu_1106_p1 = c6_V_reg_525[0:0];

assign empty_fu_760_p1 = c6_V_130_reg_364[0:0];

assign icmp_ln4865_fu_702_p2 = ((c2_V_88_reg_331 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln4925_fu_714_p2 = ((c2_V_87_reg_342 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln4969_fu_1066_p2 = ((c2_V_reg_503 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_68_fu_998_p2 = ((n_V_67_reg_483 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_69_fu_806_p2 = ((n_V_68_reg_397 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1152_p2 = ((n_V_reg_558 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_640_p2 = ((add_i_i720_cast_fu_634_p2 < 6'd7) ? 1'b1 : 1'b0);

assign icmp_ln890_1302_fu_620_p2 = ((c1_V_reg_273 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1303_fu_1078_p2 = ((c5_V_reg_514 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1304_fu_1090_p2 = ((c6_V_reg_525 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1305_fu_886_p2 = ((c4_V_reg_417 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1306_fu_664_p2 = ((c4_V_16_reg_309 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1307_fu_1128_p2 = ((c7_V_reg_536 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1308_fu_912_p2 = ((c5_V_67_reg_428 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1309_fu_690_p2 = ((c5_V_68_reg_320 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1310_fu_1140_p2 = ((c8_V_reg_547 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1311_fu_924_p2 = ((c5_V_69_reg_439 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1312_fu_732_p2 = ((c5_V_70_reg_353 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_1313_fu_936_p2 = ((c6_V_129_reg_450 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1314_fu_744_p2 = ((c6_V_130_reg_364 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1315_fu_974_p2 = ((c7_V_67_reg_461 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1316_fu_782_p2 = ((c7_V_68_reg_375 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1317_fu_986_p2 = ((c8_V_3_reg_472 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1318_fu_794_p2 = ((c8_V_4_reg_386 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_608_p2 = ((c0_V_reg_248 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_626_p3 = {{c1_V_reg_273}, {3'd0}};

assign r_69_fu_1028_p4 = {{p_Val2_71_reg_494[511:256]}};

assign r_70_fu_1182_p4 = {{p_Val2_72_reg_569[511:256]}};

assign r_fu_836_p4 = {{p_Val2_s_reg_408[511:256]}};

assign select_ln4888_fu_860_p3 = ((empty_reg_1338[0:0] == 1'b1) ? data_split_V_1_21_fu_162 : data_split_V_1_fu_158);

assign select_ln4948_fu_1052_p3 = ((empty_3622_reg_1424[0:0] == 1'b1) ? data_split_V_1_23_fu_170 : data_split_V_1_22_fu_166);

assign select_ln4992_fu_1206_p3 = ((empty_3623_reg_1497[0:0] == 1'b1) ? data_split_V_1_25_fu_186 : data_split_V_1_24_fu_182);

assign tmp_538_cast_fu_878_p3 = {{trunc_ln4913_fu_874_p1}, {4'd0}};

assign tmp_539_cast_fu_656_p3 = {{trunc_ln4853_fu_652_p1}, {4'd0}};

assign tmp_540_cast_fu_1123_p1 = tmp_s_fu_1116_p3;

assign tmp_541_cast_fu_777_p1 = tmp_56_fu_770_p3;

assign tmp_56_fu_770_p3 = {{c7_V_68_reg_375}, {div_i_i4_reg_1333}};

assign tmp_cast_fu_969_p1 = tmp_fu_962_p3;

assign tmp_fu_962_p3 = {{c7_V_67_reg_461}, {div_i_i3_reg_1419}};

assign tmp_s_fu_1116_p3 = {{c7_V_reg_536}, {div_i_i_reg_1492}};

assign trunc_ln4853_fu_652_p1 = c4_V_16_reg_309[2:0];

assign trunc_ln4884_fu_816_p1 = n_V_68_reg_397[0:0];

assign trunc_ln4913_fu_874_p1 = c4_V_reg_417[2:0];

assign trunc_ln4944_fu_1008_p1 = n_V_67_reg_483[0:0];

assign trunc_ln4988_fu_1162_p1 = n_V_reg_558[0:0];

assign zext_ln1497_67_fu_1038_p1 = r_69_fu_1028_p4;

assign zext_ln1497_68_fu_846_p1 = r_fu_836_p4;

assign zext_ln1497_fu_1192_p1 = r_70_fu_1182_p4;

assign zext_ln4853_1_fu_685_p1 = add_ln4853_fu_680_p2;

assign zext_ln4853_fu_676_p1 = c5_V_68_reg_320;

assign zext_ln4913_1_fu_907_p1 = add_ln4913_fu_902_p2;

assign zext_ln4913_fu_898_p1 = c5_V_67_reg_428;

always @ (posedge ap_clk) begin
    tmp_539_cast_reg_1275[3:0] <= 4'b0000;
    tmp_538_cast_reg_1382[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_boundary_x0
