
SLRC2025-Pulztrones.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de94  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f84  0800e068  0800e068  0000f068  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ffec  0800ffec  0001125c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ffec  0800ffec  00010fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fff4  0800fff4  0001125c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fff4  0800fff4  00010ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fff8  0800fff8  00010ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000025c  20000000  0800fffc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cf4  2000025c  08010258  0001125c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f50  08010258  00011f50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001125c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b0c2  00000000  00000000  0001128c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c14  00000000  00000000  0002c34e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  00030f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013f2  00000000  00000000  00032978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000291aa  00000000  00000000  00033d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025ff0  00000000  00000000  0005cf14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8f81  00000000  00000000  00082f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016be85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c24  00000000  00000000  0016bec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000091  00000000  00000000  00173aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000025c 	.word	0x2000025c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e04c 	.word	0x0800e04c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000260 	.word	0x20000260
 800020c:	0800e04c 	.word	0x0800e04c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b988 	b.w	8000ff0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <Arm_Init>:
/**
  * @brief  Initialize the robot arm controller
  * @retval int: 0 if successful, -1 if error
  */
int Arm_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
    // Check if already initialized
    if (initialized)
 8000ff8:	4b33      	ldr	r3, [pc, #204]	@ (80010c8 <Arm_Init+0xd4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <Arm_Init+0x10>
        return 0;
 8001000:	2300      	movs	r3, #0
 8001002:	e05e      	b.n	80010c2 <Arm_Init+0xce>

    // Register the four servos for the arm if they don't exist already
    if (servoIds[0] == -1) {
 8001004:	4b31      	ldr	r3, [pc, #196]	@ (80010cc <Arm_Init+0xd8>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800100c:	d10c      	bne.n	8001028 <Arm_Init+0x34>
        servoIds[0] = Servo_Register(12, "Base", 0.0f, 180.0f, ARM_HOME_BASE_ANGLE);
 800100e:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 80010d0 <Arm_Init+0xdc>
 8001012:	eddf 0a30 	vldr	s1, [pc, #192]	@ 80010d4 <Arm_Init+0xe0>
 8001016:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 80010d8 <Arm_Init+0xe4>
 800101a:	4930      	ldr	r1, [pc, #192]	@ (80010dc <Arm_Init+0xe8>)
 800101c:	200c      	movs	r0, #12
 800101e:	f002 f92f 	bl	8003280 <Servo_Register>
 8001022:	4603      	mov	r3, r0
 8001024:	4a29      	ldr	r2, [pc, #164]	@ (80010cc <Arm_Init+0xd8>)
 8001026:	6013      	str	r3, [r2, #0]
    }

    if (servoIds[1] == -1) {
 8001028:	4b28      	ldr	r3, [pc, #160]	@ (80010cc <Arm_Init+0xd8>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001030:	d10c      	bne.n	800104c <Arm_Init+0x58>
        servoIds[1] = Servo_Register(13, "Link1", 0.0f, 180.0f, ARM_HOME_LINK1_ANGLE);
 8001032:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8001036:	eddf 0a27 	vldr	s1, [pc, #156]	@ 80010d4 <Arm_Init+0xe0>
 800103a:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 80010d8 <Arm_Init+0xe4>
 800103e:	4928      	ldr	r1, [pc, #160]	@ (80010e0 <Arm_Init+0xec>)
 8001040:	200d      	movs	r0, #13
 8001042:	f002 f91d 	bl	8003280 <Servo_Register>
 8001046:	4603      	mov	r3, r0
 8001048:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <Arm_Init+0xd8>)
 800104a:	6053      	str	r3, [r2, #4]
    }

    if (servoIds[2] == -1) {
 800104c:	4b1f      	ldr	r3, [pc, #124]	@ (80010cc <Arm_Init+0xd8>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001054:	d10c      	bne.n	8001070 <Arm_Init+0x7c>
        servoIds[2] = Servo_Register(14, "Link2", 0.0f, 180.0f, ARM_HOME_LINK2_ANGLE);
 8001056:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 80010e4 <Arm_Init+0xf0>
 800105a:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80010d4 <Arm_Init+0xe0>
 800105e:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 80010d8 <Arm_Init+0xe4>
 8001062:	4921      	ldr	r1, [pc, #132]	@ (80010e8 <Arm_Init+0xf4>)
 8001064:	200e      	movs	r0, #14
 8001066:	f002 f90b 	bl	8003280 <Servo_Register>
 800106a:	4603      	mov	r3, r0
 800106c:	4a17      	ldr	r2, [pc, #92]	@ (80010cc <Arm_Init+0xd8>)
 800106e:	6093      	str	r3, [r2, #8]
    }

    if (servoIds[3] == -1) {
 8001070:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <Arm_Init+0xd8>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001078:	d10c      	bne.n	8001094 <Arm_Init+0xa0>
        servoIds[3] = Servo_Register(15, "Link3", 0.0f, 180.0f, ARM_HOME_LINK3_ANGLE);
 800107a:	ed9f 1a1c 	vldr	s2, [pc, #112]	@ 80010ec <Arm_Init+0xf8>
 800107e:	eddf 0a15 	vldr	s1, [pc, #84]	@ 80010d4 <Arm_Init+0xe0>
 8001082:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80010d8 <Arm_Init+0xe4>
 8001086:	491a      	ldr	r1, [pc, #104]	@ (80010f0 <Arm_Init+0xfc>)
 8001088:	200f      	movs	r0, #15
 800108a:	f002 f8f9 	bl	8003280 <Servo_Register>
 800108e:	4603      	mov	r3, r0
 8001090:	4a0e      	ldr	r2, [pc, #56]	@ (80010cc <Arm_Init+0xd8>)
 8001092:	60d3      	str	r3, [r2, #12]
    }

    // Check if all servos were registered successfully
    if (servoIds[0] < 0 || servoIds[1] < 0 || servoIds[2] < 0 || servoIds[3] < 0) {
 8001094:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <Arm_Init+0xd8>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	db0b      	blt.n	80010b4 <Arm_Init+0xc0>
 800109c:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <Arm_Init+0xd8>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	db07      	blt.n	80010b4 <Arm_Init+0xc0>
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <Arm_Init+0xd8>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	db03      	blt.n	80010b4 <Arm_Init+0xc0>
 80010ac:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <Arm_Init+0xd8>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	da02      	bge.n	80010ba <Arm_Init+0xc6>
        return -1;
 80010b4:	f04f 33ff 	mov.w	r3, #4294967295
 80010b8:	e003      	b.n	80010c2 <Arm_Init+0xce>
    }

    initialized = 1;
 80010ba:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <Arm_Init+0xd4>)
 80010bc:	2201      	movs	r2, #1
 80010be:	601a      	str	r2, [r3, #0]
    return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000278 	.word	0x20000278
 80010cc:	20000000 	.word	0x20000000
 80010d0:	42d20000 	.word	0x42d20000
 80010d4:	43340000 	.word	0x43340000
 80010d8:	00000000 	.word	0x00000000
 80010dc:	0800e068 	.word	0x0800e068
 80010e0:	0800e070 	.word	0x0800e070
 80010e4:	42be0000 	.word	0x42be0000
 80010e8:	0800e078 	.word	0x0800e078
 80010ec:	42a00000 	.word	0x42a00000
 80010f0:	0800e080 	.word	0x0800e080

080010f4 <Arm_MoveServoGradually>:
  * @param  stepDelay: Delay between steps in milliseconds (larger = slower)
  * @retval int: 0 if successful, -1 if error
  * @note   This function blocks until movement is complete
  */
int Arm_MoveServoGradually(int servoId, float targetAngle, float stepSize, uint16_t stepDelay)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001100:	edc7 0a01 	vstr	s1, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	807b      	strh	r3, [r7, #2]
    // Check if servo ID is valid
    if (servoId < 0) {
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	2b00      	cmp	r3, #0
 800110c:	da02      	bge.n	8001114 <Arm_MoveServoGradually+0x20>
        return -1;
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	e06f      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    // Get current angle
    float currentAngle = Servo_GetAngle(servoId);
 8001114:	68f8      	ldr	r0, [r7, #12]
 8001116:	f002 fa13 	bl	8003540 <Servo_GetAngle>
 800111a:	ed87 0a07 	vstr	s0, [r7, #28]
    if (currentAngle < 0.0f) { // Error
 800111e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001122:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112a:	d502      	bpl.n	8001132 <Arm_MoveServoGradually+0x3e>
        return -1;
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
 8001130:	e060      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    // If already at target position (or very close), no need to move
    if (fabsf(currentAngle - targetAngle) < stepSize) {
 8001132:	ed97 7a07 	vldr	s14, [r7, #28]
 8001136:	edd7 7a02 	vldr	s15, [r7, #8]
 800113a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800113e:	eef0 7ae7 	vabs.f32	s15, s15
 8001142:	ed97 7a01 	vldr	s14, [r7, #4]
 8001146:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800114a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114e:	dd01      	ble.n	8001154 <Arm_MoveServoGradually+0x60>
        return 0;
 8001150:	2300      	movs	r3, #0
 8001152:	e04f      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    // Determine direction of movement
    float direction = (targetAngle > currentAngle) ? 1.0f : -1.0f;
 8001154:	ed97 7a02 	vldr	s14, [r7, #8]
 8001158:	edd7 7a07 	vldr	s15, [r7, #28]
 800115c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001164:	dd02      	ble.n	800116c <Arm_MoveServoGradually+0x78>
 8001166:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800116a:	e000      	b.n	800116e <Arm_MoveServoGradually+0x7a>
 800116c:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <Arm_MoveServoGradually+0x108>)
 800116e:	617b      	str	r3, [r7, #20]

    // Calculate number of steps needed
    int steps = (int)(fabsf(targetAngle - currentAngle) / stepSize);
 8001170:	ed97 7a02 	vldr	s14, [r7, #8]
 8001174:	edd7 7a07 	vldr	s15, [r7, #28]
 8001178:	ee77 7a67 	vsub.f32	s15, s14, s15
 800117c:	eef0 6ae7 	vabs.f32	s13, s15
 8001180:	ed97 7a01 	vldr	s14, [r7, #4]
 8001184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001188:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800118c:	ee17 3a90 	vmov	r3, s15
 8001190:	613b      	str	r3, [r7, #16]

    // Move in steps until target is reached
    for (int i = 0; i < steps; i++) {
 8001192:	2300      	movs	r3, #0
 8001194:	61bb      	str	r3, [r7, #24]
 8001196:	e01d      	b.n	80011d4 <Arm_MoveServoGradually+0xe0>
        currentAngle += direction * stepSize;
 8001198:	ed97 7a05 	vldr	s14, [r7, #20]
 800119c:	edd7 7a01 	vldr	s15, [r7, #4]
 80011a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a4:	ed97 7a07 	vldr	s14, [r7, #28]
 80011a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ac:	edc7 7a07 	vstr	s15, [r7, #28]

        // Set new position
        if (Servo_SetAngle(servoId, currentAngle) != 0) {
 80011b0:	ed97 0a07 	vldr	s0, [r7, #28]
 80011b4:	68f8      	ldr	r0, [r7, #12]
 80011b6:	f002 f94f 	bl	8003458 <Servo_SetAngle>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d002      	beq.n	80011c6 <Arm_MoveServoGradually+0xd2>
            return -1;
 80011c0:	f04f 33ff 	mov.w	r3, #4294967295
 80011c4:	e016      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
        }

        // Delay between steps
        HAL_Delay(stepDelay);
 80011c6:	887b      	ldrh	r3, [r7, #2]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f003 fd99 	bl	8004d00 <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	3301      	adds	r3, #1
 80011d2:	61bb      	str	r3, [r7, #24]
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	429a      	cmp	r2, r3
 80011da:	dbdd      	blt.n	8001198 <Arm_MoveServoGradually+0xa4>
    }

    // Final step to ensure we reach exactly the target angle
    if (Servo_SetAngle(servoId, targetAngle) != 0) {
 80011dc:	ed97 0a02 	vldr	s0, [r7, #8]
 80011e0:	68f8      	ldr	r0, [r7, #12]
 80011e2:	f002 f939 	bl	8003458 <Servo_SetAngle>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d002      	beq.n	80011f2 <Arm_MoveServoGradually+0xfe>
        return -1;
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
 80011f0:	e000      	b.n	80011f4 <Arm_MoveServoGradually+0x100>
    }

    return 0;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3720      	adds	r7, #32
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	bf800000 	.word	0xbf800000

08001200 <Arm_MoveServo>:
  * @param  targetAngle: Desired final angle in degrees
  * @retval int: 0 if successful, -1 if error
  * @note   This function blocks until movement is complete
  */
int Arm_MoveServo(int servoId, float targetAngle)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	ed87 0a00 	vstr	s0, [r7]
    return Arm_MoveServoGradually(servoId, targetAngle, ARM_DEFAULT_STEP, ARM_DEFAULT_DELAY);
 800120c:	210f      	movs	r1, #15
 800120e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001212:	ed97 0a00 	vldr	s0, [r7]
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff ff6c 	bl	80010f4 <Arm_MoveServoGradually>
 800121c:	4603      	mov	r3, r0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <return_home>:
}




void return_home(void){
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	Arm_MoveServo(ARM_LINK3_SERVO,80);
 800122c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8001258 <return_home+0x30>
 8001230:	2003      	movs	r0, #3
 8001232:	f7ff ffe5 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK1_SERVO,10);
 8001236:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800123a:	2001      	movs	r0, #1
 800123c:	f7ff ffe0 	bl	8001200 <Arm_MoveServo>
//	Arm_MoveServo(ARM_LINK2_SERVO, 95);//135
	Arm_MoveServo(ARM_BASE_SERVO, 105);
 8001240:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800125c <return_home+0x34>
 8001244:	2000      	movs	r0, #0
 8001246:	f7ff ffdb 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_LINK2_SERVO, 95);
 800124a:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001260 <return_home+0x38>
 800124e:	2002      	movs	r0, #2
 8001250:	f7ff ffd6 	bl	8001200 <Arm_MoveServo>
}
 8001254:	bf00      	nop
 8001256:	bd80      	pop	{r7, pc}
 8001258:	42a00000 	.word	0x42a00000
 800125c:	42d20000 	.word	0x42d20000
 8001260:	42be0000 	.word	0x42be0000

08001264 <Arm_color_calibration_position>:

void Arm_color_calibration_position(){
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	Arm_MoveServo(ARM_LINK2_SERVO, 85);
 8001268:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001280 <Arm_color_calibration_position+0x1c>
 800126c:	2002      	movs	r0, #2
 800126e:	f7ff ffc7 	bl	8001200 <Arm_MoveServo>
	Arm_MoveServo(ARM_BASE_SERVO, 10);
 8001272:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001276:	2000      	movs	r0, #0
 8001278:	f7ff ffc2 	bl	8001200 <Arm_MoveServo>
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}
 8001280:	42aa0000 	.word	0x42aa0000

08001284 <init_ball_storage>:
#include "ballstorage.h"

int good_potato_storage; // left
int bad_potato_storage; // right

void init_ball_storage(){
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
	good_potato_storage = Servo_Register(4, "good_potato_storage", 0, 180, 90);
 8001288:	ed9f 1a14 	vldr	s2, [pc, #80]	@ 80012dc <init_ball_storage+0x58>
 800128c:	eddf 0a14 	vldr	s1, [pc, #80]	@ 80012e0 <init_ball_storage+0x5c>
 8001290:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 80012e4 <init_ball_storage+0x60>
 8001294:	4914      	ldr	r1, [pc, #80]	@ (80012e8 <init_ball_storage+0x64>)
 8001296:	2004      	movs	r0, #4
 8001298:	f001 fff2 	bl	8003280 <Servo_Register>
 800129c:	4603      	mov	r3, r0
 800129e:	4a13      	ldr	r2, [pc, #76]	@ (80012ec <init_ball_storage+0x68>)
 80012a0:	6013      	str	r3, [r2, #0]
	Servo_SetAngle(good_potato_storage, 90);
 80012a2:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <init_ball_storage+0x68>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80012dc <init_ball_storage+0x58>
 80012aa:	4618      	mov	r0, r3
 80012ac:	f002 f8d4 	bl	8003458 <Servo_SetAngle>

	bad_potato_storage = Servo_Register(5, "bad_potato_storage", 0, 180, 90);
 80012b0:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 80012dc <init_ball_storage+0x58>
 80012b4:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 80012e0 <init_ball_storage+0x5c>
 80012b8:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 80012e4 <init_ball_storage+0x60>
 80012bc:	490c      	ldr	r1, [pc, #48]	@ (80012f0 <init_ball_storage+0x6c>)
 80012be:	2005      	movs	r0, #5
 80012c0:	f001 ffde 	bl	8003280 <Servo_Register>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4a0b      	ldr	r2, [pc, #44]	@ (80012f4 <init_ball_storage+0x70>)
 80012c8:	6013      	str	r3, [r2, #0]
	Servo_SetAngle(bad_potato_storage, 90);
 80012ca:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <init_ball_storage+0x70>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 80012dc <init_ball_storage+0x58>
 80012d2:	4618      	mov	r0, r3
 80012d4:	f002 f8c0 	bl	8003458 <Servo_SetAngle>
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	42b40000 	.word	0x42b40000
 80012e0:	43340000 	.word	0x43340000
 80012e4:	00000000 	.word	0x00000000
 80012e8:	0800e088 	.word	0x0800e088
 80012ec:	2000027c 	.word	0x2000027c
 80012f0:	0800e09c 	.word	0x0800e09c
 80012f4:	20000280 	.word	0x20000280

080012f8 <turn_on_water_pump>:



//***** Pump Controlling functions ******************************************************//

void turn_on_water_pump(){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(WATERPUMP_GPIO_Port, WATERPUMP_Pin, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2104      	movs	r1, #4
 8001300:	4802      	ldr	r0, [pc, #8]	@ (800130c <turn_on_water_pump+0x14>)
 8001302:	f004 ff53 	bl	80061ac <HAL_GPIO_WritePin>
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40020800 	.word	0x40020800

08001310 <turn_off_air_pump>:

void turn_on_air_pump(){
	HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, 0);
}

void turn_off_air_pump(){
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, 1);
 8001314:	2201      	movs	r2, #1
 8001316:	2102      	movs	r1, #2
 8001318:	4802      	ldr	r0, [pc, #8]	@ (8001324 <turn_off_air_pump+0x14>)
 800131a:	f004 ff47 	bl	80061ac <HAL_GPIO_WritePin>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40020800 	.word	0x40020800

08001328 <HAL_GPIO_EXTI_Callback>:
volatile uint32_t prevokbtncount = 0;

volatile uint32_t nextbtncount = 0;
volatile uint32_t prevnextbtncount = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	80fb      	strh	r3, [r7, #6]
	currentMillis = HAL_GetTick();
 8001332:	f003 fcd9 	bl	8004ce8 <HAL_GetTick>
 8001336:	4603      	mov	r3, r0
 8001338:	4a17      	ldr	r2, [pc, #92]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x70>)
 800133a:	6013      	str	r3, [r2, #0]
    if (GPIO_Pin == B1_Pin && (currentMillis - previousMillis > 650))  // Replace BUTTON_PIN with actual GPIO pin
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001342:	d10e      	bne.n	8001362 <HAL_GPIO_EXTI_Callback+0x3a>
 8001344:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x70>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	4b14      	ldr	r3, [pc, #80]	@ (800139c <HAL_GPIO_EXTI_Callback+0x74>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	f240 228a 	movw	r2, #650	@ 0x28a
 8001352:	4293      	cmp	r3, r2
 8001354:	d905      	bls.n	8001362 <HAL_GPIO_EXTI_Callback+0x3a>
	{
    	nextbtncount++; // Set flag when button is pressed
 8001356:	4b12      	ldr	r3, [pc, #72]	@ (80013a0 <HAL_GPIO_EXTI_Callback+0x78>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	3301      	adds	r3, #1
 800135c:	4a10      	ldr	r2, [pc, #64]	@ (80013a0 <HAL_GPIO_EXTI_Callback+0x78>)
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	e011      	b.n	8001386 <HAL_GPIO_EXTI_Callback+0x5e>
		//Buzzer_On();
	}
    else if (GPIO_Pin == GPIO_PIN_11 && (currentMillis - previousMillis > 650)){
 8001362:	88fb      	ldrh	r3, [r7, #6]
 8001364:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001368:	d10d      	bne.n	8001386 <HAL_GPIO_EXTI_Callback+0x5e>
 800136a:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x70>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <HAL_GPIO_EXTI_Callback+0x74>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	f240 228a 	movw	r2, #650	@ 0x28a
 8001378:	4293      	cmp	r3, r2
 800137a:	d904      	bls.n	8001386 <HAL_GPIO_EXTI_Callback+0x5e>
    	okbtncount++;
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	3301      	adds	r3, #1
 8001382:	4a08      	ldr	r2, [pc, #32]	@ (80013a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001384:	6013      	str	r3, [r2, #0]
    }

    previousMillis = currentMillis;
 8001386:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x70>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a04      	ldr	r2, [pc, #16]	@ (800139c <HAL_GPIO_EXTI_Callback+0x74>)
 800138c:	6013      	str	r3, [r2, #0]
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000288 	.word	0x20000288
 800139c:	20000284 	.word	0x20000284
 80013a0:	20000294 	.word	0x20000294
 80013a4:	2000028c 	.word	0x2000028c

080013a8 <Reset_buttons>:

void Reset_buttons(){
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
	okbtncount = 0;
 80013ac:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <Reset_buttons+0x28>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
	prevokbtncount = 0;
 80013b2:	4b08      	ldr	r3, [pc, #32]	@ (80013d4 <Reset_buttons+0x2c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]

	nextbtncount = 0;
 80013b8:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <Reset_buttons+0x30>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
	prevnextbtncount = 0;
 80013be:	4b07      	ldr	r3, [pc, #28]	@ (80013dc <Reset_buttons+0x34>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
}
 80013c4:	bf00      	nop
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	2000028c 	.word	0x2000028c
 80013d4:	20000290 	.word	0x20000290
 80013d8:	20000294 	.word	0x20000294
 80013dc:	20000298 	.word	0x20000298

080013e0 <Controller_Init>:
#include "fonts.h"
#include <stdio.h>

static float oldSpeed = 0;

void Controller_Init(Controller *controller) {
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
    // Initialize motor struct
	controller->forward_error = 0;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
	controller->rotational_error = 0;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	605a      	str	r2, [r3, #4]
	controller->previous_forward_error = 0;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f04f 0200 	mov.w	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
	controller->previous_rotational_error = 0;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f04f 0200 	mov.w	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
	controller->velocity = 0;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f04f 0200 	mov.w	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
	controller->omega = 0;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	615a      	str	r2, [r3, #20]
	controller->left_motor_pwm = 0;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f04f 0200 	mov.w	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
	controller->right_motor_pwm = 0;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	61da      	str	r2, [r3, #28]
	controller->controllers_enabled = 1;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2201      	movs	r2, #1
 800142c:	f883 2020 	strb.w	r2, [r3, #32]
	controller->feedforward_enabled = 1;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2201      	movs	r2, #1
 8001434:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <Controller_ResetControllers>:
}

/**
 * Reset the error integrals for both forward and rotational controllers.
 */
void Controller_ResetControllers(Controller *controller) {
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
    controller->forward_error = 0;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
    controller->rotational_error = 0;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f04f 0200 	mov.w	r2, #0
 800145a:	605a      	str	r2, [r3, #4]
    controller->previous_forward_error = 0;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
    controller->previous_rotational_error = 0;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <UpdateControllers>:


/**
 * Update motor controllers based on velocity, angular velocity, and steering adjustment.
 */
void UpdateControllers(Controller *controller, float velocity, float omega, float steering_adjustment) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b090      	sub	sp, #64	@ 0x40
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	ed87 0a02 	vstr	s0, [r7, #8]
 8001484:	edc7 0a01 	vstr	s1, [r7, #4]
 8001488:	ed87 1a00 	vstr	s2, [r7]
    float forward_output, rotational_output, left_output, right_output;
    //float left_speed, right_speed, left_ff, right_ff;

    controller->velocity = velocity;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	68ba      	ldr	r2, [r7, #8]
 8001490:	611a      	str	r2, [r3, #16]
    controller->omega = omega;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	615a      	str	r2, [r3, #20]

    // Forward motion control
    float forward_increment = velocity * LOOP_INTERVAL;//
 8001498:	4b6c      	ldr	r3, [pc, #432]	@ (800164c <UpdateControllers+0x1d4>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	ed97 7a02 	vldr	s14, [r7, #8]
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    controller->forward_error += forward_increment - robot_fwd_change();
 80014aa:	f000 faa7 	bl	80019fc <robot_fwd_change>
 80014ae:	eeb0 7a40 	vmov.f32	s14, s0
 80014b2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80014b6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	edc3 7a00 	vstr	s15, [r3]
    float forward_diff = controller->forward_error - controller->previous_forward_error;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	ed93 7a00 	vldr	s14, [r3]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80014d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014da:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    controller->previous_forward_error = controller->forward_error;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	609a      	str	r2, [r3, #8]
    forward_output = FWD_KP * controller->forward_error + FWD_KD * forward_diff;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	ed93 7a00 	vldr	s14, [r3]
 80014ec:	4b58      	ldr	r3, [pc, #352]	@ (8001650 <UpdateControllers+0x1d8>)
 80014ee:	edd3 7a00 	vldr	s15, [r3]
 80014f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014f6:	4b57      	ldr	r3, [pc, #348]	@ (8001654 <UpdateControllers+0x1dc>)
 80014f8:	edd3 6a00 	vldr	s13, [r3]
 80014fc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001500:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001504:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001508:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Rotational control
    float rotational_increment = omega * LOOP_INTERVAL;
 800150c:	4b4f      	ldr	r3, [pc, #316]	@ (800164c <UpdateControllers+0x1d4>)
 800150e:	edd3 7a00 	vldr	s15, [r3]
 8001512:	ed97 7a01 	vldr	s14, [r7, #4]
 8001516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800151a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    controller->rotational_error += rotational_increment - robot_rot_change();
 800151e:	f000 fa7f 	bl	8001a20 <robot_rot_change>
 8001522:	eeb0 7a40 	vmov.f32	s14, s0
 8001526:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800152a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	edd3 7a01 	vldr	s15, [r3, #4]
 8001534:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	edc3 7a01 	vstr	s15, [r3, #4]
    controller->rotational_error -= steering_adjustment;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	ed93 7a01 	vldr	s14, [r3, #4]
 8001544:	edd7 7a00 	vldr	s15, [r7]
 8001548:	ee77 7a67 	vsub.f32	s15, s14, s15
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	edc3 7a01 	vstr	s15, [r3, #4]
    float rotational_diff = controller->rotational_error - controller->previous_rotational_error;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	ed93 7a01 	vldr	s14, [r3, #4]
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	edd3 7a03 	vldr	s15, [r3, #12]
 800155e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001562:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    controller->previous_rotational_error = controller->rotational_error;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	60da      	str	r2, [r3, #12]
    rotational_output = ROT_KP * controller->rotational_error + ROT_KD * rotational_diff;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	ed93 7a01 	vldr	s14, [r3, #4]
 8001574:	4b38      	ldr	r3, [pc, #224]	@ (8001658 <UpdateControllers+0x1e0>)
 8001576:	edd3 7a00 	vldr	s15, [r3]
 800157a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157e:	4b37      	ldr	r3, [pc, #220]	@ (800165c <UpdateControllers+0x1e4>)
 8001580:	edd3 6a00 	vldr	s13, [r3]
 8001584:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001588:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800158c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001590:	edc7 7a08 	vstr	s15, [r7, #32]

    // Combine forward and rotational outputs
    left_output = forward_output - rotational_output;
 8001594:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001598:	edd7 7a08 	vldr	s15, [r7, #32]
 800159c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015a0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    right_output = forward_output + rotational_output;
 80015a4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80015a8:	edd7 7a08 	vldr	s15, [r7, #32]
 80015ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    float tangent_speed = omega * ROBOT_RADIUS * RADIANS_PER_DEGREE;
 80015b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <UpdateControllers+0x1e8>)
 80015b6:	ed93 7a00 	vldr	s14, [r3]
 80015ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80015be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015c2:	4b28      	ldr	r3, [pc, #160]	@ (8001664 <UpdateControllers+0x1ec>)
 80015c4:	edd3 7a00 	vldr	s15, [r3]
 80015c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015cc:	edc7 7a07 	vstr	s15, [r7, #28]

	float left_speed = velocity - tangent_speed;
 80015d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80015d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80015d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015dc:	edc7 7a06 	vstr	s15, [r7, #24]
	float right_speed = velocity + tangent_speed;
 80015e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80015e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80015e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ec:	edc7 7a05 	vstr	s15, [r7, #20]

	if (controller->feedforward_enabled) {
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d017      	beq.n	800162a <UpdateControllers+0x1b2>
		// Feedforward calculation
		left_output += leftFeedForward(left_speed);
 80015fa:	ed97 0a06 	vldr	s0, [r7, #24]
 80015fe:	f000 f833 	bl	8001668 <leftFeedForward>
 8001602:	eeb0 7a40 	vmov.f32	s14, s0
 8001606:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800160a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800160e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		right_output += rightFeedForward(right_speed);
 8001612:	ed97 0a05 	vldr	s0, [r7, #20]
 8001616:	f000 f88d 	bl	8001734 <rightFeedForward>
 800161a:	eeb0 7a40 	vmov.f32	s14, s0
 800161e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001622:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001626:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	}

    if (controller->controllers_enabled) {
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d007      	beq.n	8001644 <UpdateControllers+0x1cc>
    	setMotorLPWM(left_output);
 8001634:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001638:	f001 f822 	bl	8002680 <setMotorLPWM>
        setMotorRPWM(right_output);
 800163c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001640:	f001 f864 	bl	800270c <setMotorRPWM>
    }


}
 8001644:	bf00      	nop
 8001646:	3740      	adds	r7, #64	@ 0x40
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	0800e364 	.word	0x0800e364
 8001650:	0800e374 	.word	0x0800e374
 8001654:	0800e378 	.word	0x0800e378
 8001658:	0800e37c 	.word	0x0800e37c
 800165c:	0800e380 	.word	0x0800e380
 8001660:	0800e354 	.word	0x0800e354
 8001664:	0800e35c 	.word	0x0800e35c

08001668 <leftFeedForward>:


float leftFeedForward(float speed) {
 8001668:	b480      	push	{r7}
 800166a:	b087      	sub	sp, #28
 800166c:	af00      	add	r7, sp, #0
 800166e:	ed87 0a01 	vstr	s0, [r7, #4]
//  static float oldSpeed = speed;
  float leftFF = speed * SPEED_FF;
 8001672:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <leftFeedForward+0xb8>)
 8001674:	edd3 7a00 	vldr	s15, [r3]
 8001678:	ed97 7a01 	vldr	s14, [r7, #4]
 800167c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001680:	edc7 7a05 	vstr	s15, [r7, #20]
  if (speed > 0) {
 8001684:	edd7 7a01 	vldr	s15, [r7, #4]
 8001688:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800168c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001690:	dd09      	ble.n	80016a6 <leftFeedForward+0x3e>
    leftFF += BIAS_FF;
 8001692:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <leftFeedForward+0xbc>)
 8001694:	edd3 7a00 	vldr	s15, [r3]
 8001698:	ed97 7a05 	vldr	s14, [r7, #20]
 800169c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a0:	edc7 7a05 	vstr	s15, [r7, #20]
 80016a4:	e00f      	b.n	80016c6 <leftFeedForward+0x5e>
  } else if (speed < 0) {
 80016a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80016aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b2:	d508      	bpl.n	80016c6 <leftFeedForward+0x5e>
    leftFF -= BIAS_FF;
 80016b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001724 <leftFeedForward+0xbc>)
 80016b6:	edd3 7a00 	vldr	s15, [r3]
 80016ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80016be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c2:	edc7 7a05 	vstr	s15, [r7, #20]
  } else {
    // No bias when the speed is 0
  }
  float acc = (speed - oldSpeed) * LOOP_FREQUENCY;
 80016c6:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <leftFeedForward+0xc0>)
 80016c8:	edd3 7a00 	vldr	s15, [r3]
 80016cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80016d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016d4:	4b15      	ldr	r3, [pc, #84]	@ (800172c <leftFeedForward+0xc4>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016de:	edc7 7a04 	vstr	s15, [r7, #16]
  oldSpeed = speed;
 80016e2:	4a11      	ldr	r2, [pc, #68]	@ (8001728 <leftFeedForward+0xc0>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6013      	str	r3, [r2, #0]
  float accFF = ACC_FF * acc;
 80016e8:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <leftFeedForward+0xc8>)
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	ed97 7a04 	vldr	s14, [r7, #16]
 80016f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f6:	edc7 7a03 	vstr	s15, [r7, #12]
  leftFF += accFF;
 80016fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80016fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001702:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001706:	edc7 7a05 	vstr	s15, [r7, #20]
  return leftFF;
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	ee07 3a90 	vmov	s15, r3
}
 8001710:	eeb0 0a67 	vmov.f32	s0, s15
 8001714:	371c      	adds	r7, #28
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	0800e368 	.word	0x0800e368
 8001724:	0800e370 	.word	0x0800e370
 8001728:	2000029c 	.word	0x2000029c
 800172c:	0800e360 	.word	0x0800e360
 8001730:	0800e36c 	.word	0x0800e36c

08001734 <rightFeedForward>:

float rightFeedForward(float speed) {
 8001734:	b480      	push	{r7}
 8001736:	b087      	sub	sp, #28
 8001738:	af00      	add	r7, sp, #0
 800173a:	ed87 0a01 	vstr	s0, [r7, #4]
  //static float oldSpeed = speed;
  float rightFF = speed * SPEED_FF;
 800173e:	4b2b      	ldr	r3, [pc, #172]	@ (80017ec <rightFeedForward+0xb8>)
 8001740:	edd3 7a00 	vldr	s15, [r3]
 8001744:	ed97 7a01 	vldr	s14, [r7, #4]
 8001748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174c:	edc7 7a05 	vstr	s15, [r7, #20]
  if (speed > 0) {
 8001750:	edd7 7a01 	vldr	s15, [r7, #4]
 8001754:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800175c:	dd09      	ble.n	8001772 <rightFeedForward+0x3e>
    rightFF += BIAS_FF;
 800175e:	4b24      	ldr	r3, [pc, #144]	@ (80017f0 <rightFeedForward+0xbc>)
 8001760:	edd3 7a00 	vldr	s15, [r3]
 8001764:	ed97 7a05 	vldr	s14, [r7, #20]
 8001768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176c:	edc7 7a05 	vstr	s15, [r7, #20]
 8001770:	e00f      	b.n	8001792 <rightFeedForward+0x5e>
  } else if (speed < 0) {
 8001772:	edd7 7a01 	vldr	s15, [r7, #4]
 8001776:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800177a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177e:	d508      	bpl.n	8001792 <rightFeedForward+0x5e>
    rightFF -= BIAS_FF;
 8001780:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <rightFeedForward+0xbc>)
 8001782:	edd3 7a00 	vldr	s15, [r3]
 8001786:	ed97 7a05 	vldr	s14, [r7, #20]
 800178a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800178e:	edc7 7a05 	vstr	s15, [r7, #20]
  } else {
    // No bias when the speed is 0
  }
  float acc = (speed - oldSpeed) * LOOP_FREQUENCY;
 8001792:	4b18      	ldr	r3, [pc, #96]	@ (80017f4 <rightFeedForward+0xc0>)
 8001794:	edd3 7a00 	vldr	s15, [r3]
 8001798:	ed97 7a01 	vldr	s14, [r7, #4]
 800179c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017a0:	4b15      	ldr	r3, [pc, #84]	@ (80017f8 <rightFeedForward+0xc4>)
 80017a2:	edd3 7a00 	vldr	s15, [r3]
 80017a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017aa:	edc7 7a04 	vstr	s15, [r7, #16]
  oldSpeed = speed;
 80017ae:	4a11      	ldr	r2, [pc, #68]	@ (80017f4 <rightFeedForward+0xc0>)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6013      	str	r3, [r2, #0]
  float accFF = ACC_FF * acc;
 80017b4:	4b11      	ldr	r3, [pc, #68]	@ (80017fc <rightFeedForward+0xc8>)
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	ed97 7a04 	vldr	s14, [r7, #16]
 80017be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017c2:	edc7 7a03 	vstr	s15, [r7, #12]
  rightFF += accFF;
 80017c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80017ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017d2:	edc7 7a05 	vstr	s15, [r7, #20]
  return rightFF;
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	ee07 3a90 	vmov	s15, r3
}
 80017dc:	eeb0 0a67 	vmov.f32	s0, s15
 80017e0:	371c      	adds	r7, #28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	0800e368 	.word	0x0800e368
 80017f0:	0800e370 	.word	0x0800e370
 80017f4:	2000029c 	.word	0x2000029c
 80017f8:	0800e360 	.word	0x0800e360
 80017fc:	0800e36c 	.word	0x0800e36c

08001800 <Delay_Init>:

#include "main.h"
#include "delay.h"

void Delay_Init(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 8001804:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <Delay_Init+0x38>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d10e      	bne.n	800182e <Delay_Init+0x2e>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001810:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <Delay_Init+0x38>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	4a08      	ldr	r2, [pc, #32]	@ (8001838 <Delay_Init+0x38>)
 8001816:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800181a:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 800181c:	4b07      	ldr	r3, [pc, #28]	@ (800183c <Delay_Init+0x3c>)
 800181e:	2200      	movs	r2, #0
 8001820:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001822:	4b06      	ldr	r3, [pc, #24]	@ (800183c <Delay_Init+0x3c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a05      	ldr	r2, [pc, #20]	@ (800183c <Delay_Init+0x3c>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6013      	str	r3, [r2, #0]
    }
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000edf0 	.word	0xe000edf0
 800183c:	e0001000 	.word	0xe0001000

08001840 <delayMicroseconds>:

// Delays for us microseconds
void delayMicroseconds(uint32_t us)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT,
 8001848:	4b0b      	ldr	r3, [pc, #44]	@ (8001878 <delayMicroseconds+0x38>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	60fb      	str	r3, [r7, #12]
    delayTicks = us * 180; // Our MCU runs at 180 MHz, so each microsecond lasts 16 clock ticks
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	22b4      	movs	r2, #180	@ 0xb4
 8001852:	fb02 f303 	mul.w	r3, r2, r3
 8001856:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 8001858:	bf00      	nop
 800185a:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <delayMicroseconds+0x38>)
 800185c:	685a      	ldr	r2, [r3, #4]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	68ba      	ldr	r2, [r7, #8]
 8001864:	429a      	cmp	r2, r3
 8001866:	d8f8      	bhi.n	800185a <delayMicroseconds+0x1a>
}
 8001868:	bf00      	nop
 800186a:	bf00      	nop
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e0001000 	.word	0xe0001000

0800187c <getRightEncoderCounts>:
/*
 * NOTE: your timers might be different based on what you used when designing your PCB!
 * Also, if your encoder values are negative of what they should be, multiply the return values by -1.
 */

int16_t getRightEncoderCounts() {
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
	return (int16_t) TIM2->CNT;
 8001880:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001886:	b21b      	sxth	r3, r3
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <getLeftEncoderCounts>:

int16_t getLeftEncoderCounts() {
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
	return (int16_t) TIM1->CNT;
 8001898:	4b03      	ldr	r3, [pc, #12]	@ (80018a8 <getLeftEncoderCounts+0x14>)
 800189a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189c:	b21b      	sxth	r3, r3
}
 800189e:	4618      	mov	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	40010000 	.word	0x40010000

080018ac <resetEncodersinSystick>:
	previous_left_count = 0;
	previous_right_count = 0;

}

void resetEncodersinSystick() {
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
	TIM1->CNT = (int16_t) 0;
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <resetEncodersinSystick+0x1c>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CNT = (int16_t) 0;
 80018b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80018ba:	2200      	movs	r2, #0
 80018bc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80018be:	bf00      	nop
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	40010000 	.word	0x40010000
 80018cc:	00000000 	.word	0x00000000

080018d0 <update_Encoder_Data>:

void update_Encoder_Data(){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
	int16_t left_count = getLeftEncoderCounts();
 80018d6:	f7ff ffdd 	bl	8001894 <getLeftEncoderCounts>
 80018da:	4603      	mov	r3, r0
 80018dc:	81fb      	strh	r3, [r7, #14]
	int16_t right_count = getRightEncoderCounts();
 80018de:	f7ff ffcd 	bl	800187c <getRightEncoderCounts>
 80018e2:	4603      	mov	r3, r0
 80018e4:	81bb      	strh	r3, [r7, #12]

	left_delta = left_count - previous_left_count;
 80018e6:	89fa      	ldrh	r2, [r7, #14]
 80018e8:	4b3b      	ldr	r3, [pc, #236]	@ (80019d8 <update_Encoder_Data+0x108>)
 80018ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	b21a      	sxth	r2, r3
 80018f6:	4b39      	ldr	r3, [pc, #228]	@ (80019dc <update_Encoder_Data+0x10c>)
 80018f8:	801a      	strh	r2, [r3, #0]
	previous_left_count = left_count;
 80018fa:	4a37      	ldr	r2, [pc, #220]	@ (80019d8 <update_Encoder_Data+0x108>)
 80018fc:	89fb      	ldrh	r3, [r7, #14]
 80018fe:	8013      	strh	r3, [r2, #0]

	right_delta = right_count - previous_right_count;
 8001900:	89ba      	ldrh	r2, [r7, #12]
 8001902:	4b37      	ldr	r3, [pc, #220]	@ (80019e0 <update_Encoder_Data+0x110>)
 8001904:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001908:	b29b      	uxth	r3, r3
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	b29b      	uxth	r3, r3
 800190e:	b21a      	sxth	r2, r3
 8001910:	4b34      	ldr	r3, [pc, #208]	@ (80019e4 <update_Encoder_Data+0x114>)
 8001912:	801a      	strh	r2, [r3, #0]
	previous_right_count = right_count;
 8001914:	4a32      	ldr	r2, [pc, #200]	@ (80019e0 <update_Encoder_Data+0x110>)
 8001916:	89bb      	ldrh	r3, [r7, #12]
 8001918:	8013      	strh	r3, [r2, #0]

	float left_change = left_delta * MM_PER_COUNT_LEFT;
 800191a:	4b30      	ldr	r3, [pc, #192]	@ (80019dc <update_Encoder_Data+0x10c>)
 800191c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fe1f 	bl	8000564 <__aeabi_i2d>
 8001926:	a32a      	add	r3, pc, #168	@ (adr r3, 80019d0 <update_Encoder_Data+0x100>)
 8001928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192c:	f7fe fe84 	bl	8000638 <__aeabi_dmul>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4610      	mov	r0, r2
 8001936:	4619      	mov	r1, r3
 8001938:	f7ff f976 	bl	8000c28 <__aeabi_d2f>
 800193c:	4603      	mov	r3, r0
 800193e:	60bb      	str	r3, [r7, #8]
	float right_change = right_delta * MM_PER_COUNT_RIGHT;
 8001940:	4b28      	ldr	r3, [pc, #160]	@ (80019e4 <update_Encoder_Data+0x114>)
 8001942:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fe0c 	bl	8000564 <__aeabi_i2d>
 800194c:	a320      	add	r3, pc, #128	@ (adr r3, 80019d0 <update_Encoder_Data+0x100>)
 800194e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001952:	f7fe fe71 	bl	8000638 <__aeabi_dmul>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4610      	mov	r0, r2
 800195c:	4619      	mov	r1, r3
 800195e:	f7ff f963 	bl	8000c28 <__aeabi_d2f>
 8001962:	4603      	mov	r3, r0
 8001964:	607b      	str	r3, [r7, #4]

	m_fwd_change = 0.5 * (right_change + left_change);
 8001966:	ed97 7a01 	vldr	s14, [r7, #4]
 800196a:	edd7 7a02 	vldr	s15, [r7, #8]
 800196e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001972:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800197a:	4b1b      	ldr	r3, [pc, #108]	@ (80019e8 <update_Encoder_Data+0x118>)
 800197c:	edc3 7a00 	vstr	s15, [r3]
	m_robot_distance += m_fwd_change;
 8001980:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <update_Encoder_Data+0x11c>)
 8001982:	ed93 7a00 	vldr	s14, [r3]
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <update_Encoder_Data+0x118>)
 8001988:	edd3 7a00 	vldr	s15, [r3]
 800198c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001990:	4b16      	ldr	r3, [pc, #88]	@ (80019ec <update_Encoder_Data+0x11c>)
 8001992:	edc3 7a00 	vstr	s15, [r3]
	m_rot_change = (right_change - left_change) * DEG_PER_MM_DIFFERENCE;
 8001996:	ed97 7a01 	vldr	s14, [r7, #4]
 800199a:	edd7 7a02 	vldr	s15, [r7, #8]
 800199e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019a2:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <update_Encoder_Data+0x120>)
 80019a4:	edd3 7a00 	vldr	s15, [r3]
 80019a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ac:	4b11      	ldr	r3, [pc, #68]	@ (80019f4 <update_Encoder_Data+0x124>)
 80019ae:	edc3 7a00 	vstr	s15, [r3]
	m_robot_angle += m_rot_change;
 80019b2:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <update_Encoder_Data+0x128>)
 80019b4:	ed93 7a00 	vldr	s14, [r3]
 80019b8:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <update_Encoder_Data+0x124>)
 80019ba:	edd3 7a00 	vldr	s15, [r3]
 80019be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c2:	4b0d      	ldr	r3, [pc, #52]	@ (80019f8 <update_Encoder_Data+0x128>)
 80019c4:	edc3 7a00 	vstr	s15, [r3]


}
 80019c8:	bf00      	nop
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	f76b218d 	.word	0xf76b218d
 80019d4:	3faf8e12 	.word	0x3faf8e12
 80019d8:	200002ac 	.word	0x200002ac
 80019dc:	200002a8 	.word	0x200002a8
 80019e0:	200002ae 	.word	0x200002ae
 80019e4:	200002aa 	.word	0x200002aa
 80019e8:	200002b0 	.word	0x200002b0
 80019ec:	200002a0 	.word	0x200002a0
 80019f0:	0800e358 	.word	0x0800e358
 80019f4:	200002b4 	.word	0x200002b4
 80019f8:	200002a4 	.word	0x200002a4

080019fc <robot_fwd_change>:
	float omega;
	omega = LOOP_FREQUENCY * m_rot_change;
	return omega;
}

float robot_fwd_change() {
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
	float distance;
	distance = m_fwd_change;
 8001a02:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <robot_fwd_change+0x20>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	607b      	str	r3, [r7, #4]
	return distance;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	ee07 3a90 	vmov	s15, r3
}
 8001a0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	200002b0 	.word	0x200002b0

08001a20 <robot_rot_change>:

float robot_rot_change() {
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
	float distance;
	distance = m_rot_change;
 8001a26:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <robot_rot_change+0x20>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	607b      	str	r3, [r7, #4]
	return distance;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	ee07 3a90 	vmov	s15, r3
}
 8001a32:	eeb0 0a67 	vmov.f32	s0, s15
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	200002b4 	.word	0x200002b4

08001a44 <analogReadIRs>:
	{70795.03, 5.63, 1.60},  //Left Back
	{93912.65, 13.94, -209.14},  //Right Back
	{78382.44, 9.55, -27.92},  //Right Front
};

void analogReadIRs(void){
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
	for (uint8_t i = 10; i < 15; i++)
 8001a4a:	230a      	movs	r3, #10
 8001a4c:	71fb      	strb	r3, [r7, #7]
 8001a4e:	e00c      	b.n	8001a6a <analogReadIRs+0x26>
	    {
	        IRsensorValues[i] = AnalogMux_ReadChannel(i);
 8001a50:	79fc      	ldrb	r4, [r7, #7]
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f002 fbdd 	bl	8004214 <AnalogMux_ReadChannel>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <analogReadIRs+0x38>)
 8001a60:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for (uint8_t i = 10; i < 15; i++)
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	3301      	adds	r3, #1
 8001a68:	71fb      	strb	r3, [r7, #7]
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	2b0e      	cmp	r3, #14
 8001a6e:	d9ef      	bls.n	8001a50 <analogReadIRs+0xc>
	    }
}
 8001a70:	bf00      	nop
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd90      	pop	{r4, r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200002b8 	.word	0x200002b8

08001a80 <readRawIR>:


uint16_t readRawIR(IR ir)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	71fb      	strb	r3, [r7, #7]
	switch(ir){
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b04      	cmp	r3, #4
 8001a8e:	d81c      	bhi.n	8001aca <readRawIR+0x4a>
 8001a90:	a201      	add	r2, pc, #4	@ (adr r2, 8001a98 <readRawIR+0x18>)
 8001a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a96:	bf00      	nop
 8001a98:	08001aad 	.word	0x08001aad
 8001a9c:	08001ab9 	.word	0x08001ab9
 8001aa0:	08001ab3 	.word	0x08001ab3
 8001aa4:	08001abf 	.word	0x08001abf
 8001aa8:	08001ac5 	.word	0x08001ac5
	case IR_FRONT:
		return IRsensorValues[10];
 8001aac:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <readRawIR+0x5c>)
 8001aae:	8a9b      	ldrh	r3, [r3, #20]
 8001ab0:	e00d      	b.n	8001ace <readRawIR+0x4e>
		break;
	case IR_LEFT_BACK:
		return IRsensorValues[11];
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8001adc <readRawIR+0x5c>)
 8001ab4:	8adb      	ldrh	r3, [r3, #22]
 8001ab6:	e00a      	b.n	8001ace <readRawIR+0x4e>
		break;
	case IR_LEFT_FORWARD:
		return IRsensorValues[12];
 8001ab8:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <readRawIR+0x5c>)
 8001aba:	8b1b      	ldrh	r3, [r3, #24]
 8001abc:	e007      	b.n	8001ace <readRawIR+0x4e>
		break;
	case IR_RIGHT_BACK:
		return IRsensorValues[13];
 8001abe:	4b07      	ldr	r3, [pc, #28]	@ (8001adc <readRawIR+0x5c>)
 8001ac0:	8b5b      	ldrh	r3, [r3, #26]
 8001ac2:	e004      	b.n	8001ace <readRawIR+0x4e>
		break;
	case IR_RIGHT_FORWARD:
		return IRsensorValues[14];
 8001ac4:	4b05      	ldr	r3, [pc, #20]	@ (8001adc <readRawIR+0x5c>)
 8001ac6:	8b9b      	ldrh	r3, [r3, #28]
 8001ac8:	e001      	b.n	8001ace <readRawIR+0x4e>
		break;
	default:
		return -1;
 8001aca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
		break;
	}
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	200002b8 	.word	0x200002b8

08001ae0 <getIRDistance>:

uint16_t getIRDistance(IR ir, uint16_t raw){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	460a      	mov	r2, r1
 8001aea:	71fb      	strb	r3, [r7, #7]
 8001aec:	4613      	mov	r3, r2
 8001aee:	80bb      	strh	r3, [r7, #4]
	IR_Calibration_t *cal = &IR_calibration[ir];
 8001af0:	79fa      	ldrb	r2, [r7, #7]
 8001af2:	4613      	mov	r3, r2
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	4413      	add	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4a16      	ldr	r2, [pc, #88]	@ (8001b54 <getIRDistance+0x74>)
 8001afc:	4413      	add	r3, r2
 8001afe:	60fb      	str	r3, [r7, #12]
	return (int)round(((cal->a)/(raw - cal->c)) - cal->b);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	edd3 6a00 	vldr	s13, [r3]
 8001b06:	88bb      	ldrh	r3, [r7, #4]
 8001b08:	ee07 3a90 	vmov	s15, r3
 8001b0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b28:	ee17 0a90 	vmov	r0, s15
 8001b2c:	f7fe fd2c 	bl	8000588 <__aeabi_f2d>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	ec43 2b10 	vmov	d0, r2, r3
 8001b38:	f00c fa42 	bl	800dfc0 <round>
 8001b3c:	ec53 2b10 	vmov	r2, r3, d0
 8001b40:	4610      	mov	r0, r2
 8001b42:	4619      	mov	r1, r3
 8001b44:	f7ff f828 	bl	8000b98 <__aeabi_d2iz>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b29b      	uxth	r3, r3
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000010 	.word	0x20000010

08001b58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b5a:	b08b      	sub	sp, #44	@ 0x2c
 8001b5c:	af08      	add	r7, sp, #32
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001b5e:	f003 f85d 	bl	8004c1c <HAL_Init>


	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001b62:	f000 f945 	bl	8001df0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001b66:	f000 fc27 	bl	80023b8 <MX_GPIO_Init>
	MX_DMA_Init();
 8001b6a:	f000 fc05 	bl	8002378 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001b6e:	f000 fb85 	bl	800227c <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8001b72:	f000 fa5d 	bl	8002030 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001b76:	f000 fab3 	bl	80020e0 <MX_TIM2_Init>
	MX_I2C2_Init();
 8001b7a:	f000 fa2b 	bl	8001fd4 <MX_I2C2_Init>
	MX_USART3_UART_Init();
 8001b7e:	f000 fba7 	bl	80022d0 <MX_USART3_UART_Init>
	MX_USART6_UART_Init();
 8001b82:	f000 fbcf 	bl	8002324 <MX_USART6_UART_Init>
	MX_ADC1_Init();
 8001b86:	f000 f9a5 	bl	8001ed4 <MX_ADC1_Init>
	MX_I2C1_Init();
 8001b8a:	f000 f9f5 	bl	8001f78 <MX_I2C1_Init>
	MX_TIM3_Init();
 8001b8e:	f000 fafb 	bl	8002188 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001b92:	213c      	movs	r1, #60	@ 0x3c
 8001b94:	487a      	ldr	r0, [pc, #488]	@ (8001d80 <main+0x228>)
 8001b96:	f007 f903 	bl	8008da0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001b9a:	213c      	movs	r1, #60	@ 0x3c
 8001b9c:	4879      	ldr	r0, [pc, #484]	@ (8001d84 <main+0x22c>)
 8001b9e:	f007 f8ff 	bl	8008da0 <HAL_TIM_Encoder_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4878      	ldr	r0, [pc, #480]	@ (8001d88 <main+0x230>)
 8001ba6:	f006 ff8d 	bl	8008ac4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001baa:	2104      	movs	r1, #4
 8001bac:	4876      	ldr	r0, [pc, #472]	@ (8001d88 <main+0x230>)
 8001bae:	f006 ff89 	bl	8008ac4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001bb2:	2108      	movs	r1, #8
 8001bb4:	4874      	ldr	r0, [pc, #464]	@ (8001d88 <main+0x230>)
 8001bb6:	f006 ff85 	bl	8008ac4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001bba:	210c      	movs	r1, #12
 8001bbc:	4872      	ldr	r0, [pc, #456]	@ (8001d88 <main+0x230>)
 8001bbe:	f006 ff81 	bl	8008ac4 <HAL_TIM_PWM_Start>

	turn_off_air_pump();
 8001bc2:	f7ff fba5 	bl	8001310 <turn_off_air_pump>
	turn_on_water_pump();
 8001bc6:	f7ff fb97 	bl	80012f8 <turn_on_water_pump>


	/*--------------------- OLED Display --------------------------------*/
	Init_Display();
 8001bca:	f002 fc63 	bl	8004494 <Init_Display>


	/*---------------------Delay--------------------------------*/
	Delay_Init();
 8001bce:	f7ff fe17 	bl	8001800 <Delay_Init>
	/*-------------------------------------------------------------------*/

	/*---------------------Servos--------------------------------*/
	// Initialize servo system
	Servo_Init(50);  // 50Hz frequency for servos
 8001bd2:	2032      	movs	r0, #50	@ 0x32
 8001bd4:	f001 fb30 	bl	8003238 <Servo_Init>
	// Initialize arm
	Arm_Init();
 8001bd8:	f7ff fa0c 	bl	8000ff4 <Arm_Init>

	// Init ball storage
	init_ball_storage();
 8001bdc:	f7ff fb52 	bl	8001284 <init_ball_storage>


	/*-------------------------------------------------------------------*/

	Controller_Init(&controller);
 8001be0:	486a      	ldr	r0, [pc, #424]	@ (8001d8c <main+0x234>)
 8001be2:	f7ff fbfd 	bl	80013e0 <Controller_Init>
	Profile_Reset(&forward_profile);
 8001be6:	486a      	ldr	r0, [pc, #424]	@ (8001d90 <main+0x238>)
 8001be8:	f000 fdd6 	bl	8002798 <Profile_Reset>
	Profile_Reset(&rotation_profile);
 8001bec:	4869      	ldr	r0, [pc, #420]	@ (8001d94 <main+0x23c>)
 8001bee:	f000 fdd3 	bl	8002798 <Profile_Reset>
	Motion_Init(&motion, &controller, &forward_profile, &rotation_profile);
 8001bf2:	4b68      	ldr	r3, [pc, #416]	@ (8001d94 <main+0x23c>)
 8001bf4:	4a66      	ldr	r2, [pc, #408]	@ (8001d90 <main+0x238>)
 8001bf6:	4965      	ldr	r1, [pc, #404]	@ (8001d8c <main+0x234>)
 8001bf8:	4867      	ldr	r0, [pc, #412]	@ (8001d98 <main+0x240>)
 8001bfa:	f000 fcac 	bl	8002556 <Motion_Init>
	Controller_ResetControllers(&controller);
 8001bfe:	4863      	ldr	r0, [pc, #396]	@ (8001d8c <main+0x234>)
 8001c00:	f7ff fc20 	bl	8001444 <Controller_ResetControllers>

	Buzzer_UniquePattern();
 8001c04:	f002 f9c0 	bl	8003f88 <Buzzer_UniquePattern>

	Buzzer_Toggle(200);
 8001c08:	20c8      	movs	r0, #200	@ 0xc8
 8001c0a:	f002 f9ab 	bl	8003f64 <Buzzer_Toggle>
	HAL_Delay(2000);
 8001c0e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c12:	f003 f875 	bl	8004d00 <HAL_Delay>
	/*--------------- Raykha calibration ----------------------------------*/
	RAYKHA_Calibrate(&raykha_calibration, RAYKHA_LINE_WHITE);
 8001c16:	2101      	movs	r1, #1
 8001c18:	4860      	ldr	r0, [pc, #384]	@ (8001d9c <main+0x244>)
 8001c1a:	f000 feef 	bl	80029fc <RAYKHA_Calibrate>
	/*-------------------------------------------------------------------*/
	HAL_Delay(2000);
 8001c1e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001c22:	f003 f86d 	bl	8004d00 <HAL_Delay>
	Buzzer_Toggle(200);
 8001c26:	20c8      	movs	r0, #200	@ 0xc8
 8001c28:	f002 f99c 	bl	8003f64 <Buzzer_Toggle>


	/*----------------- Begin color sensor init--------------------------------*/
	Buzzer_Toggle(100);
 8001c2c:	2064      	movs	r0, #100	@ 0x64
 8001c2e:	f002 f999 	bl	8003f64 <Buzzer_Toggle>
	init_color_sensors();
 8001c32:	f009 fabf 	bl	800b1b4 <init_color_sensors>
	caliberate_color_sensors();
 8001c36:	f009 fac8 	bl	800b1ca <caliberate_color_sensors>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f008 fd00 	bl	800a640 <TCS3472_SelectSensor>
	  TCS3472_GetRGBC(&r_line, &g_line, &b_line, &c_line);
 8001c40:	4b57      	ldr	r3, [pc, #348]	@ (8001da0 <main+0x248>)
 8001c42:	4a58      	ldr	r2, [pc, #352]	@ (8001da4 <main+0x24c>)
 8001c44:	4958      	ldr	r1, [pc, #352]	@ (8001da8 <main+0x250>)
 8001c46:	4859      	ldr	r0, [pc, #356]	@ (8001dac <main+0x254>)
 8001c48:	f008 fd65 	bl	800a716 <TCS3472_GetRGBC>
	  line_color = TCS3472_DetectLineColor(r_line, g_line, b_line, c_line);
 8001c4c:	4b57      	ldr	r3, [pc, #348]	@ (8001dac <main+0x254>)
 8001c4e:	8818      	ldrh	r0, [r3, #0]
 8001c50:	4b55      	ldr	r3, [pc, #340]	@ (8001da8 <main+0x250>)
 8001c52:	8819      	ldrh	r1, [r3, #0]
 8001c54:	4b53      	ldr	r3, [pc, #332]	@ (8001da4 <main+0x24c>)
 8001c56:	881a      	ldrh	r2, [r3, #0]
 8001c58:	4b51      	ldr	r3, [pc, #324]	@ (8001da0 <main+0x248>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	f008 fd8c 	bl	800a778 <TCS3472_DetectLineColor>
 8001c60:	4603      	mov	r3, r0
 8001c62:	461a      	mov	r2, r3
 8001c64:	4b52      	ldr	r3, [pc, #328]	@ (8001db0 <main+0x258>)
 8001c66:	701a      	strb	r2, [r3, #0]

	  /* Get RGB and Clear values from object sensor */
	  TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 8001c68:	2002      	movs	r0, #2
 8001c6a:	f008 fce9 	bl	800a640 <TCS3472_SelectSensor>
	  TCS3472_GetRGBC(&r_obj, &g_obj, &b_obj, &c_obj);
 8001c6e:	4b51      	ldr	r3, [pc, #324]	@ (8001db4 <main+0x25c>)
 8001c70:	4a51      	ldr	r2, [pc, #324]	@ (8001db8 <main+0x260>)
 8001c72:	4952      	ldr	r1, [pc, #328]	@ (8001dbc <main+0x264>)
 8001c74:	4852      	ldr	r0, [pc, #328]	@ (8001dc0 <main+0x268>)
 8001c76:	f008 fd4e 	bl	800a716 <TCS3472_GetRGBC>
	  object_color = TCS3472_DetectObjectColor(r_obj, g_obj, b_obj, c_obj);
 8001c7a:	4b51      	ldr	r3, [pc, #324]	@ (8001dc0 <main+0x268>)
 8001c7c:	8818      	ldrh	r0, [r3, #0]
 8001c7e:	4b4f      	ldr	r3, [pc, #316]	@ (8001dbc <main+0x264>)
 8001c80:	8819      	ldrh	r1, [r3, #0]
 8001c82:	4b4d      	ldr	r3, [pc, #308]	@ (8001db8 <main+0x260>)
 8001c84:	881a      	ldrh	r2, [r3, #0]
 8001c86:	4b4b      	ldr	r3, [pc, #300]	@ (8001db4 <main+0x25c>)
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	f009 f8c9 	bl	800ae20 <TCS3472_DetectObjectColor>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc4 <main+0x26c>)
 8001c94:	701a      	strb	r2, [r3, #0]

	  /* Get line color string */
	  char *line_color_str;
	  switch(line_color) {
 8001c96:	4b46      	ldr	r3, [pc, #280]	@ (8001db0 <main+0x258>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b05      	cmp	r3, #5
 8001c9c:	d006      	beq.n	8001cac <main+0x154>
 8001c9e:	2b05      	cmp	r3, #5
 8001ca0:	dc0d      	bgt.n	8001cbe <main+0x166>
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d005      	beq.n	8001cb2 <main+0x15a>
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d006      	beq.n	8001cb8 <main+0x160>
 8001caa:	e008      	b.n	8001cbe <main+0x166>
		  case BLACK:  line_color_str = "BLACK"; break;
 8001cac:	4b46      	ldr	r3, [pc, #280]	@ (8001dc8 <main+0x270>)
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	e008      	b.n	8001cc4 <main+0x16c>
		  case WHITE:  line_color_str = "WHITE"; break;
 8001cb2:	4b46      	ldr	r3, [pc, #280]	@ (8001dcc <main+0x274>)
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	e005      	b.n	8001cc4 <main+0x16c>
		  case GREEN:  line_color_str = "GREEN"; break;
 8001cb8:	4b45      	ldr	r3, [pc, #276]	@ (8001dd0 <main+0x278>)
 8001cba:	607b      	str	r3, [r7, #4]
 8001cbc:	e002      	b.n	8001cc4 <main+0x16c>
		  default:           line_color_str = "UNKNOWN"; break;
 8001cbe:	4b45      	ldr	r3, [pc, #276]	@ (8001dd4 <main+0x27c>)
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	bf00      	nop
	  }

	  /* Get object color string */
	  char *object_color_str;
	  switch(object_color) {
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc4 <main+0x26c>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b05      	cmp	r3, #5
 8001cca:	d821      	bhi.n	8001d10 <main+0x1b8>
 8001ccc:	a201      	add	r2, pc, #4	@ (adr r2, 8001cd4 <main+0x17c>)
 8001cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd2:	bf00      	nop
 8001cd4:	08001cf3 	.word	0x08001cf3
 8001cd8:	08001cf9 	.word	0x08001cf9
 8001cdc:	08001cff 	.word	0x08001cff
 8001ce0:	08001d0b 	.word	0x08001d0b
 8001ce4:	08001d05 	.word	0x08001d05
 8001ce8:	08001ced 	.word	0x08001ced
		  case BLACK:          object_color_str = "BLACK"; break;
 8001cec:	4b36      	ldr	r3, [pc, #216]	@ (8001dc8 <main+0x270>)
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	e011      	b.n	8001d16 <main+0x1be>
		  case WHITE:          object_color_str = "WHITE"; break;
 8001cf2:	4b36      	ldr	r3, [pc, #216]	@ (8001dcc <main+0x274>)
 8001cf4:	603b      	str	r3, [r7, #0]
 8001cf6:	e00e      	b.n	8001d16 <main+0x1be>
		  case GREEN:          object_color_str = "GREEN"; break;
 8001cf8:	4b35      	ldr	r3, [pc, #212]	@ (8001dd0 <main+0x278>)
 8001cfa:	603b      	str	r3, [r7, #0]
 8001cfc:	e00b      	b.n	8001d16 <main+0x1be>
		  case YELLOW:  object_color_str = "YELLOW-ORANGE"; break;
 8001cfe:	4b36      	ldr	r3, [pc, #216]	@ (8001dd8 <main+0x280>)
 8001d00:	603b      	str	r3, [r7, #0]
 8001d02:	e008      	b.n	8001d16 <main+0x1be>
		  case RED:            object_color_str = "RED"; break;
 8001d04:	4b35      	ldr	r3, [pc, #212]	@ (8001ddc <main+0x284>)
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	e005      	b.n	8001d16 <main+0x1be>
		  case BLUE:           object_color_str = "BLUE"; break;
 8001d0a:	4b35      	ldr	r3, [pc, #212]	@ (8001de0 <main+0x288>)
 8001d0c:	603b      	str	r3, [r7, #0]
 8001d0e:	e002      	b.n	8001d16 <main+0x1be>
		  default:                   object_color_str = "UNKNOWN"; break;
 8001d10:	4b30      	ldr	r3, [pc, #192]	@ (8001dd4 <main+0x27c>)
 8001d12:	603b      	str	r3, [r7, #0]
 8001d14:	bf00      	nop
	  }

	  /* Print the combined results */
	  sprintf(buffer, "Line: %s (%d,%d,%d,%d) | Object: %s (%d,%d,%d,%d)\r\n",
 8001d16:	4b25      	ldr	r3, [pc, #148]	@ (8001dac <main+0x254>)
 8001d18:	881b      	ldrh	r3, [r3, #0]
 8001d1a:	469c      	mov	ip, r3
 8001d1c:	4b22      	ldr	r3, [pc, #136]	@ (8001da8 <main+0x250>)
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	461a      	mov	r2, r3
 8001d22:	4b20      	ldr	r3, [pc, #128]	@ (8001da4 <main+0x24c>)
 8001d24:	881b      	ldrh	r3, [r3, #0]
 8001d26:	4619      	mov	r1, r3
 8001d28:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <main+0x248>)
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	4b24      	ldr	r3, [pc, #144]	@ (8001dc0 <main+0x268>)
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	461c      	mov	r4, r3
 8001d34:	4b21      	ldr	r3, [pc, #132]	@ (8001dbc <main+0x264>)
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	461d      	mov	r5, r3
 8001d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8001db8 <main+0x260>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	461e      	mov	r6, r3
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <main+0x25c>)
 8001d42:	881b      	ldrh	r3, [r3, #0]
 8001d44:	9307      	str	r3, [sp, #28]
 8001d46:	9606      	str	r6, [sp, #24]
 8001d48:	9505      	str	r5, [sp, #20]
 8001d4a:	9404      	str	r4, [sp, #16]
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	9303      	str	r3, [sp, #12]
 8001d50:	9002      	str	r0, [sp, #8]
 8001d52:	9101      	str	r1, [sp, #4]
 8001d54:	9200      	str	r2, [sp, #0]
 8001d56:	4663      	mov	r3, ip
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	4922      	ldr	r1, [pc, #136]	@ (8001de4 <main+0x28c>)
 8001d5c:	4822      	ldr	r0, [pc, #136]	@ (8001de8 <main+0x290>)
 8001d5e:	f009 ff93 	bl	800bc88 <siprintf>
			  line_color_str, r_line, g_line, b_line, c_line,
			  object_color_str, r_obj, g_obj, b_obj, c_obj);
	  HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001d62:	4821      	ldr	r0, [pc, #132]	@ (8001de8 <main+0x290>)
 8001d64:	f7fe faa4 	bl	80002b0 <strlen>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d70:	491d      	ldr	r1, [pc, #116]	@ (8001de8 <main+0x290>)
 8001d72:	481e      	ldr	r0, [pc, #120]	@ (8001dec <main+0x294>)
 8001d74:	f007 fcb2 	bl	80096dc <HAL_UART_Transmit>

	  /* Wait before next reading */
	  HAL_Delay(100);
 8001d78:	2064      	movs	r0, #100	@ 0x64
 8001d7a:	f002 ffc1 	bl	8004d00 <HAL_Delay>
  {
 8001d7e:	e75c      	b.n	8001c3a <main+0xe2>
 8001d80:	200003c8 	.word	0x200003c8
 8001d84:	20000410 	.word	0x20000410
 8001d88:	20000458 	.word	0x20000458
 8001d8c:	20000720 	.word	0x20000720
 8001d90:	200006d8 	.word	0x200006d8
 8001d94:	200006fc 	.word	0x200006fc
 8001d98:	2000066c 	.word	0x2000066c
 8001d9c:	200005dc 	.word	0x200005dc
 8001da0:	20000df6 	.word	0x20000df6
 8001da4:	20000df4 	.word	0x20000df4
 8001da8:	20000df2 	.word	0x20000df2
 8001dac:	20000df0 	.word	0x20000df0
 8001db0:	20000e00 	.word	0x20000e00
 8001db4:	20000dfe 	.word	0x20000dfe
 8001db8:	20000dfc 	.word	0x20000dfc
 8001dbc:	20000dfa 	.word	0x20000dfa
 8001dc0:	20000df8 	.word	0x20000df8
 8001dc4:	20000e01 	.word	0x20000e01
 8001dc8:	0800e0b0 	.word	0x0800e0b0
 8001dcc:	0800e0b8 	.word	0x0800e0b8
 8001dd0:	0800e0c0 	.word	0x0800e0c0
 8001dd4:	0800e0c8 	.word	0x0800e0c8
 8001dd8:	0800e0d0 	.word	0x0800e0d0
 8001ddc:	0800e0e0 	.word	0x0800e0e0
 8001de0:	0800e0e4 	.word	0x0800e0e4
 8001de4:	0800e0ec 	.word	0x0800e0ec
 8001de8:	20000608 	.word	0x20000608
 8001dec:	200004e8 	.word	0x200004e8

08001df0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b094      	sub	sp, #80	@ 0x50
 8001df4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001df6:	f107 031c 	add.w	r3, r7, #28
 8001dfa:	2234      	movs	r2, #52	@ 0x34
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f009 ffa7 	bl	800bd52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e04:	f107 0308 	add.w	r3, r7, #8
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	607b      	str	r3, [r7, #4]
 8001e18:	4b2c      	ldr	r3, [pc, #176]	@ (8001ecc <SystemClock_Config+0xdc>)
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ecc <SystemClock_Config+0xdc>)
 8001e1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e22:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e24:	4b29      	ldr	r3, [pc, #164]	@ (8001ecc <SystemClock_Config+0xdc>)
 8001e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e30:	2300      	movs	r3, #0
 8001e32:	603b      	str	r3, [r7, #0]
 8001e34:	4b26      	ldr	r3, [pc, #152]	@ (8001ed0 <SystemClock_Config+0xe0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a25      	ldr	r2, [pc, #148]	@ (8001ed0 <SystemClock_Config+0xe0>)
 8001e3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	4b23      	ldr	r3, [pc, #140]	@ (8001ed0 <SystemClock_Config+0xe0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e48:	603b      	str	r3, [r7, #0]
 8001e4a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e50:	2301      	movs	r3, #1
 8001e52:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e54:	2310      	movs	r3, #16
 8001e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e60:	2308      	movs	r3, #8
 8001e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001e64:	23b4      	movs	r3, #180	@ 0xb4
 8001e66:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e70:	2302      	movs	r3, #2
 8001e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e74:	f107 031c 	add.w	r3, r7, #28
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f006 fb35 	bl	80084e8 <HAL_RCC_OscConfig>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001e84:	f000 fb60 	bl	8002548 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001e88:	f005 ff94 	bl	8007db4 <HAL_PWREx_EnableOverDrive>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001e92:	f000 fb59 	bl	8002548 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e96:	230f      	movs	r3, #15
 8001e98:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ea2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001ea6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ea8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eac:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001eae:	f107 0308 	add.w	r3, r7, #8
 8001eb2:	2105      	movs	r1, #5
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f005 ffcd 	bl	8007e54 <HAL_RCC_ClockConfig>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001ec0:	f000 fb42 	bl	8002548 <Error_Handler>
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	3750      	adds	r7, #80	@ 0x50
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40007000 	.word	0x40007000

08001ed4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eda:	463b      	mov	r3, r7
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ee6:	4b21      	ldr	r3, [pc, #132]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001ee8:	4a21      	ldr	r2, [pc, #132]	@ (8001f70 <MX_ADC1_Init+0x9c>)
 8001eea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001eec:	4b1f      	ldr	r3, [pc, #124]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001eee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ef2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ef4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001efa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f00:	4b1a      	ldr	r3, [pc, #104]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f02:	2201      	movs	r2, #1
 8001f04:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f06:	4b19      	ldr	r3, [pc, #100]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f0e:	4b17      	ldr	r3, [pc, #92]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f14:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f16:	4a17      	ldr	r2, [pc, #92]	@ (8001f74 <MX_ADC1_Init+0xa0>)
 8001f18:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f1a:	4b14      	ldr	r3, [pc, #80]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f20:	4b12      	ldr	r3, [pc, #72]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f26:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f34:	480d      	ldr	r0, [pc, #52]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f36:	f002 ff07 	bl	8004d48 <HAL_ADC_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001f40:	f000 fb02 	bl	8002548 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001f44:	230a      	movs	r3, #10
 8001f46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f50:	463b      	mov	r3, r7
 8001f52:	4619      	mov	r1, r3
 8001f54:	4805      	ldr	r0, [pc, #20]	@ (8001f6c <MX_ADC1_Init+0x98>)
 8001f56:	f003 f8d9 	bl	800510c <HAL_ADC_ConfigChannel>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001f60:	f000 faf2 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f64:	bf00      	nop
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	200002d8 	.word	0x200002d8
 8001f70:	40012000 	.word	0x40012000
 8001f74:	0f000001 	.word	0x0f000001

08001f78 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f7c:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f7e:	4a13      	ldr	r2, [pc, #76]	@ (8001fcc <MX_I2C1_Init+0x54>)
 8001f80:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001f82:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f84:	4a12      	ldr	r2, [pc, #72]	@ (8001fd0 <MX_I2C1_Init+0x58>)
 8001f86:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f94:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f9a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fa2:	4b09      	ldr	r3, [pc, #36]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fa8:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fae:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fb4:	4804      	ldr	r0, [pc, #16]	@ (8001fc8 <MX_I2C1_Init+0x50>)
 8001fb6:	f004 f92b 	bl	8006210 <HAL_I2C_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fc0:	f000 fac2 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000320 	.word	0x20000320
 8001fcc:	40005400 	.word	0x40005400
 8001fd0:	00061a80 	.word	0x00061a80

08001fd4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001fd8:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <MX_I2C2_Init+0x50>)
 8001fda:	4a13      	ldr	r2, [pc, #76]	@ (8002028 <MX_I2C2_Init+0x54>)
 8001fdc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001fde:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <MX_I2C2_Init+0x50>)
 8001fe0:	4a12      	ldr	r2, [pc, #72]	@ (800202c <MX_I2C2_Init+0x58>)
 8001fe2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8002024 <MX_I2C2_Init+0x50>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001fea:	4b0e      	ldr	r3, [pc, #56]	@ (8002024 <MX_I2C2_Init+0x50>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8002024 <MX_I2C2_Init+0x50>)
 8001ff2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ff6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <MX_I2C2_Init+0x50>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001ffe:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <MX_I2C2_Init+0x50>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002004:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <MX_I2C2_Init+0x50>)
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800200a:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <MX_I2C2_Init+0x50>)
 800200c:	2200      	movs	r2, #0
 800200e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002010:	4804      	ldr	r0, [pc, #16]	@ (8002024 <MX_I2C2_Init+0x50>)
 8002012:	f004 f8fd 	bl	8006210 <HAL_I2C_Init>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800201c:	f000 fa94 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000374 	.word	0x20000374
 8002028:	40005800 	.word	0x40005800
 800202c:	000186a0 	.word	0x000186a0

08002030 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08c      	sub	sp, #48	@ 0x30
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	2224      	movs	r2, #36	@ 0x24
 800203c:	2100      	movs	r1, #0
 800203e:	4618      	mov	r0, r3
 8002040:	f009 fe87 	bl	800bd52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800204c:	4b22      	ldr	r3, [pc, #136]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 800204e:	4a23      	ldr	r2, [pc, #140]	@ (80020dc <MX_TIM1_Init+0xac>)
 8002050:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002052:	4b21      	ldr	r3, [pc, #132]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 8002054:	2200      	movs	r2, #0
 8002056:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002058:	4b1f      	ldr	r3, [pc, #124]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800205e:	4b1e      	ldr	r3, [pc, #120]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 8002060:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002064:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002066:	4b1c      	ldr	r3, [pc, #112]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 8002068:	2200      	movs	r2, #0
 800206a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800206c:	4b1a      	ldr	r3, [pc, #104]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 800206e:	2200      	movs	r2, #0
 8002070:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002072:	4b19      	ldr	r3, [pc, #100]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 8002074:	2200      	movs	r2, #0
 8002076:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002078:	2303      	movs	r3, #3
 800207a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002080:	2301      	movs	r3, #1
 8002082:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002084:	2300      	movs	r3, #0
 8002086:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800208c:	2300      	movs	r3, #0
 800208e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002090:	2301      	movs	r3, #1
 8002092:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002094:	2300      	movs	r3, #0
 8002096:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002098:	2300      	movs	r3, #0
 800209a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800209c:	f107 030c 	add.w	r3, r7, #12
 80020a0:	4619      	mov	r1, r3
 80020a2:	480d      	ldr	r0, [pc, #52]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 80020a4:	f006 fdd6 	bl	8008c54 <HAL_TIM_Encoder_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80020ae:	f000 fa4b 	bl	8002548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020b2:	2300      	movs	r3, #0
 80020b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b6:	2300      	movs	r3, #0
 80020b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	4619      	mov	r1, r3
 80020be:	4806      	ldr	r0, [pc, #24]	@ (80020d8 <MX_TIM1_Init+0xa8>)
 80020c0:	f007 fa40 	bl	8009544 <HAL_TIMEx_MasterConfigSynchronization>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80020ca:	f000 fa3d 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020ce:	bf00      	nop
 80020d0:	3730      	adds	r7, #48	@ 0x30
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	200003c8 	.word	0x200003c8
 80020dc:	40010000 	.word	0x40010000

080020e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08c      	sub	sp, #48	@ 0x30
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020e6:	f107 030c 	add.w	r3, r7, #12
 80020ea:	2224      	movs	r2, #36	@ 0x24
 80020ec:	2100      	movs	r1, #0
 80020ee:	4618      	mov	r0, r3
 80020f0:	f009 fe2f 	bl	800bd52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f4:	1d3b      	adds	r3, r7, #4
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020fc:	4b21      	ldr	r3, [pc, #132]	@ (8002184 <MX_TIM2_Init+0xa4>)
 80020fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002102:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002104:	4b1f      	ldr	r3, [pc, #124]	@ (8002184 <MX_TIM2_Init+0xa4>)
 8002106:	2200      	movs	r2, #0
 8002108:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800210a:	4b1e      	ldr	r3, [pc, #120]	@ (8002184 <MX_TIM2_Init+0xa4>)
 800210c:	2200      	movs	r2, #0
 800210e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002110:	4b1c      	ldr	r3, [pc, #112]	@ (8002184 <MX_TIM2_Init+0xa4>)
 8002112:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002116:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002118:	4b1a      	ldr	r3, [pc, #104]	@ (8002184 <MX_TIM2_Init+0xa4>)
 800211a:	2200      	movs	r2, #0
 800211c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800211e:	4b19      	ldr	r3, [pc, #100]	@ (8002184 <MX_TIM2_Init+0xa4>)
 8002120:	2200      	movs	r2, #0
 8002122:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002124:	2303      	movs	r3, #3
 8002126:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002128:	2300      	movs	r3, #0
 800212a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800212c:	2301      	movs	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002130:	2300      	movs	r3, #0
 8002132:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002134:	2300      	movs	r3, #0
 8002136:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002138:	2300      	movs	r3, #0
 800213a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800213c:	2301      	movs	r3, #1
 800213e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002140:	2300      	movs	r3, #0
 8002142:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002144:	2300      	movs	r3, #0
 8002146:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002148:	f107 030c 	add.w	r3, r7, #12
 800214c:	4619      	mov	r1, r3
 800214e:	480d      	ldr	r0, [pc, #52]	@ (8002184 <MX_TIM2_Init+0xa4>)
 8002150:	f006 fd80 	bl	8008c54 <HAL_TIM_Encoder_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800215a:	f000 f9f5 	bl	8002548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002162:	2300      	movs	r3, #0
 8002164:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002166:	1d3b      	adds	r3, r7, #4
 8002168:	4619      	mov	r1, r3
 800216a:	4806      	ldr	r0, [pc, #24]	@ (8002184 <MX_TIM2_Init+0xa4>)
 800216c:	f007 f9ea 	bl	8009544 <HAL_TIMEx_MasterConfigSynchronization>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002176:	f000 f9e7 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800217a:	bf00      	nop
 800217c:	3730      	adds	r7, #48	@ 0x30
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000410 	.word	0x20000410

08002188 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08a      	sub	sp, #40	@ 0x28
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800218e:	f107 0320 	add.w	r3, r7, #32
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]
 80021a0:	609a      	str	r2, [r3, #8]
 80021a2:	60da      	str	r2, [r3, #12]
 80021a4:	611a      	str	r2, [r3, #16]
 80021a6:	615a      	str	r2, [r3, #20]
 80021a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021aa:	4b32      	ldr	r3, [pc, #200]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021ac:	4a32      	ldr	r2, [pc, #200]	@ (8002278 <MX_TIM3_Init+0xf0>)
 80021ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80021b0:	4b30      	ldr	r3, [pc, #192]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 80021bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021be:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80021c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021d0:	4828      	ldr	r0, [pc, #160]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021d2:	f006 fc27 	bl	8008a24 <HAL_TIM_PWM_Init>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80021dc:	f000 f9b4 	bl	8002548 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021e0:	2300      	movs	r3, #0
 80021e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021e8:	f107 0320 	add.w	r3, r7, #32
 80021ec:	4619      	mov	r1, r3
 80021ee:	4821      	ldr	r0, [pc, #132]	@ (8002274 <MX_TIM3_Init+0xec>)
 80021f0:	f007 f9a8 	bl	8009544 <HAL_TIMEx_MasterConfigSynchronization>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021fa:	f000 f9a5 	bl	8002548 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021fe:	2360      	movs	r3, #96	@ 0x60
 8002200:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800220e:	1d3b      	adds	r3, r7, #4
 8002210:	2200      	movs	r2, #0
 8002212:	4619      	mov	r1, r3
 8002214:	4817      	ldr	r0, [pc, #92]	@ (8002274 <MX_TIM3_Init+0xec>)
 8002216:	f006 fe51 	bl	8008ebc <HAL_TIM_PWM_ConfigChannel>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002220:	f000 f992 	bl	8002548 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002224:	1d3b      	adds	r3, r7, #4
 8002226:	2204      	movs	r2, #4
 8002228:	4619      	mov	r1, r3
 800222a:	4812      	ldr	r0, [pc, #72]	@ (8002274 <MX_TIM3_Init+0xec>)
 800222c:	f006 fe46 	bl	8008ebc <HAL_TIM_PWM_ConfigChannel>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002236:	f000 f987 	bl	8002548 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	2208      	movs	r2, #8
 800223e:	4619      	mov	r1, r3
 8002240:	480c      	ldr	r0, [pc, #48]	@ (8002274 <MX_TIM3_Init+0xec>)
 8002242:	f006 fe3b 	bl	8008ebc <HAL_TIM_PWM_ConfigChannel>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 800224c:	f000 f97c 	bl	8002548 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	220c      	movs	r2, #12
 8002254:	4619      	mov	r1, r3
 8002256:	4807      	ldr	r0, [pc, #28]	@ (8002274 <MX_TIM3_Init+0xec>)
 8002258:	f006 fe30 	bl	8008ebc <HAL_TIM_PWM_ConfigChannel>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8002262:	f000 f971 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002266:	4803      	ldr	r0, [pc, #12]	@ (8002274 <MX_TIM3_Init+0xec>)
 8002268:	f001 fb42 	bl	80038f0 <HAL_TIM_MspPostInit>

}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	@ 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000458 	.word	0x20000458
 8002278:	40000400 	.word	0x40000400

0800227c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002280:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002282:	4a12      	ldr	r2, [pc, #72]	@ (80022cc <MX_USART2_UART_Init+0x50>)
 8002284:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002286:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002288:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800228c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800228e:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002290:	2200      	movs	r2, #0
 8002292:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 8002296:	2200      	movs	r2, #0
 8002298:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800229a:	4b0b      	ldr	r3, [pc, #44]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 800229c:	2200      	movs	r2, #0
 800229e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a0:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022a2:	220c      	movs	r2, #12
 80022a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022a6:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022b2:	4805      	ldr	r0, [pc, #20]	@ (80022c8 <MX_USART2_UART_Init+0x4c>)
 80022b4:	f007 f9c2 	bl	800963c <HAL_UART_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022be:	f000 f943 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200004a0 	.word	0x200004a0
 80022cc:	40004400 	.word	0x40004400

080022d0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022d4:	4b11      	ldr	r3, [pc, #68]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 80022d6:	4a12      	ldr	r2, [pc, #72]	@ (8002320 <MX_USART3_UART_Init+0x50>)
 80022d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80022da:	4b10      	ldr	r3, [pc, #64]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 80022dc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80022e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022e2:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022ee:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 80022f6:	220c      	movs	r2, #12
 80022f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022fa:	4b08      	ldr	r3, [pc, #32]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002300:	4b06      	ldr	r3, [pc, #24]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 8002302:	2200      	movs	r2, #0
 8002304:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002306:	4805      	ldr	r0, [pc, #20]	@ (800231c <MX_USART3_UART_Init+0x4c>)
 8002308:	f007 f998 	bl	800963c <HAL_UART_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002312:	f000 f919 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200004e8 	.word	0x200004e8
 8002320:	40004800 	.word	0x40004800

08002324 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002328:	4b11      	ldr	r3, [pc, #68]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 800232a:	4a12      	ldr	r2, [pc, #72]	@ (8002374 <MX_USART6_UART_Init+0x50>)
 800232c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800232e:	4b10      	ldr	r3, [pc, #64]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 8002330:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002334:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002336:	4b0e      	ldr	r3, [pc, #56]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 8002338:	2200      	movs	r2, #0
 800233a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800233c:	4b0c      	ldr	r3, [pc, #48]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 800233e:	2200      	movs	r2, #0
 8002340:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002342:	4b0b      	ldr	r3, [pc, #44]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 8002344:	2200      	movs	r2, #0
 8002346:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002348:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 800234a:	220c      	movs	r2, #12
 800234c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800234e:	4b08      	ldr	r3, [pc, #32]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 8002350:	2200      	movs	r2, #0
 8002352:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002354:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 8002356:	2200      	movs	r2, #0
 8002358:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800235a:	4805      	ldr	r0, [pc, #20]	@ (8002370 <MX_USART6_UART_Init+0x4c>)
 800235c:	f007 f96e 	bl	800963c <HAL_UART_Init>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002366:	f000 f8ef 	bl	8002548 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800236a:	bf00      	nop
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000530 	.word	0x20000530
 8002374:	40011400 	.word	0x40011400

08002378 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	4b0c      	ldr	r3, [pc, #48]	@ (80023b4 <MX_DMA_Init+0x3c>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	4a0b      	ldr	r2, [pc, #44]	@ (80023b4 <MX_DMA_Init+0x3c>)
 8002388:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800238c:	6313      	str	r3, [r2, #48]	@ 0x30
 800238e:	4b09      	ldr	r3, [pc, #36]	@ (80023b4 <MX_DMA_Init+0x3c>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002396:	607b      	str	r3, [r7, #4]
 8002398:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800239a:	2200      	movs	r2, #0
 800239c:	2100      	movs	r1, #0
 800239e:	2039      	movs	r0, #57	@ 0x39
 80023a0:	f003 f9bd 	bl	800571e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80023a4:	2039      	movs	r0, #57	@ 0x39
 80023a6:	f003 f9d6 	bl	8005756 <HAL_NVIC_EnableIRQ>

}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40023800 	.word	0x40023800

080023b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	@ 0x28
 80023bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023be:	f107 0314 	add.w	r3, r7, #20
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	605a      	str	r2, [r3, #4]
 80023c8:	609a      	str	r2, [r3, #8]
 80023ca:	60da      	str	r2, [r3, #12]
 80023cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	4b59      	ldr	r3, [pc, #356]	@ (8002538 <MX_GPIO_Init+0x180>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	4a58      	ldr	r2, [pc, #352]	@ (8002538 <MX_GPIO_Init+0x180>)
 80023d8:	f043 0304 	orr.w	r3, r3, #4
 80023dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023de:	4b56      	ldr	r3, [pc, #344]	@ (8002538 <MX_GPIO_Init+0x180>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	4b52      	ldr	r3, [pc, #328]	@ (8002538 <MX_GPIO_Init+0x180>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	4a51      	ldr	r2, [pc, #324]	@ (8002538 <MX_GPIO_Init+0x180>)
 80023f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023fa:	4b4f      	ldr	r3, [pc, #316]	@ (8002538 <MX_GPIO_Init+0x180>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	4b4b      	ldr	r3, [pc, #300]	@ (8002538 <MX_GPIO_Init+0x180>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	4a4a      	ldr	r2, [pc, #296]	@ (8002538 <MX_GPIO_Init+0x180>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	6313      	str	r3, [r2, #48]	@ 0x30
 8002416:	4b48      	ldr	r3, [pc, #288]	@ (8002538 <MX_GPIO_Init+0x180>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002422:	2300      	movs	r3, #0
 8002424:	607b      	str	r3, [r7, #4]
 8002426:	4b44      	ldr	r3, [pc, #272]	@ (8002538 <MX_GPIO_Init+0x180>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	4a43      	ldr	r2, [pc, #268]	@ (8002538 <MX_GPIO_Init+0x180>)
 800242c:	f043 0302 	orr.w	r3, r3, #2
 8002430:	6313      	str	r3, [r2, #48]	@ 0x30
 8002432:	4b41      	ldr	r3, [pc, #260]	@ (8002538 <MX_GPIO_Init+0x180>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	607b      	str	r3, [r7, #4]
 800243c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AIRPUMP_GPIO_Port, AIRPUMP_Pin, GPIO_PIN_RESET);
 800243e:	2200      	movs	r2, #0
 8002440:	2102      	movs	r1, #2
 8002442:	483e      	ldr	r0, [pc, #248]	@ (800253c <MX_GPIO_Init+0x184>)
 8002444:	f003 feb2 	bl	80061ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WATERPUMP_GPIO_Port, WATERPUMP_Pin, GPIO_PIN_SET);
 8002448:	2201      	movs	r2, #1
 800244a:	2104      	movs	r1, #4
 800244c:	483b      	ldr	r0, [pc, #236]	@ (800253c <MX_GPIO_Init+0x184>)
 800244e:	f003 fead 	bl	80061ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002452:	2200      	movs	r2, #0
 8002454:	2120      	movs	r1, #32
 8002456:	483a      	ldr	r0, [pc, #232]	@ (8002540 <MX_GPIO_Init+0x188>)
 8002458:	f003 fea8 	bl	80061ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 800245c:	2200      	movs	r2, #0
 800245e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8002462:	4838      	ldr	r0, [pc, #224]	@ (8002544 <MX_GPIO_Init+0x18c>)
 8002464:	f003 fea2 	bl	80061ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin PC11 */
  GPIO_InitStruct.Pin = B1_Pin|GPIO_PIN_11;
 8002468:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800246c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800246e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002472:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002478:	f107 0314 	add.w	r3, r7, #20
 800247c:	4619      	mov	r1, r3
 800247e:	482f      	ldr	r0, [pc, #188]	@ (800253c <MX_GPIO_Init+0x184>)
 8002480:	f003 fd00 	bl	8005e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : AIRPUMP_Pin */
  GPIO_InitStruct.Pin = AIRPUMP_Pin;
 8002484:	2302      	movs	r3, #2
 8002486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002488:	2301      	movs	r3, #1
 800248a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002490:	2302      	movs	r3, #2
 8002492:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(AIRPUMP_GPIO_Port, &GPIO_InitStruct);
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	4619      	mov	r1, r3
 800249a:	4828      	ldr	r0, [pc, #160]	@ (800253c <MX_GPIO_Init+0x184>)
 800249c:	f003 fcf2 	bl	8005e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : WATERPUMP_Pin */
  GPIO_InitStruct.Pin = WATERPUMP_Pin;
 80024a0:	2304      	movs	r3, #4
 80024a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a4:	2301      	movs	r3, #1
 80024a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024a8:	2301      	movs	r3, #1
 80024aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ac:	2300      	movs	r3, #0
 80024ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WATERPUMP_GPIO_Port, &GPIO_InitStruct);
 80024b0:	f107 0314 	add.w	r3, r7, #20
 80024b4:	4619      	mov	r1, r3
 80024b6:	4821      	ldr	r0, [pc, #132]	@ (800253c <MX_GPIO_Init+0x184>)
 80024b8:	f003 fce4 	bl	8005e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024bc:	2308      	movs	r3, #8
 80024be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ca:	f107 0314 	add.w	r3, r7, #20
 80024ce:	4619      	mov	r1, r3
 80024d0:	481a      	ldr	r0, [pc, #104]	@ (800253c <MX_GPIO_Init+0x184>)
 80024d2:	f003 fcd7 	bl	8005e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80024d6:	2320      	movs	r3, #32
 80024d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024da:	2301      	movs	r3, #1
 80024dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e2:	2300      	movs	r3, #0
 80024e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80024e6:	f107 0314 	add.w	r3, r7, #20
 80024ea:	4619      	mov	r1, r3
 80024ec:	4814      	ldr	r0, [pc, #80]	@ (8002540 <MX_GPIO_Init+0x188>)
 80024ee:	f003 fcc9 	bl	8005e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 80024f2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80024f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024f8:	2301      	movs	r3, #1
 80024fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002500:	2303      	movs	r3, #3
 8002502:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002504:	f107 0314 	add.w	r3, r7, #20
 8002508:	4619      	mov	r1, r3
 800250a:	480e      	ldr	r0, [pc, #56]	@ (8002544 <MX_GPIO_Init+0x18c>)
 800250c:	f003 fcba 	bl	8005e84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002510:	2200      	movs	r2, #0
 8002512:	2100      	movs	r1, #0
 8002514:	2009      	movs	r0, #9
 8002516:	f003 f902 	bl	800571e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800251a:	2009      	movs	r0, #9
 800251c:	f003 f91b 	bl	8005756 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002520:	2200      	movs	r2, #0
 8002522:	2100      	movs	r1, #0
 8002524:	2028      	movs	r0, #40	@ 0x28
 8002526:	f003 f8fa 	bl	800571e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800252a:	2028      	movs	r0, #40	@ 0x28
 800252c:	f003 f913 	bl	8005756 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002530:	bf00      	nop
 8002532:	3728      	adds	r7, #40	@ 0x28
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40023800 	.word	0x40023800
 800253c:	40020800 	.word	0x40020800
 8002540:	40020000 	.word	0x40020000
 8002544:	40020400 	.word	0x40020400

08002548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800254c:	b672      	cpsid	i
}
 800254e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  Buzzer_ErrorPattern();
 8002550:	f001 fd4d 	bl	8003fee <Buzzer_ErrorPattern>
 8002554:	e7fc      	b.n	8002550 <Error_Handler+0x8>

08002556 <Motion_Init>:
#include "uartcom.h"
#include "encoders.h"

extern UART_HandleTypeDef huart6;

void Motion_Init(Motion *motion, Controller *controller, Profile *forward, Profile *rotation) {
 8002556:	b4b0      	push	{r4, r5, r7}
 8002558:	b085      	sub	sp, #20
 800255a:	af00      	add	r7, sp, #0
 800255c:	60f8      	str	r0, [r7, #12]
 800255e:	60b9      	str	r1, [r7, #8]
 8002560:	607a      	str	r2, [r7, #4]
 8002562:	603b      	str	r3, [r7, #0]
    motion->controller = *controller;  // Copy the controller structure
 8002564:	68fa      	ldr	r2, [r7, #12]
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	4614      	mov	r4, r2
 800256a:	461d      	mov	r5, r3
 800256c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800256e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002574:	682b      	ldr	r3, [r5, #0]
 8002576:	6023      	str	r3, [r4, #0]
    motion->forward = *forward;        // Copy the forward profile structure
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8002580:	4615      	mov	r5, r2
 8002582:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002584:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002586:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002588:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800258a:	682b      	ldr	r3, [r5, #0]
 800258c:	6023      	str	r3, [r4, #0]
    motion->rotation = *rotation;      // Copy the rotation profile structure
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 8002596:	4615      	mov	r5, r2
 8002598:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800259a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800259c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800259e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025a0:	682b      	ldr	r3, [r5, #0]
 80025a2:	6023      	str	r3, [r4, #0]
}
 80025a4:	bf00      	nop
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bcb0      	pop	{r4, r5, r7}
 80025ac:	4770      	bx	lr

080025ae <Motion_Velocity>:

float Motion_Position(Motion *motion) {
    return Profile_GetPosition(&(motion->forward));
}

float Motion_Velocity(Motion *motion) {
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
    return Profile_GetSpeed(&(motion->forward));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3324      	adds	r3, #36	@ 0x24
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 f92d 	bl	800281a <Profile_GetSpeed>
 80025c0:	eef0 7a40 	vmov.f32	s15, s0
}
 80025c4:	eeb0 0a67 	vmov.f32	s0, s15
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <Motion_Omega>:

float Motion_Angle(Motion *motion) {
    return Profile_GetPosition(&(motion->rotation));
}

float Motion_Omega(Motion *motion) {
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b082      	sub	sp, #8
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
    return Profile_GetSpeed(&(motion->rotation));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	3348      	adds	r3, #72	@ 0x48
 80025da:	4618      	mov	r0, r3
 80025dc:	f000 f91d 	bl	800281a <Profile_GetSpeed>
 80025e0:	eef0 7a40 	vmov.f32	s15, s0
}
 80025e4:	eeb0 0a67 	vmov.f32	s0, s15
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <Motion_Update>:

void Motion_Turn_(Motion *motion, float angle, float omega, float final_speed, float alpha){
	Profile_Move(&(motion->rotation), angle, omega, final_speed, alpha);
}

void Motion_Update(Motion *motion) {
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b082      	sub	sp, #8
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
    Profile_Update(&(motion->forward));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3324      	adds	r3, #36	@ 0x24
 80025fa:	4618      	mov	r0, r3
 80025fc:	f000 f91c 	bl	8002838 <Profile_Update>
    Profile_Update(&(motion->rotation));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3348      	adds	r3, #72	@ 0x48
 8002604:	4618      	mov	r0, r3
 8002606:	f000 f917 	bl	8002838 <Profile_Update>
    //UART_Transmit_Float(&huart6, ">V", motion->forward.speed, 2);
    //UART_Transmit_Float(&huart6, ">W", robot_speed(), 2);
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	0000      	movs	r0, r0
 8002614:	0000      	movs	r0, r0
	...

08002618 <limitPWM>:
#include "motors.h"

/*
 * This function should return PWM_MAX if pwm > PWM_MAX, -PWM_MAX if pwm < -PWM_MAX, and pwm otherwise.
 */
float limitPWM(float pwm) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm > PWM_MAX)
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7fd ffb0 	bl	8000588 <__aeabi_f2d>
 8002628:	a313      	add	r3, pc, #76	@ (adr r3, 8002678 <limitPWM+0x60>)
 800262a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262e:	f7fe fa93 	bl	8000b58 <__aeabi_dcmpgt>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <limitPWM+0x24>
		return PWM_MAX;
 8002638:	4b0d      	ldr	r3, [pc, #52]	@ (8002670 <limitPWM+0x58>)
 800263a:	e00d      	b.n	8002658 <limitPWM+0x40>
	else if (pwm < -PWM_MAX)
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f7fd ffa3 	bl	8000588 <__aeabi_f2d>
 8002642:	a309      	add	r3, pc, #36	@ (adr r3, 8002668 <limitPWM+0x50>)
 8002644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002648:	f7fe fa68 	bl	8000b1c <__aeabi_dcmplt>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <limitPWM+0x3e>
		return -PWM_MAX;
 8002652:	4b08      	ldr	r3, [pc, #32]	@ (8002674 <limitPWM+0x5c>)
 8002654:	e000      	b.n	8002658 <limitPWM+0x40>
	return pwm;
 8002656:	687b      	ldr	r3, [r7, #4]
}
 8002658:	ee07 3a90 	vmov	s15, r3
 800265c:	eeb0 0a67 	vmov.f32	s0, s15
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	70a3d70a 	.word	0x70a3d70a
 800266c:	bfef0a3d 	.word	0xbfef0a3d
 8002670:	3f7851ec 	.word	0x3f7851ec
 8002674:	bf7851ec 	.word	0xbf7851ec
 8002678:	70a3d70a 	.word	0x70a3d70a
 800267c:	3fef0a3d 	.word	0x3fef0a3d

08002680 <setMotorLPWM>:
 * IMPORTANT: NEVER SET BOTH THE FORWARD AND BACKWARD CHANNELS TO NON-ZERO VALUES AT THE SAME TIME. As mentioned in lecture, this can
 * destroy your h-bridge. When setting a channel, always set the other channel to zero first.
 *
 * Implement this function to make the left wheel spin forwards when pwm is >= 0, and spin backwards when pwm < 0.
 */
void setMotorLPWM(float pwm) {
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm >= 0) {
 800268a:	edd7 7a01 	vldr	s15, [r7, #4]
 800268e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002696:	db13      	blt.n	80026c0 <setMotorLPWM+0x40>
		TIM3->CCR4 = 0;
 8002698:	4b1a      	ldr	r3, [pc, #104]	@ (8002704 <setMotorLPWM+0x84>)
 800269a:	2200      	movs	r2, #0
 800269c:	641a      	str	r2, [r3, #64]	@ 0x40
		TIM3->CCR3 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800269e:	ed97 0a01 	vldr	s0, [r7, #4]
 80026a2:	f7ff ffb9 	bl	8002618 <limitPWM>
 80026a6:	eef0 7a40 	vmov.f32	s15, s0
 80026aa:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002708 <setMotorLPWM+0x88>
 80026ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026b2:	4b14      	ldr	r3, [pc, #80]	@ (8002704 <setMotorLPWM+0x84>)
 80026b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026b8:	ee17 2a90 	vmov	r2, s15
 80026bc:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	else if (pwm < 0) {
		TIM3->CCR3 = 0;
		TIM3->CCR4 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 80026be:	e01c      	b.n	80026fa <setMotorLPWM+0x7a>
	else if (pwm < 0) {
 80026c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80026c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026cc:	d400      	bmi.n	80026d0 <setMotorLPWM+0x50>
}
 80026ce:	e014      	b.n	80026fa <setMotorLPWM+0x7a>
		TIM3->CCR3 = 0;
 80026d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002704 <setMotorLPWM+0x84>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM3->CCR4 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
 80026d6:	ed97 0a01 	vldr	s0, [r7, #4]
 80026da:	f7ff ff9d 	bl	8002618 <limitPWM>
 80026de:	eef0 7a40 	vmov.f32	s15, s0
 80026e2:	eef1 7a67 	vneg.f32	s15, s15
 80026e6:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002708 <setMotorLPWM+0x88>
 80026ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ee:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <setMotorLPWM+0x84>)
 80026f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026f4:	ee17 2a90 	vmov	r2, s15
 80026f8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40000400 	.word	0x40000400
 8002708:	45e0f800 	.word	0x45e0f800

0800270c <setMotorRPWM>:
 * IMPORTANT: NEVER SET BOTH THE FORWARD AND BACKWARD CHANNELS TO NON-ZERO VALUES AT THE SAME TIME. As mentioned in lecture, this can
 * destroy your h-bridge. When setting a channel, always set the other channel to zero first.
 *
 * Implement this function to make the right wheel spin forwards when pwm is >= 0, and spin backwards when pwm < 0.
 */
void setMotorRPWM(float pwm) {
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	ed87 0a01 	vstr	s0, [r7, #4]
	if (pwm >= 0) {
 8002716:	edd7 7a01 	vldr	s15, [r7, #4]
 800271a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800271e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002722:	db13      	blt.n	800274c <setMotorRPWM+0x40>
		TIM3->CCR2 = 0;
 8002724:	4b1a      	ldr	r3, [pc, #104]	@ (8002790 <setMotorRPWM+0x84>)
 8002726:	2200      	movs	r2, #0
 8002728:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM3->CCR1 = (uint32_t) (limitPWM(pwm) * MAX_TIMER_COUNTS);
 800272a:	ed97 0a01 	vldr	s0, [r7, #4]
 800272e:	f7ff ff73 	bl	8002618 <limitPWM>
 8002732:	eef0 7a40 	vmov.f32	s15, s0
 8002736:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002794 <setMotorRPWM+0x88>
 800273a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800273e:	4b14      	ldr	r3, [pc, #80]	@ (8002790 <setMotorRPWM+0x84>)
 8002740:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002744:	ee17 2a90 	vmov	r2, s15
 8002748:	635a      	str	r2, [r3, #52]	@ 0x34
	}
	else if (pwm < 0) {
		TIM3->CCR1 = 0;
		TIM3->CCR2 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
	}
}
 800274a:	e01c      	b.n	8002786 <setMotorRPWM+0x7a>
	else if (pwm < 0) {
 800274c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002750:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002758:	d400      	bmi.n	800275c <setMotorRPWM+0x50>
}
 800275a:	e014      	b.n	8002786 <setMotorRPWM+0x7a>
		TIM3->CCR1 = 0;
 800275c:	4b0c      	ldr	r3, [pc, #48]	@ (8002790 <setMotorRPWM+0x84>)
 800275e:	2200      	movs	r2, #0
 8002760:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM3->CCR2 = (uint32_t) (-1 * limitPWM(pwm) * MAX_TIMER_COUNTS);
 8002762:	ed97 0a01 	vldr	s0, [r7, #4]
 8002766:	f7ff ff57 	bl	8002618 <limitPWM>
 800276a:	eef0 7a40 	vmov.f32	s15, s0
 800276e:	eef1 7a67 	vneg.f32	s15, s15
 8002772:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002794 <setMotorRPWM+0x88>
 8002776:	ee67 7a87 	vmul.f32	s15, s15, s14
 800277a:	4b05      	ldr	r3, [pc, #20]	@ (8002790 <setMotorRPWM+0x84>)
 800277c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002780:	ee17 2a90 	vmov	r2, s15
 8002784:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40000400 	.word	0x40000400
 8002794:	45e0f800 	.word	0x45e0f800

08002798 <Profile_Reset>:
#include "ssd1306.h"
#include "fonts.h"
#include <stdio.h>

// Reset the profile
void Profile_Reset(Profile *profile) {
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
    profile->position = 0;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f04f 0200 	mov.w	r2, #0
 80027a6:	609a      	str	r2, [r3, #8]
    profile->speed = 0;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	605a      	str	r2, [r3, #4]
    profile->target_speed = 0;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	619a      	str	r2, [r3, #24]
    profile->state = PS_IDLE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <Profile_GetBrakingDistance>:
        HAL_Delay(2);
    }
}

// Get the braking distance
float Profile_GetBrakingDistance(const Profile *profile) {
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
    return fabsf(profile->speed * profile->speed - profile->final_speed * profile->final_speed) * 0.5f * profile->one_over_acc;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	edd3 7a01 	vldr	s15, [r3, #4]
 80027de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	edd3 6a07 	vldr	s13, [r3, #28]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	edd3 7a07 	vldr	s15, [r3, #28]
 80027ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027f6:	eef0 7ae7 	vabs.f32	s15, s15
 80027fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80027fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	edd3 7a05 	vldr	s15, [r3, #20]
 8002808:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800280c:	eeb0 0a67 	vmov.f32	s0, s15
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <Profile_GetSpeed>:
float Profile_GetPosition(const Profile *profile) {
    return profile->position;
}

// Get the current speed
float Profile_GetSpeed(const Profile *profile) {
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
    return profile->speed;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	ee07 3a90 	vmov	s15, r3
}
 800282a:	eeb0 0a67 	vmov.f32	s0, s15
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <Profile_Update>:
void Profile_SetPosition(Profile *profile, float position) {
    profile->position = position;
}

// Update the profile
void Profile_Update(Profile *profile) {
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
    if (profile->state == PS_IDLE) return;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	f000 80b5 	beq.w	80029b6 <Profile_Update+0x17e>

    float delta_v = profile->acceleration * LOOP_INTERVAL;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002852:	4b5b      	ldr	r3, [pc, #364]	@ (80029c0 <Profile_Update+0x188>)
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285c:	edc7 7a03 	vstr	s15, [r7, #12]
    float remaining = fabsf(profile->final_position) - fabsf(profile->position);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	edd3 7a08 	vldr	s15, [r3, #32]
 8002866:	eeb0 7ae7 	vabs.f32	s14, s15
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002870:	eef0 7ae7 	vabs.f32	s15, s15
 8002874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002878:	edc7 7a02 	vstr	s15, [r7, #8]

    if (profile->state == PS_ACCELERATING) {
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b01      	cmp	r3, #1
 8002884:	d128      	bne.n	80028d8 <Profile_Update+0xa0>
        if (remaining < Profile_GetBrakingDistance(profile)) {
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff ff9f 	bl	80027ca <Profile_GetBrakingDistance>
 800288c:	eeb0 7a40 	vmov.f32	s14, s0
 8002890:	edd7 7a02 	vldr	s15, [r7, #8]
 8002894:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800289c:	d51c      	bpl.n	80028d8 <Profile_Update+0xa0>
            profile->state = PS_BRAKING;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2202      	movs	r2, #2
 80028a2:	701a      	strb	r2, [r3, #0]
            profile->target_speed = (profile->final_speed == 0) ? (profile->sign * 5.0f) : profile->final_speed;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	edd3 7a07 	vldr	s15, [r3, #28]
 80028aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80028ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b2:	d10b      	bne.n	80028cc <Profile_Update+0x94>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80028ba:	ee07 3a90 	vmov	s15, r3
 80028be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028c2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80028c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ca:	e002      	b.n	80028d2 <Profile_Update+0x9a>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	edd3 7a07 	vldr	s15, [r3, #28]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	edc3 7a06 	vstr	s15, [r3, #24]
        }
    }

    if (profile->speed < profile->target_speed) {
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	ed93 7a01 	vldr	s14, [r3, #4]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80028e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ec:	d519      	bpl.n	8002922 <Profile_Update+0xea>
        profile->speed += delta_v;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80028f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80028f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	edc3 7a01 	vstr	s15, [r3, #4]
        if (profile->speed > profile->target_speed) profile->speed = profile->target_speed;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	ed93 7a01 	vldr	s14, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	edd3 7a06 	vldr	s15, [r3, #24]
 800290e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002916:	dd28      	ble.n	800296a <Profile_Update+0x132>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	699a      	ldr	r2, [r3, #24]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	e023      	b.n	800296a <Profile_Update+0x132>
    } else if (profile->speed > profile->target_speed) {
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	ed93 7a01 	vldr	s14, [r3, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	edd3 7a06 	vldr	s15, [r3, #24]
 800292e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002936:	dd18      	ble.n	800296a <Profile_Update+0x132>
        profile->speed -= delta_v;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	ed93 7a01 	vldr	s14, [r3, #4]
 800293e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002942:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	edc3 7a01 	vstr	s15, [r3, #4]
        if (profile->speed < profile->target_speed) profile->speed = profile->target_speed;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	edd3 7a06 	vldr	s15, [r3, #24]
 8002958:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800295c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002960:	d503      	bpl.n	800296a <Profile_Update+0x132>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	699a      	ldr	r2, [r3, #24]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	605a      	str	r2, [r3, #4]
    }

    profile->position += profile->speed * LOOP_INTERVAL;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002970:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <Profile_Update+0x188>)
 8002972:	edd3 7a00 	vldr	s15, [r3]
 8002976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	edc3 7a02 	vstr	s15, [r3, #8]

    if (profile->state != PS_FINISHED && remaining < 0.125f) {
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	b2db      	uxtb	r3, r3
 8002990:	2b03      	cmp	r3, #3
 8002992:	d011      	beq.n	80029b8 <Profile_Update+0x180>
 8002994:	edd7 7a02 	vldr	s15, [r7, #8]
 8002998:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 800299c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a4:	d508      	bpl.n	80029b8 <Profile_Update+0x180>
        profile->state = PS_FINISHED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2203      	movs	r2, #3
 80029aa:	701a      	strb	r2, [r3, #0]
        profile->target_speed = profile->final_speed;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	69da      	ldr	r2, [r3, #28]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	619a      	str	r2, [r3, #24]
 80029b4:	e000      	b.n	80029b8 <Profile_Update+0x180>
    if (profile->state == PS_IDLE) return;
 80029b6:	bf00      	nop
    }

}
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	0800e364 	.word	0x0800e364

080029c4 <RAYKHA_ReadRaw>:
/**
 * @brief Read raw values from all sensors
 * @param sensor_values Array to store the raw sensor values (must be at least RAYKHA_NUM_SENSORS in size)
 */
void RAYKHA_ReadRaw(uint16_t *sensor_values)
{
 80029c4:	b590      	push	{r4, r7, lr}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
    // Read each sensor
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]
 80029d0:	e00c      	b.n	80029ec <RAYKHA_ReadRaw+0x28>
    {
        sensor_values[i] = AnalogMux_ReadChannel(RAYKHA_FIRST_MUX_CHANNEL + i);
 80029d2:	7bfb      	ldrb	r3, [r7, #15]
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	18d4      	adds	r4, r2, r3
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	4618      	mov	r0, r3
 80029de:	f001 fc19 	bl	8004214 <AnalogMux_ReadChannel>
 80029e2:	4603      	mov	r3, r0
 80029e4:	8023      	strh	r3, [r4, #0]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	3301      	adds	r3, #1
 80029ea:	73fb      	strb	r3, [r7, #15]
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
 80029ee:	2b09      	cmp	r3, #9
 80029f0:	d9ef      	bls.n	80029d2 <RAYKHA_ReadRaw+0xe>
    }
}
 80029f2:	bf00      	nop
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd90      	pop	{r4, r7, pc}

080029fc <RAYKHA_Calibrate>:
 * @brief Calibrate the sensor array
 * @param calibration Pointer to calibration data structure
 * @param line_type Type of line (RAYKHA_LINE_WHITE or RAYKHA_LINE_BLACK)
 */
void RAYKHA_Calibrate(RAYKHA_Calibration *calibration, uint8_t line_type)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08a      	sub	sp, #40	@ 0x28
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	70fb      	strb	r3, [r7, #3]
	display_clear();
 8002a08:	f001 fd84 	bl	8004514 <display_clear>
	display_headding("Calibration");
 8002a0c:	4891      	ldr	r0, [pc, #580]	@ (8002c54 <RAYKHA_Calibrate+0x258>)
 8002a0e:	f001 fdb3 	bl	8004578 <display_headding>

	display_message("RAYKHA Calibration", 2, 25);
 8002a12:	2219      	movs	r2, #25
 8002a14:	2102      	movs	r1, #2
 8002a16:	4890      	ldr	r0, [pc, #576]	@ (8002c58 <RAYKHA_Calibrate+0x25c>)
 8002a18:	f001 fd84 	bl	8004524 <display_message>
	display_message("Press OK to Start...", 2, 40);
 8002a1c:	2228      	movs	r2, #40	@ 0x28
 8002a1e:	2102      	movs	r1, #2
 8002a20:	488e      	ldr	r0, [pc, #568]	@ (8002c5c <RAYKHA_Calibrate+0x260>)
 8002a22:	f001 fd7f 	bl	8004524 <display_message>

	while(okbtncount == prevokbtncount);
 8002a26:	bf00      	nop
 8002a28:	4b8d      	ldr	r3, [pc, #564]	@ (8002c60 <RAYKHA_Calibrate+0x264>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	4b8d      	ldr	r3, [pc, #564]	@ (8002c64 <RAYKHA_Calibrate+0x268>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d0f9      	beq.n	8002a28 <RAYKHA_Calibrate+0x2c>
	Reset_buttons();
 8002a34:	f7fe fcb8 	bl	80013a8 <Reset_buttons>

	display_clear();
 8002a38:	f001 fd6c 	bl	8004514 <display_clear>
	display_headding("Calibration");
 8002a3c:	4885      	ldr	r0, [pc, #532]	@ (8002c54 <RAYKHA_Calibrate+0x258>)
 8002a3e:	f001 fd9b 	bl	8004578 <display_headding>
	display_message("RAYKHA", 2, 25);
 8002a42:	2219      	movs	r2, #25
 8002a44:	2102      	movs	r1, #2
 8002a46:	4888      	ldr	r0, [pc, #544]	@ (8002c68 <RAYKHA_Calibrate+0x26c>)
 8002a48:	f001 fd6c 	bl	8004524 <display_message>
	display_message("Calibrating....", 2, 40);
 8002a4c:	2228      	movs	r2, #40	@ 0x28
 8002a4e:	2102      	movs	r1, #2
 8002a50:	4886      	ldr	r0, [pc, #536]	@ (8002c6c <RAYKHA_Calibrate+0x270>)
 8002a52:	f001 fd67 	bl	8004524 <display_message>

	HAL_Delay(1000);
 8002a56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a5a:	f002 f951 	bl	8004d00 <HAL_Delay>
	Buzzer_Toggle(100);
 8002a5e:	2064      	movs	r0, #100	@ 0x64
 8002a60:	f001 fa80 	bl	8003f64 <Buzzer_Toggle>
	HAL_Delay(1000);
 8002a64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a68:	f002 f94a 	bl	8004d00 <HAL_Delay>


	uint16_t sensor_values[RAYKHA_NUM_SENSORS];

	// Initialize calibration data
	for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002a72:	e013      	b.n	8002a9c <RAYKHA_Calibrate+0xa0>
	{
		calibration->min_values[i] = 0xFFFF;  // Max possible value
 8002a74:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002a7e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		calibration->max_values[i] = 0;       // Min possible value
 8002a82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	3308      	adds	r3, #8
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	4413      	add	r3, r2
 8002a8e:	2200      	movs	r2, #0
 8002a90:	809a      	strh	r2, [r3, #4]
	for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002a92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a96:	3301      	adds	r3, #1
 8002a98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002aa0:	2b09      	cmp	r3, #9
 8002aa2:	d9e7      	bls.n	8002a74 <RAYKHA_Calibrate+0x78>
	}

	calibration->line_type = line_type;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	78fa      	ldrb	r2, [r7, #3]
 8002aa8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

	for(uint8_t i = 0; i < 100; i++){
 8002aac:	2300      	movs	r3, #0
 8002aae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002ab2:	e0ad      	b.n	8002c10 <RAYKHA_Calibrate+0x214>
		// Take multiple samples for more accurate calibration
		for (uint8_t sample = 0; sample < RAYKHA_CALIBRATION_SAMPLES; sample++)
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002aba:	e053      	b.n	8002b64 <RAYKHA_Calibrate+0x168>
		{
			// Read raw sensor values
			RAYKHA_ReadRaw(sensor_values);
 8002abc:	f107 030c 	add.w	r3, r7, #12
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff ff7f 	bl	80029c4 <RAYKHA_ReadRaw>

			// Update min and max values
			for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002acc:	e03e      	b.n	8002b4c <RAYKHA_Calibrate+0x150>
			{
				if (sensor_values[i] < calibration->min_values[i])
 8002ace:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	3328      	adds	r3, #40	@ 0x28
 8002ad6:	443b      	add	r3, r7
 8002ad8:	f833 2c1c 	ldrh.w	r2, [r3, #-28]
 8002adc:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d20b      	bcs.n	8002b02 <RAYKHA_Calibrate+0x106>
				{
					calibration->min_values[i] = sensor_values[i];
 8002aea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002aee:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	3328      	adds	r3, #40	@ 0x28
 8002af6:	443b      	add	r3, r7
 8002af8:	f833 1c1c 	ldrh.w	r1, [r3, #-28]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				}
				if (sensor_values[i] > calibration->max_values[i])
 8002b02:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	3328      	adds	r3, #40	@ 0x28
 8002b0a:	443b      	add	r3, r7
 8002b0c:	f833 2c1c 	ldrh.w	r2, [r3, #-28]
 8002b10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b14:	6879      	ldr	r1, [r7, #4]
 8002b16:	3308      	adds	r3, #8
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	440b      	add	r3, r1
 8002b1c:	889b      	ldrh	r3, [r3, #4]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d90f      	bls.n	8002b42 <RAYKHA_Calibrate+0x146>
				{
					calibration->max_values[i] = sensor_values[i];
 8002b22:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b26:	f897 1024 	ldrb.w	r1, [r7, #36]	@ 0x24
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	3328      	adds	r3, #40	@ 0x28
 8002b2e:	443b      	add	r3, r7
 8002b30:	f833 0c1c 	ldrh.w	r0, [r3, #-28]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	f101 0308 	add.w	r3, r1, #8
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	4413      	add	r3, r2
 8002b3e:	4602      	mov	r2, r0
 8002b40:	809a      	strh	r2, [r3, #4]
			for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002b42:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b46:	3301      	adds	r3, #1
 8002b48:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002b4c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002b50:	2b09      	cmp	r3, #9
 8002b52:	d9bc      	bls.n	8002ace <RAYKHA_Calibrate+0xd2>
				}
			}

			// Short delay between samples
			HAL_Delay(10);
 8002b54:	200a      	movs	r0, #10
 8002b56:	f002 f8d3 	bl	8004d00 <HAL_Delay>
		for (uint8_t sample = 0; sample < RAYKHA_CALIBRATION_SAMPLES; sample++)
 8002b5a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002b5e:	3301      	adds	r3, #1
 8002b60:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002b64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002b68:	2b09      	cmp	r3, #9
 8002b6a:	d9a7      	bls.n	8002abc <RAYKHA_Calibrate+0xc0>
		}

		// Add small margins to avoid edge cases
		for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b72:	e044      	b.n	8002bfe <RAYKHA_Calibrate+0x202>
		{
			if (calibration->min_values[i] > 20)
 8002b74:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b7e:	2b14      	cmp	r3, #20
 8002b80:	d90c      	bls.n	8002b9c <RAYKHA_Calibrate+0x1a0>
				calibration->min_values[i] -= 20;
 8002b82:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b8c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002b90:	3b14      	subs	r3, #20
 8002b92:	b299      	uxth	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002b9a:	e005      	b.n	8002ba8 <RAYKHA_Calibrate+0x1ac>
			else
				calibration->min_values[i] = 0;
 8002b9c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			if (calibration->max_values[i] < 4075)
 8002ba8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	3308      	adds	r3, #8
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	4413      	add	r3, r2
 8002bb4:	889b      	ldrh	r3, [r3, #4]
 8002bb6:	f640 72ea 	movw	r2, #4074	@ 0xfea
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d811      	bhi.n	8002be2 <RAYKHA_Calibrate+0x1e6>
				calibration->max_values[i] += 20;
 8002bbe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	3308      	adds	r3, #8
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	4413      	add	r3, r2
 8002bca:	889a      	ldrh	r2, [r3, #4]
 8002bcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002bd0:	3214      	adds	r2, #20
 8002bd2:	b291      	uxth	r1, r2
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	3308      	adds	r3, #8
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	4413      	add	r3, r2
 8002bdc:	460a      	mov	r2, r1
 8002bde:	809a      	strh	r2, [r3, #4]
 8002be0:	e008      	b.n	8002bf4 <RAYKHA_Calibrate+0x1f8>
			else
				calibration->max_values[i] = 4095;
 8002be2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	3308      	adds	r3, #8
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002bf2:	809a      	strh	r2, [r3, #4]
		for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002bf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bfe:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002c02:	2b09      	cmp	r3, #9
 8002c04:	d9b6      	bls.n	8002b74 <RAYKHA_Calibrate+0x178>
	for(uint8_t i = 0; i < 100; i++){
 8002c06:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002c10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002c14:	2b63      	cmp	r3, #99	@ 0x63
 8002c16:	f67f af4d 	bls.w	8002ab4 <RAYKHA_Calibrate+0xb8>
		}
	}

	display_clear();
 8002c1a:	f001 fc7b 	bl	8004514 <display_clear>
	display_headding("Calibration");
 8002c1e:	480d      	ldr	r0, [pc, #52]	@ (8002c54 <RAYKHA_Calibrate+0x258>)
 8002c20:	f001 fcaa 	bl	8004578 <display_headding>
	display_message("RAYKHA", 2, 25);
 8002c24:	2219      	movs	r2, #25
 8002c26:	2102      	movs	r1, #2
 8002c28:	480f      	ldr	r0, [pc, #60]	@ (8002c68 <RAYKHA_Calibrate+0x26c>)
 8002c2a:	f001 fc7b 	bl	8004524 <display_message>
	display_message("Calibrated.", 2, 40);
 8002c2e:	2228      	movs	r2, #40	@ 0x28
 8002c30:	2102      	movs	r1, #2
 8002c32:	480f      	ldr	r0, [pc, #60]	@ (8002c70 <RAYKHA_Calibrate+0x274>)
 8002c34:	f001 fc76 	bl	8004524 <display_message>

	Buzzer_Toggle(100);
 8002c38:	2064      	movs	r0, #100	@ 0x64
 8002c3a:	f001 f993 	bl	8003f64 <Buzzer_Toggle>
	HAL_Delay(300);
 8002c3e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002c42:	f002 f85d 	bl	8004d00 <HAL_Delay>
	Buzzer_Toggle(200);
 8002c46:	20c8      	movs	r0, #200	@ 0xc8
 8002c48:	f001 f98c 	bl	8003f64 <Buzzer_Toggle>

}
 8002c4c:	bf00      	nop
 8002c4e:	3728      	adds	r7, #40	@ 0x28
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	0800e120 	.word	0x0800e120
 8002c58:	0800e12c 	.word	0x0800e12c
 8002c5c:	0800e140 	.word	0x0800e140
 8002c60:	2000028c 	.word	0x2000028c
 8002c64:	20000290 	.word	0x20000290
 8002c68:	0800e158 	.word	0x0800e158
 8002c6c:	0800e160 	.word	0x0800e160
 8002c70:	0800e170 	.word	0x0800e170

08002c74 <RAYKHA_ReadCalibrated>:
 * @brief Read calibrated values from all sensors
 * @param sensor_values Array to store the calibrated sensor values (must be at least RAYKHA_NUM_SENSORS in size)
 * @param calibration Pointer to calibration data structure
 */
void RAYKHA_ReadCalibrated(uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 8002c74:	b5b0      	push	{r4, r5, r7, lr}
 8002c76:	b08a      	sub	sp, #40	@ 0x28
 8002c78:	af02      	add	r7, sp, #8
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
    uint16_t raw_values[RAYKHA_NUM_SENSORS];

    // Read raw values
    RAYKHA_ReadRaw(raw_values);
 8002c7e:	f107 0308 	add.w	r3, r7, #8
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff fe9e 	bl	80029c4 <RAYKHA_ReadRaw>

    // Apply calibration
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002c88:	2300      	movs	r3, #0
 8002c8a:	77fb      	strb	r3, [r7, #31]
 8002c8c:	e05a      	b.n	8002d44 <RAYKHA_ReadCalibrated+0xd0>
    {
        if (raw_values[i] < calibration->min_values[i])
 8002c8e:	7ffb      	ldrb	r3, [r7, #31]
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	3320      	adds	r3, #32
 8002c94:	443b      	add	r3, r7
 8002c96:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8002c9a:	7ff9      	ldrb	r1, [r7, #31]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d206      	bcs.n	8002cb4 <RAYKHA_ReadCalibrated+0x40>
        {
            sensor_values[i] = 0;
 8002ca6:	7ffb      	ldrb	r3, [r7, #31]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	4413      	add	r3, r2
 8002cae:	2200      	movs	r2, #0
 8002cb0:	801a      	strh	r2, [r3, #0]
 8002cb2:	e044      	b.n	8002d3e <RAYKHA_ReadCalibrated+0xca>
        }
        else if (raw_values[i] > calibration->max_values[i])
 8002cb4:	7ffb      	ldrb	r3, [r7, #31]
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	3320      	adds	r3, #32
 8002cba:	443b      	add	r3, r7
 8002cbc:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8002cc0:	7ffb      	ldrb	r3, [r7, #31]
 8002cc2:	6839      	ldr	r1, [r7, #0]
 8002cc4:	3308      	adds	r3, #8
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	440b      	add	r3, r1
 8002cca:	889b      	ldrh	r3, [r3, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d907      	bls.n	8002ce0 <RAYKHA_ReadCalibrated+0x6c>
        {
            sensor_values[i] = 1000;
 8002cd0:	7ffb      	ldrb	r3, [r7, #31]
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002cdc:	801a      	strh	r2, [r3, #0]
 8002cde:	e02e      	b.n	8002d3e <RAYKHA_ReadCalibrated+0xca>
        }
        else
        {
            // Map to 0-1000 range
            sensor_values[i] = map_range(raw_values[i],
 8002ce0:	7ffb      	ldrb	r3, [r7, #31]
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	3320      	adds	r3, #32
 8002ce6:	443b      	add	r3, r7
 8002ce8:	f833 0c18 	ldrh.w	r0, [r3, #-24]
 8002cec:	7ffa      	ldrb	r2, [r7, #31]
                                        calibration->min_values[i],
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
            sensor_values[i] = map_range(raw_values[i],
 8002cf4:	7ffb      	ldrb	r3, [r7, #31]
                                        calibration->max_values[i],
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	3308      	adds	r3, #8
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	4413      	add	r3, r2
 8002cfe:	889d      	ldrh	r5, [r3, #4]
            sensor_values[i] = map_range(raw_values[i],
 8002d00:	7ffb      	ldrb	r3, [r7, #31]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	18d4      	adds	r4, r2, r3
 8002d08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d0c:	9300      	str	r3, [sp, #0]
 8002d0e:	2300      	movs	r3, #0
 8002d10:	462a      	mov	r2, r5
 8002d12:	f000 f879 	bl	8002e08 <map_range>
 8002d16:	4603      	mov	r3, r0
 8002d18:	8023      	strh	r3, [r4, #0]
                                        0, 1000);

		// Invert if needed (for white line on black background)
		if (calibration->line_type == RAYKHA_LINE_WHITE)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d10c      	bne.n	8002d3e <RAYKHA_ReadCalibrated+0xca>
		{
			sensor_values[i] = 1000 - sensor_values[i];
 8002d24:	7ffb      	ldrb	r3, [r7, #31]
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	881a      	ldrh	r2, [r3, #0]
 8002d2e:	7ffb      	ldrb	r3, [r7, #31]
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	440b      	add	r3, r1
 8002d36:	f5c2 727a 	rsb	r2, r2, #1000	@ 0x3e8
 8002d3a:	b292      	uxth	r2, r2
 8002d3c:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002d3e:	7ffb      	ldrb	r3, [r7, #31]
 8002d40:	3301      	adds	r3, #1
 8002d42:	77fb      	strb	r3, [r7, #31]
 8002d44:	7ffb      	ldrb	r3, [r7, #31]
 8002d46:	2b09      	cmp	r3, #9
 8002d48:	d9a1      	bls.n	8002c8e <RAYKHA_ReadCalibrated+0x1a>
		}
        }
    }
}
 8002d4a:	bf00      	nop
 8002d4c:	bf00      	nop
 8002d4e:	3720      	adds	r7, #32
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bdb0      	pop	{r4, r5, r7, pc}

08002d54 <RAYKHA_GetLinePosition>:
 * @param calibration Pointer to calibration data structure
 * @return Line position (0 to 7000, where 0 is the leftmost sensor and 7000 is the rightmost sensor)
 *         Returns -1 if no line is detected
 */
int32_t RAYKHA_GetLinePosition(const uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b087      	sub	sp, #28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
    uint32_t weighted_sum = 0;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
    uint32_t sum = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	613b      	str	r3, [r7, #16]
    uint8_t line_detected = 0;
 8002d66:	2300      	movs	r3, #0
 8002d68:	73fb      	strb	r3, [r7, #15]

    // Calculate weighted average
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	73bb      	strb	r3, [r7, #14]
 8002d6e:	e01c      	b.n	8002daa <RAYKHA_GetLinePosition+0x56>
    {
        uint16_t value = sensor_values[i];
 8002d70:	7bbb      	ldrb	r3, [r7, #14]
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	4413      	add	r3, r2
 8002d78:	881b      	ldrh	r3, [r3, #0]
 8002d7a:	81bb      	strh	r3, [r7, #12]

        // A value above 200 indicates a line
        if (value > 200)
 8002d7c:	89bb      	ldrh	r3, [r7, #12]
 8002d7e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002d80:	d901      	bls.n	8002d86 <RAYKHA_GetLinePosition+0x32>
        {
            line_detected = 1;
 8002d82:	2301      	movs	r3, #1
 8002d84:	73fb      	strb	r3, [r7, #15]
        }

        weighted_sum += (uint32_t)value * (i * 1000);
 8002d86:	89bb      	ldrh	r3, [r7, #12]
 8002d88:	7bba      	ldrb	r2, [r7, #14]
 8002d8a:	fb02 f303 	mul.w	r3, r2, r3
 8002d8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d92:	fb02 f303 	mul.w	r3, r2, r3
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	4413      	add	r3, r2
 8002d9a:	617b      	str	r3, [r7, #20]
        sum += value;
 8002d9c:	89bb      	ldrh	r3, [r7, #12]
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4413      	add	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0; i < RAYKHA_NUM_SENSORS; i++)
 8002da4:	7bbb      	ldrb	r3, [r7, #14]
 8002da6:	3301      	adds	r3, #1
 8002da8:	73bb      	strb	r3, [r7, #14]
 8002daa:	7bbb      	ldrb	r3, [r7, #14]
 8002dac:	2b09      	cmp	r3, #9
 8002dae:	d9df      	bls.n	8002d70 <RAYKHA_GetLinePosition+0x1c>
    }

    // Check if line is detected
    if (!line_detected || sum < 100)
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <RAYKHA_GetLinePosition+0x68>
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	2b63      	cmp	r3, #99	@ 0x63
 8002dba:	d802      	bhi.n	8002dc2 <RAYKHA_GetLinePosition+0x6e>
    {
        return -1;
 8002dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc0:	e003      	b.n	8002dca <RAYKHA_GetLinePosition+0x76>
    }

    return weighted_sum / sum;
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	371c      	adds	r7, #28
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <RAYKHA_GetPositionForPID>:
 * @param calibration Pointer to calibration data structure
 * @return Line position centered around 0 (-3500 to 3500)
 *         Returns a large value (9999) if no line is detected
 */
int32_t RAYKHA_GetPositionForPID(const uint16_t *sensor_values, const RAYKHA_Calibration *calibration)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b084      	sub	sp, #16
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
 8002dde:	6039      	str	r1, [r7, #0]
    int32_t position = RAYKHA_GetLinePosition(sensor_values, calibration);
 8002de0:	6839      	ldr	r1, [r7, #0]
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7ff ffb6 	bl	8002d54 <RAYKHA_GetLinePosition>
 8002de8:	60f8      	str	r0, [r7, #12]

    // If no line detected, return a large value
    if (position == -1)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df0:	d102      	bne.n	8002df8 <RAYKHA_GetPositionForPID+0x22>
    {
        return 9999;
 8002df2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002df6:	e003      	b.n	8002e00 <RAYKHA_GetPositionForPID+0x2a>
    }

    // Center the position around 0
    // The center of the sensor array is at 3500
    return position - 4500;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f5a3 538c 	sub.w	r3, r3, #4480	@ 0x1180
 8002dfe:	3b14      	subs	r3, #20
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <map_range>:
 * @param out_min Minimum output value
 * @param out_max Maximum output value
 * @return Mapped value
 */
static uint16_t map_range(uint16_t value, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max)
{
 8002e08:	b490      	push	{r4, r7}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4604      	mov	r4, r0
 8002e10:	4608      	mov	r0, r1
 8002e12:	4611      	mov	r1, r2
 8002e14:	461a      	mov	r2, r3
 8002e16:	4623      	mov	r3, r4
 8002e18:	80fb      	strh	r3, [r7, #6]
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	80bb      	strh	r3, [r7, #4]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	807b      	strh	r3, [r7, #2]
 8002e22:	4613      	mov	r3, r2
 8002e24:	803b      	strh	r3, [r7, #0]
    // Check for division by zero
    if (in_max <= in_min) return out_min;
 8002e26:	887a      	ldrh	r2, [r7, #2]
 8002e28:	88bb      	ldrh	r3, [r7, #4]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d801      	bhi.n	8002e32 <map_range+0x2a>
 8002e2e:	883b      	ldrh	r3, [r7, #0]
 8002e30:	e01d      	b.n	8002e6e <map_range+0x66>

    // Map the value
    int32_t result = (int32_t)(value - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002e32:	88fa      	ldrh	r2, [r7, #6]
 8002e34:	88bb      	ldrh	r3, [r7, #4]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	8b39      	ldrh	r1, [r7, #24]
 8002e3a:	883a      	ldrh	r2, [r7, #0]
 8002e3c:	1a8a      	subs	r2, r1, r2
 8002e3e:	fb03 f202 	mul.w	r2, r3, r2
 8002e42:	8879      	ldrh	r1, [r7, #2]
 8002e44:	88bb      	ldrh	r3, [r7, #4]
 8002e46:	1acb      	subs	r3, r1, r3
 8002e48:	fb92 f2f3 	sdiv	r2, r2, r3
 8002e4c:	883b      	ldrh	r3, [r7, #0]
 8002e4e:	4413      	add	r3, r2
 8002e50:	60fb      	str	r3, [r7, #12]

    // Constrain the result
    if (result < out_min) result = out_min;
 8002e52:	883b      	ldrh	r3, [r7, #0]
 8002e54:	68fa      	ldr	r2, [r7, #12]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	da01      	bge.n	8002e5e <map_range+0x56>
 8002e5a:	883b      	ldrh	r3, [r7, #0]
 8002e5c:	60fb      	str	r3, [r7, #12]
    if (result > out_max) result = out_max;
 8002e5e:	8b3b      	ldrh	r3, [r7, #24]
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	dd01      	ble.n	8002e6a <map_range+0x62>
 8002e66:	8b3b      	ldrh	r3, [r7, #24]
 8002e68:	60fb      	str	r3, [r7, #12]

    return (uint16_t)result;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	b29b      	uxth	r3, r3
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc90      	pop	{r4, r7}
 8002e76:	4770      	bx	lr

08002e78 <DetectJunction>:
/**
 * Detects junctions during line following
 * @return JunctionType enum value indicating the type of junction detected
 */
int numberOfSensorsOnWhite = 0;
JunctionType DetectJunction() {
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
	numberOfSensorsOnWhite = 0;
 8002e7e:	4b23      	ldr	r3, [pc, #140]	@ (8002f0c <DetectJunction+0x94>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < RAYKHA_NUM_SENSORS; i++){
 8002e84:	2300      	movs	r3, #0
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	e00e      	b.n	8002ea8 <DetectJunction+0x30>
		if(sensor_values[i] > LINE_THRESHOLD){
 8002e8a:	4a21      	ldr	r2, [pc, #132]	@ (8002f10 <DetectJunction+0x98>)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e92:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002e96:	d904      	bls.n	8002ea2 <DetectJunction+0x2a>
			numberOfSensorsOnWhite++;
 8002e98:	4b1c      	ldr	r3, [pc, #112]	@ (8002f0c <DetectJunction+0x94>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	4a1b      	ldr	r2, [pc, #108]	@ (8002f0c <DetectJunction+0x94>)
 8002ea0:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < RAYKHA_NUM_SENSORS; i++){
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b09      	cmp	r3, #9
 8002eac:	dded      	ble.n	8002e8a <DetectJunction+0x12>
		}
	}

	int leftSensorValue = sensor_values[0];
 8002eae:	4b18      	ldr	r3, [pc, #96]	@ (8002f10 <DetectJunction+0x98>)
 8002eb0:	881b      	ldrh	r3, [r3, #0]
 8002eb2:	60bb      	str	r3, [r7, #8]
	int rightSensorValue = sensor_values[RAYKHA_NUM_SENSORS - 1];
 8002eb4:	4b16      	ldr	r3, [pc, #88]	@ (8002f10 <DetectJunction+0x98>)
 8002eb6:	8a5b      	ldrh	r3, [r3, #18]
 8002eb8:	607b      	str	r3, [r7, #4]

	if(numberOfSensorsOnWhite > SENSORS_ON_LINE_FOR_JUNCTION_CHECK){
 8002eba:	4b14      	ldr	r3, [pc, #80]	@ (8002f0c <DetectJunction+0x94>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2b05      	cmp	r3, #5
 8002ec0:	dd17      	ble.n	8002ef2 <DetectJunction+0x7a>
		if (leftSensorValue > LINE_THRESHOLD && rightSensorValue > LINE_THRESHOLD){
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002ec8:	dd05      	ble.n	8002ed6 <DetectJunction+0x5e>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002ed0:	dd01      	ble.n	8002ed6 <DetectJunction+0x5e>
			return T_JUNCTION;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e014      	b.n	8002f00 <DetectJunction+0x88>
		}
		else if (leftSensorValue > LINE_THRESHOLD){
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002edc:	dd01      	ble.n	8002ee2 <DetectJunction+0x6a>
			return LEFT_JUNCTION;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e00e      	b.n	8002f00 <DetectJunction+0x88>
		}
		else if (rightSensorValue > LINE_THRESHOLD){
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002ee8:	dd01      	ble.n	8002eee <DetectJunction+0x76>
			return RIGHT_JUNCTION;
 8002eea:	2302      	movs	r3, #2
 8002eec:	e008      	b.n	8002f00 <DetectJunction+0x88>
		}
		else{
			return STRAIGHT_LINE;
 8002eee:	2304      	movs	r3, #4
 8002ef0:	e006      	b.n	8002f00 <DetectJunction+0x88>
		}
	}
	else if(numberOfSensorsOnWhite == 0){
 8002ef2:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <DetectJunction+0x94>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <DetectJunction+0x86>
		return NO_LINE;
 8002efa:	2300      	movs	r3, #0
 8002efc:	e000      	b.n	8002f00 <DetectJunction+0x88>
	}
	else{
		return STRAIGHT_LINE;
 8002efe:	2304      	movs	r3, #4
	}
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	20000798 	.word	0x20000798
 8002f10:	2000077c 	.word	0x2000077c

08002f14 <get_steering_feedback>:
	rfs.raw = 0;
	rrs.raw = 0;
}


float get_steering_feedback() {
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  return m_steering_adjustment;
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <get_steering_feedback+0x18>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	ee07 3a90 	vmov	s15, r3
}
 8002f20:	eeb0 0a67 	vmov.f32	s0, s15
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	2000074c 	.word	0x2000074c

08002f30 <CalculateSteeringAdjustment>:




/* Calculate steering adjustment */
float CalculateSteeringAdjustment() {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
    float pTerm = STEERING_KP * m_cross_track_error;
 8002f36:	4b26      	ldr	r3, [pc, #152]	@ (8002fd0 <CalculateSteeringAdjustment+0xa0>)
 8002f38:	ed93 7a00 	vldr	s14, [r3]
 8002f3c:	4b25      	ldr	r3, [pc, #148]	@ (8002fd4 <CalculateSteeringAdjustment+0xa4>)
 8002f3e:	edd3 7a00 	vldr	s15, [r3]
 8002f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f46:	edc7 7a03 	vstr	s15, [r7, #12]
    float dTerm = STEERING_KD * (m_cross_track_error - m_last_steering_error);
 8002f4a:	4b22      	ldr	r3, [pc, #136]	@ (8002fd4 <CalculateSteeringAdjustment+0xa4>)
 8002f4c:	ed93 7a00 	vldr	s14, [r3]
 8002f50:	4b21      	ldr	r3, [pc, #132]	@ (8002fd8 <CalculateSteeringAdjustment+0xa8>)
 8002f52:	edd3 7a00 	vldr	s15, [r3]
 8002f56:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f5a:	4b20      	ldr	r3, [pc, #128]	@ (8002fdc <CalculateSteeringAdjustment+0xac>)
 8002f5c:	edd3 7a00 	vldr	s15, [r3]
 8002f60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f64:	edc7 7a02 	vstr	s15, [r7, #8]
    float adjustment = pTerm + dTerm * LOOP_FREQUENCY;
 8002f68:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe0 <CalculateSteeringAdjustment+0xb0>)
 8002f6a:	ed93 7a00 	vldr	s14, [r3]
 8002f6e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f76:	ed97 7a03 	vldr	s14, [r7, #12]
 8002f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f7e:	edc7 7a01 	vstr	s15, [r7, #4]
    adjustment = fminf(fmaxf(adjustment, -STEERING_ADJUST_LIMIT), STEERING_ADJUST_LIMIT);
 8002f82:	4b18      	ldr	r3, [pc, #96]	@ (8002fe4 <CalculateSteeringAdjustment+0xb4>)
 8002f84:	edd3 7a00 	vldr	s15, [r3]
 8002f88:	eef1 7a67 	vneg.f32	s15, s15
 8002f8c:	eef0 0a67 	vmov.f32	s1, s15
 8002f90:	ed97 0a01 	vldr	s0, [r7, #4]
 8002f94:	f00a ffbe 	bl	800df14 <fmaxf>
 8002f98:	eeb0 7a40 	vmov.f32	s14, s0
 8002f9c:	4b11      	ldr	r3, [pc, #68]	@ (8002fe4 <CalculateSteeringAdjustment+0xb4>)
 8002f9e:	edd3 7a00 	vldr	s15, [r3]
 8002fa2:	eef0 0a67 	vmov.f32	s1, s15
 8002fa6:	eeb0 0a47 	vmov.f32	s0, s14
 8002faa:	f00a ffd0 	bl	800df4e <fminf>
 8002fae:	ed87 0a01 	vstr	s0, [r7, #4]
    m_last_steering_error = m_cross_track_error;
 8002fb2:	4b08      	ldr	r3, [pc, #32]	@ (8002fd4 <CalculateSteeringAdjustment+0xa4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a08      	ldr	r2, [pc, #32]	@ (8002fd8 <CalculateSteeringAdjustment+0xa8>)
 8002fb8:	6013      	str	r3, [r2, #0]
    m_steering_adjustment = adjustment;
 8002fba:	4a0b      	ldr	r2, [pc, #44]	@ (8002fe8 <CalculateSteeringAdjustment+0xb8>)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6013      	str	r3, [r2, #0]
    return adjustment;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	ee07 3a90 	vmov	s15, r3
}
 8002fc6:	eeb0 0a67 	vmov.f32	s0, s15
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	0800e384 	.word	0x0800e384
 8002fd4:	20000748 	.word	0x20000748
 8002fd8:	20000744 	.word	0x20000744
 8002fdc:	0800e388 	.word	0x0800e388
 8002fe0:	0800e360 	.word	0x0800e360
 8002fe4:	0800e38c 	.word	0x0800e38c
 8002fe8:	2000074c 	.word	0x2000074c

08002fec <Sensors_Update>:




/* Update sensor readings and calculate cross-track error */
void Sensors_Update() {
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
    // Read ADC values for all sensor channels
	int error = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	607b      	str	r3, [r7, #4]

	if(g_steering_mode == STEERING_CENTER_LINE_FOLLOW){
 8002ff6:	4b23      	ldr	r3, [pc, #140]	@ (8003084 <Sensors_Update+0x98>)
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b06      	cmp	r3, #6
 8002ffe:	d114      	bne.n	800302a <Sensors_Update+0x3e>
		RAYKHA_ReadCalibrated(sensor_values, &raykha_calibration);
 8003000:	4921      	ldr	r1, [pc, #132]	@ (8003088 <Sensors_Update+0x9c>)
 8003002:	4822      	ldr	r0, [pc, #136]	@ (800308c <Sensors_Update+0xa0>)
 8003004:	f7ff fe36 	bl	8002c74 <RAYKHA_ReadCalibrated>

		/* Get position for PID controller (centered around 0) */
		line_position = RAYKHA_GetPositionForPID(sensor_values, &raykha_calibration);
 8003008:	491f      	ldr	r1, [pc, #124]	@ (8003088 <Sensors_Update+0x9c>)
 800300a:	4820      	ldr	r0, [pc, #128]	@ (800308c <Sensors_Update+0xa0>)
 800300c:	f7ff fee3 	bl	8002dd6 <RAYKHA_GetPositionForPID>
 8003010:	4603      	mov	r3, r0
 8003012:	4a1f      	ldr	r2, [pc, #124]	@ (8003090 <Sensors_Update+0xa4>)
 8003014:	6013      	str	r3, [r2, #0]

		error = line_position;
 8003016:	4b1e      	ldr	r3, [pc, #120]	@ (8003090 <Sensors_Update+0xa4>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	607b      	str	r3, [r7, #4]

		junction = DetectJunction();
 800301c:	f7ff ff2c 	bl	8002e78 <DetectJunction>
 8003020:	4603      	mov	r3, r0
 8003022:	461a      	mov	r2, r3
 8003024:	4b1b      	ldr	r3, [pc, #108]	@ (8003094 <Sensors_Update+0xa8>)
 8003026:	701a      	strb	r2, [r3, #0]
 8003028:	e01e      	b.n	8003068 <Sensors_Update+0x7c>
	}
	else if(g_steering_mode == STEERING_OFF_READLINE){
 800302a:	4b16      	ldr	r3, [pc, #88]	@ (8003084 <Sensors_Update+0x98>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b04      	cmp	r3, #4
 8003032:	d10a      	bne.n	800304a <Sensors_Update+0x5e>
		RAYKHA_ReadCalibrated(sensor_values, &raykha_calibration);
 8003034:	4914      	ldr	r1, [pc, #80]	@ (8003088 <Sensors_Update+0x9c>)
 8003036:	4815      	ldr	r0, [pc, #84]	@ (800308c <Sensors_Update+0xa0>)
 8003038:	f7ff fe1c 	bl	8002c74 <RAYKHA_ReadCalibrated>
		junction = DetectJunction();
 800303c:	f7ff ff1c 	bl	8002e78 <DetectJunction>
 8003040:	4603      	mov	r3, r0
 8003042:	461a      	mov	r2, r3
 8003044:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <Sensors_Update+0xa8>)
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e00e      	b.n	8003068 <Sensors_Update+0x7c>
	}
	else if(g_steering_mode == STEER_LEFT_WALL){
 800304a:	4b0e      	ldr	r3, [pc, #56]	@ (8003084 <Sensors_Update+0x98>)
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b01      	cmp	r3, #1
 8003052:	d102      	bne.n	800305a <Sensors_Update+0x6e>
		RangeAllIRSensors();
 8003054:	f000 f822 	bl	800309c <RangeAllIRSensors>
 8003058:	e006      	b.n	8003068 <Sensors_Update+0x7c>
		//UART_Transmit_Int(&huart6, ">R", rws.value);



    }
    else if(g_steering_mode == STEERING_FRONT_WALL){
 800305a:	4b0a      	ldr	r3, [pc, #40]	@ (8003084 <Sensors_Update+0x98>)
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b05      	cmp	r3, #5
 8003062:	d101      	bne.n	8003068 <Sensors_Update+0x7c>

		error = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	607b      	str	r3, [r7, #4]

//    if (see_front_wall) {
//        error = 0;  // Ignore steering near front walls
//    }

    m_cross_track_error = error;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	ee07 3a90 	vmov	s15, r3
 800306e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003072:	4b09      	ldr	r3, [pc, #36]	@ (8003098 <Sensors_Update+0xac>)
 8003074:	edc3 7a00 	vstr	s15, [r3]
    CalculateSteeringAdjustment();
 8003078:	f7ff ff5a 	bl	8002f30 <CalculateSteeringAdjustment>
    //send_sensor_data();
}
 800307c:	bf00      	nop
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	20000058 	.word	0x20000058
 8003088:	200005dc 	.word	0x200005dc
 800308c:	2000077c 	.word	0x2000077c
 8003090:	20000790 	.word	0x20000790
 8003094:	20000794 	.word	0x20000794
 8003098:	20000748 	.word	0x20000748

0800309c <RangeAllIRSensors>:


void RangeAllIRSensors(void){
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
	analogReadIRs();
 80030a0:	f7fe fcd0 	bl	8001a44 <analogReadIRs>

	lfs.raw = readRawIR(IR_LEFT_FORWARD);
 80030a4:	2001      	movs	r0, #1
 80030a6:	f7fe fceb 	bl	8001a80 <readRawIR>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	4b5a      	ldr	r3, [pc, #360]	@ (8003218 <RangeAllIRSensors+0x17c>)
 80030b0:	801a      	strh	r2, [r3, #0]
	lrs.raw = readRawIR(IR_LEFT_BACK);
 80030b2:	2002      	movs	r0, #2
 80030b4:	f7fe fce4 	bl	8001a80 <readRawIR>
 80030b8:	4603      	mov	r3, r0
 80030ba:	461a      	mov	r2, r3
 80030bc:	4b57      	ldr	r3, [pc, #348]	@ (800321c <RangeAllIRSensors+0x180>)
 80030be:	801a      	strh	r2, [r3, #0]

	fs.raw = readRawIR(IR_FRONT);
 80030c0:	2000      	movs	r0, #0
 80030c2:	f7fe fcdd 	bl	8001a80 <readRawIR>
 80030c6:	4603      	mov	r3, r0
 80030c8:	461a      	mov	r2, r3
 80030ca:	4b55      	ldr	r3, [pc, #340]	@ (8003220 <RangeAllIRSensors+0x184>)
 80030cc:	801a      	strh	r2, [r3, #0]

	rfs.raw = readRawIR(IR_RIGHT_FORWARD);
 80030ce:	2004      	movs	r0, #4
 80030d0:	f7fe fcd6 	bl	8001a80 <readRawIR>
 80030d4:	4603      	mov	r3, r0
 80030d6:	461a      	mov	r2, r3
 80030d8:	4b52      	ldr	r3, [pc, #328]	@ (8003224 <RangeAllIRSensors+0x188>)
 80030da:	801a      	strh	r2, [r3, #0]
	rrs.raw = readRawIR(IR_RIGHT_BACK);
 80030dc:	2003      	movs	r0, #3
 80030de:	f7fe fccf 	bl	8001a80 <readRawIR>
 80030e2:	4603      	mov	r3, r0
 80030e4:	461a      	mov	r2, r3
 80030e6:	4b50      	ldr	r3, [pc, #320]	@ (8003228 <RangeAllIRSensors+0x18c>)
 80030e8:	801a      	strh	r2, [r3, #0]


	if(lfs.raw < 400)lfs.raw = 400;
 80030ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003218 <RangeAllIRSensors+0x17c>)
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80030f4:	d203      	bcs.n	80030fe <RangeAllIRSensors+0x62>
 80030f6:	4b48      	ldr	r3, [pc, #288]	@ (8003218 <RangeAllIRSensors+0x17c>)
 80030f8:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80030fc:	801a      	strh	r2, [r3, #0]
	if(lrs.raw < 300)lrs.raw = 300;
 80030fe:	4b47      	ldr	r3, [pc, #284]	@ (800321c <RangeAllIRSensors+0x180>)
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	b29b      	uxth	r3, r3
 8003104:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003108:	d203      	bcs.n	8003112 <RangeAllIRSensors+0x76>
 800310a:	4b44      	ldr	r3, [pc, #272]	@ (800321c <RangeAllIRSensors+0x180>)
 800310c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003110:	801a      	strh	r2, [r3, #0]

	if(fs.raw < 400)fs.raw = 400;
 8003112:	4b43      	ldr	r3, [pc, #268]	@ (8003220 <RangeAllIRSensors+0x184>)
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	b29b      	uxth	r3, r3
 8003118:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800311c:	d203      	bcs.n	8003126 <RangeAllIRSensors+0x8a>
 800311e:	4b40      	ldr	r3, [pc, #256]	@ (8003220 <RangeAllIRSensors+0x184>)
 8003120:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003124:	801a      	strh	r2, [r3, #0]

	if(rfs.raw < 350)rfs.raw = 350;
 8003126:	4b3f      	ldr	r3, [pc, #252]	@ (8003224 <RangeAllIRSensors+0x188>)
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	b29b      	uxth	r3, r3
 800312c:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8003130:	d203      	bcs.n	800313a <RangeAllIRSensors+0x9e>
 8003132:	4b3c      	ldr	r3, [pc, #240]	@ (8003224 <RangeAllIRSensors+0x188>)
 8003134:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8003138:	801a      	strh	r2, [r3, #0]
	if(rrs.raw < 200)rrs.raw = 200;
 800313a:	4b3b      	ldr	r3, [pc, #236]	@ (8003228 <RangeAllIRSensors+0x18c>)
 800313c:	881b      	ldrh	r3, [r3, #0]
 800313e:	b29b      	uxth	r3, r3
 8003140:	2bc7      	cmp	r3, #199	@ 0xc7
 8003142:	d802      	bhi.n	800314a <RangeAllIRSensors+0xae>
 8003144:	4b38      	ldr	r3, [pc, #224]	@ (8003228 <RangeAllIRSensors+0x18c>)
 8003146:	22c8      	movs	r2, #200	@ 0xc8
 8003148:	801a      	strh	r2, [r3, #0]


	lfs.value = getIRDistance(IR_LEFT_FORWARD, lfs.raw);
 800314a:	4b33      	ldr	r3, [pc, #204]	@ (8003218 <RangeAllIRSensors+0x17c>)
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	b29b      	uxth	r3, r3
 8003150:	4619      	mov	r1, r3
 8003152:	2001      	movs	r0, #1
 8003154:	f7fe fcc4 	bl	8001ae0 <getIRDistance>
 8003158:	4603      	mov	r3, r0
 800315a:	461a      	mov	r2, r3
 800315c:	4b2e      	ldr	r3, [pc, #184]	@ (8003218 <RangeAllIRSensors+0x17c>)
 800315e:	605a      	str	r2, [r3, #4]
	lrs.value = getIRDistance(IR_LEFT_BACK, lrs.raw);
 8003160:	4b2e      	ldr	r3, [pc, #184]	@ (800321c <RangeAllIRSensors+0x180>)
 8003162:	881b      	ldrh	r3, [r3, #0]
 8003164:	b29b      	uxth	r3, r3
 8003166:	4619      	mov	r1, r3
 8003168:	2002      	movs	r0, #2
 800316a:	f7fe fcb9 	bl	8001ae0 <getIRDistance>
 800316e:	4603      	mov	r3, r0
 8003170:	461a      	mov	r2, r3
 8003172:	4b2a      	ldr	r3, [pc, #168]	@ (800321c <RangeAllIRSensors+0x180>)
 8003174:	605a      	str	r2, [r3, #4]

	fs.value = getIRDistance(IR_FRONT, fs.raw);
 8003176:	4b2a      	ldr	r3, [pc, #168]	@ (8003220 <RangeAllIRSensors+0x184>)
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	b29b      	uxth	r3, r3
 800317c:	4619      	mov	r1, r3
 800317e:	2000      	movs	r0, #0
 8003180:	f7fe fcae 	bl	8001ae0 <getIRDistance>
 8003184:	4603      	mov	r3, r0
 8003186:	461a      	mov	r2, r3
 8003188:	4b25      	ldr	r3, [pc, #148]	@ (8003220 <RangeAllIRSensors+0x184>)
 800318a:	605a      	str	r2, [r3, #4]

	rfs.value = getIRDistance(IR_RIGHT_FORWARD, rfs.raw);
 800318c:	4b25      	ldr	r3, [pc, #148]	@ (8003224 <RangeAllIRSensors+0x188>)
 800318e:	881b      	ldrh	r3, [r3, #0]
 8003190:	b29b      	uxth	r3, r3
 8003192:	4619      	mov	r1, r3
 8003194:	2004      	movs	r0, #4
 8003196:	f7fe fca3 	bl	8001ae0 <getIRDistance>
 800319a:	4603      	mov	r3, r0
 800319c:	461a      	mov	r2, r3
 800319e:	4b21      	ldr	r3, [pc, #132]	@ (8003224 <RangeAllIRSensors+0x188>)
 80031a0:	605a      	str	r2, [r3, #4]
	rrs.value = getIRDistance(IR_RIGHT_BACK, rrs.raw);
 80031a2:	4b21      	ldr	r3, [pc, #132]	@ (8003228 <RangeAllIRSensors+0x18c>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	4619      	mov	r1, r3
 80031aa:	2003      	movs	r0, #3
 80031ac:	f7fe fc98 	bl	8001ae0 <getIRDistance>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	4b1c      	ldr	r3, [pc, #112]	@ (8003228 <RangeAllIRSensors+0x18c>)
 80031b6:	605a      	str	r2, [r3, #4]

	left_wall_avg = 0.5 * (lfs.value + lrs.value);
 80031b8:	4b17      	ldr	r3, [pc, #92]	@ (8003218 <RangeAllIRSensors+0x17c>)
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	4b17      	ldr	r3, [pc, #92]	@ (800321c <RangeAllIRSensors+0x180>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fd f9ce 	bl	8000564 <__aeabi_i2d>
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	4b17      	ldr	r3, [pc, #92]	@ (800322c <RangeAllIRSensors+0x190>)
 80031ce:	f7fd fa33 	bl	8000638 <__aeabi_dmul>
 80031d2:	4602      	mov	r2, r0
 80031d4:	460b      	mov	r3, r1
 80031d6:	4610      	mov	r0, r2
 80031d8:	4619      	mov	r1, r3
 80031da:	f7fd fd05 	bl	8000be8 <__aeabi_d2uiz>
 80031de:	4603      	mov	r3, r0
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	4b13      	ldr	r3, [pc, #76]	@ (8003230 <RangeAllIRSensors+0x194>)
 80031e4:	701a      	strb	r2, [r3, #0]
	right_wall_avg = 0.5 * (rfs.value + rrs.value);
 80031e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003224 <RangeAllIRSensors+0x188>)
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003228 <RangeAllIRSensors+0x18c>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	4413      	add	r3, r2
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7fd f9b7 	bl	8000564 <__aeabi_i2d>
 80031f6:	f04f 0200 	mov.w	r2, #0
 80031fa:	4b0c      	ldr	r3, [pc, #48]	@ (800322c <RangeAllIRSensors+0x190>)
 80031fc:	f7fd fa1c 	bl	8000638 <__aeabi_dmul>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4610      	mov	r0, r2
 8003206:	4619      	mov	r1, r3
 8003208:	f7fd fcee 	bl	8000be8 <__aeabi_d2uiz>
 800320c:	4603      	mov	r3, r0
 800320e:	b2da      	uxtb	r2, r3
 8003210:	4b08      	ldr	r3, [pc, #32]	@ (8003234 <RangeAllIRSensors+0x198>)
 8003212:	701a      	strb	r2, [r3, #0]

//	see_left_wall = (left_wall_avg < LEFT_THRESHOLD);
//	see_right_wall = (right_wall_avg < RIGHT_THRESHOLD);
//	see_front_wall = (fs.value < FRONT_THRESHOLD);
}
 8003214:	bf00      	nop
 8003216:	bd80      	pop	{r7, pc}
 8003218:	20000750 	.word	0x20000750
 800321c:	20000758 	.word	0x20000758
 8003220:	20000760 	.word	0x20000760
 8003224:	20000768 	.word	0x20000768
 8003228:	20000770 	.word	0x20000770
 800322c:	3fe00000 	.word	0x3fe00000
 8003230:	20000778 	.word	0x20000778
 8003234:	20000779 	.word	0x20000779

08003238 <Servo_Init>:
  * @brief  Initialize the servo control system
  * @param  frequency: PWM frequency for the servos (typically 50Hz)
  * @retval None
  */
void Servo_Init(uint16_t frequency)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	80fb      	strh	r3, [r7, #6]
    if (isInitialized)
 8003242:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <Servo_Init+0x3c>)
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d110      	bne.n	800326c <Servo_Init+0x34>
        return;

    // Initialize PCA9685 with the specified frequency
    PCA9685_Init(frequency);
 800324a:	88fb      	ldrh	r3, [r7, #6]
 800324c:	4618      	mov	r0, r3
 800324e:	f001 f87d 	bl	800434c <PCA9685_Init>

    // Clear the servo array
    memset(servos, 0, sizeof(servos));
 8003252:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8003256:	2100      	movs	r1, #0
 8003258:	4807      	ldr	r0, [pc, #28]	@ (8003278 <Servo_Init+0x40>)
 800325a:	f008 fd7a 	bl	800bd52 <memset>
    servoCount = 0;
 800325e:	4b07      	ldr	r3, [pc, #28]	@ (800327c <Servo_Init+0x44>)
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
    isInitialized = 1;
 8003264:	4b03      	ldr	r3, [pc, #12]	@ (8003274 <Servo_Init+0x3c>)
 8003266:	2201      	movs	r2, #1
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	e000      	b.n	800326e <Servo_Init+0x36>
        return;
 800326c:	bf00      	nop
}
 800326e:	3708      	adds	r7, #8
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	200009dd 	.word	0x200009dd
 8003278:	2000079c 	.word	0x2000079c
 800327c:	200009dc 	.word	0x200009dc

08003280 <Servo_Register>:
  * @param  minAngle: Minimum angle limit (0-180)
  * @param  maxAngle: Maximum angle limit (0-180)
  * @retval int: Servo ID (0 to MAX_SERVOS-1) or -1 if error
  */
int Servo_Register(uint8_t channel, const char* name, float minAngle, float maxAngle, float init_angle)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	6139      	str	r1, [r7, #16]
 800328a:	ed87 0a03 	vstr	s0, [r7, #12]
 800328e:	edc7 0a02 	vstr	s1, [r7, #8]
 8003292:	ed87 1a01 	vstr	s2, [r7, #4]
 8003296:	75fb      	strb	r3, [r7, #23]
    // Check if initialized
    if (!isInitialized)
 8003298:	4b69      	ldr	r3, [pc, #420]	@ (8003440 <Servo_Register+0x1c0>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d102      	bne.n	80032a6 <Servo_Register+0x26>
        return -1;
 80032a0:	f04f 33ff 	mov.w	r3, #4294967295
 80032a4:	e0c7      	b.n	8003436 <Servo_Register+0x1b6>

    // Check if we've reached maximum servo count
    if (servoCount >= MAX_SERVOS)
 80032a6:	4b67      	ldr	r3, [pc, #412]	@ (8003444 <Servo_Register+0x1c4>)
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2b0f      	cmp	r3, #15
 80032ac:	d902      	bls.n	80032b4 <Servo_Register+0x34>
        return -1;
 80032ae:	f04f 33ff 	mov.w	r3, #4294967295
 80032b2:	e0c0      	b.n	8003436 <Servo_Register+0x1b6>

    // Check if channel is valid
    if (channel >= MAX_SERVOS)
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b0f      	cmp	r3, #15
 80032b8:	d902      	bls.n	80032c0 <Servo_Register+0x40>
        return -1;
 80032ba:	f04f 33ff 	mov.w	r3, #4294967295
 80032be:	e0ba      	b.n	8003436 <Servo_Register+0x1b6>

    // Check if the channel is already in use
    for (int i = 0; i < servoCount; i++) {
 80032c0:	2300      	movs	r3, #0
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	e01b      	b.n	80032fe <Servo_Register+0x7e>
        if (servos[i].initialized && servos[i].channel == channel)
 80032c6:	4960      	ldr	r1, [pc, #384]	@ (8003448 <Servo_Register+0x1c8>)
 80032c8:	69fa      	ldr	r2, [r7, #28]
 80032ca:	4613      	mov	r3, r2
 80032cc:	00db      	lsls	r3, r3, #3
 80032ce:	4413      	add	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	440b      	add	r3, r1
 80032d4:	3310      	adds	r3, #16
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00d      	beq.n	80032f8 <Servo_Register+0x78>
 80032dc:	495a      	ldr	r1, [pc, #360]	@ (8003448 <Servo_Register+0x1c8>)
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	4613      	mov	r3, r2
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	4413      	add	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	7dfa      	ldrb	r2, [r7, #23]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d102      	bne.n	80032f8 <Servo_Register+0x78>
            return -1;
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	e09e      	b.n	8003436 <Servo_Register+0x1b6>
    for (int i = 0; i < servoCount; i++) {
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	3301      	adds	r3, #1
 80032fc:	61fb      	str	r3, [r7, #28]
 80032fe:	4b51      	ldr	r3, [pc, #324]	@ (8003444 <Servo_Register+0x1c4>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	461a      	mov	r2, r3
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	4293      	cmp	r3, r2
 8003308:	dbdd      	blt.n	80032c6 <Servo_Register+0x46>
    }

    // Validate angle limits
    if (minAngle < SERVO_ANGLE_MIN) minAngle = SERVO_ANGLE_MIN;
 800330a:	edd7 7a03 	vldr	s15, [r7, #12]
 800330e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003316:	d502      	bpl.n	800331e <Servo_Register+0x9e>
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
    if (maxAngle > SERVO_ANGLE_MAX) maxAngle = SERVO_ANGLE_MAX;
 800331e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003322:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800344c <Servo_Register+0x1cc>
 8003326:	eef4 7ac7 	vcmpe.f32	s15, s14
 800332a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332e:	dd01      	ble.n	8003334 <Servo_Register+0xb4>
 8003330:	4b47      	ldr	r3, [pc, #284]	@ (8003450 <Servo_Register+0x1d0>)
 8003332:	60bb      	str	r3, [r7, #8]
    if (minAngle >= maxAngle) return -1;
 8003334:	ed97 7a03 	vldr	s14, [r7, #12]
 8003338:	edd7 7a02 	vldr	s15, [r7, #8]
 800333c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003344:	db02      	blt.n	800334c <Servo_Register+0xcc>
 8003346:	f04f 33ff 	mov.w	r3, #4294967295
 800334a:	e074      	b.n	8003436 <Servo_Register+0x1b6>

    // Register the servo
    int servoId = servoCount;
 800334c:	4b3d      	ldr	r3, [pc, #244]	@ (8003444 <Servo_Register+0x1c4>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	61bb      	str	r3, [r7, #24]
    servos[servoId].channel = channel;
 8003352:	493d      	ldr	r1, [pc, #244]	@ (8003448 <Servo_Register+0x1c8>)
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4613      	mov	r3, r2
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	4413      	add	r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	440b      	add	r3, r1
 8003360:	7dfa      	ldrb	r2, [r7, #23]
 8003362:	701a      	strb	r2, [r3, #0]
    servos[servoId].minAngle = minAngle;
 8003364:	4938      	ldr	r1, [pc, #224]	@ (8003448 <Servo_Register+0x1c8>)
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4613      	mov	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	3304      	adds	r3, #4
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	601a      	str	r2, [r3, #0]
    servos[servoId].maxAngle = maxAngle;
 8003378:	4933      	ldr	r1, [pc, #204]	@ (8003448 <Servo_Register+0x1c8>)
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4613      	mov	r3, r2
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	4413      	add	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	3308      	adds	r3, #8
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	601a      	str	r2, [r3, #0]
    //servos[servoId].currentAngle = (minAngle + maxAngle) / 2.0f;  // Center position
    servos[servoId].currentAngle = init_angle;
 800338c:	492e      	ldr	r1, [pc, #184]	@ (8003448 <Servo_Register+0x1c8>)
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4613      	mov	r3, r2
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	4413      	add	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	330c      	adds	r3, #12
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	601a      	str	r2, [r3, #0]
    servos[servoId].initialized = 1;
 80033a0:	4929      	ldr	r1, [pc, #164]	@ (8003448 <Servo_Register+0x1c8>)
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4613      	mov	r3, r2
 80033a6:	00db      	lsls	r3, r3, #3
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	3310      	adds	r3, #16
 80033b0:	2201      	movs	r2, #1
 80033b2:	701a      	strb	r2, [r3, #0]

    // Set optional name
    if (name != NULL) {
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d018      	beq.n	80033ec <Servo_Register+0x16c>
        strncpy(servos[servoId].name, name, sizeof(servos[servoId].name) - 1);
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4613      	mov	r3, r2
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	3310      	adds	r3, #16
 80033c6:	4a20      	ldr	r2, [pc, #128]	@ (8003448 <Servo_Register+0x1c8>)
 80033c8:	4413      	add	r3, r2
 80033ca:	3301      	adds	r3, #1
 80033cc:	220f      	movs	r2, #15
 80033ce:	6939      	ldr	r1, [r7, #16]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f008 fcc6 	bl	800bd62 <strncpy>
        servos[servoId].name[sizeof(servos[servoId].name) - 1] = '\0';  // Ensure null termination
 80033d6:	491c      	ldr	r1, [pc, #112]	@ (8003448 <Servo_Register+0x1c8>)
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4613      	mov	r3, r2
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	4413      	add	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	440b      	add	r3, r1
 80033e4:	3320      	adds	r3, #32
 80033e6:	2200      	movs	r2, #0
 80033e8:	701a      	strb	r2, [r3, #0]
 80033ea:	e00d      	b.n	8003408 <Servo_Register+0x188>
    } else {
        snprintf(servos[servoId].name, sizeof(servos[servoId].name), "Servo%d", servoId);
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4613      	mov	r3, r2
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	4413      	add	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	3310      	adds	r3, #16
 80033f8:	4a13      	ldr	r2, [pc, #76]	@ (8003448 <Servo_Register+0x1c8>)
 80033fa:	4413      	add	r3, r2
 80033fc:	1c58      	adds	r0, r3, #1
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	4a14      	ldr	r2, [pc, #80]	@ (8003454 <Servo_Register+0x1d4>)
 8003402:	2110      	movs	r1, #16
 8003404:	f008 fc0a 	bl	800bc1c <sniprintf>
    }

    // Update servo count
    servoCount++;
 8003408:	4b0e      	ldr	r3, [pc, #56]	@ (8003444 <Servo_Register+0x1c4>)
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	3301      	adds	r3, #1
 800340e:	b2da      	uxtb	r2, r3
 8003410:	4b0c      	ldr	r3, [pc, #48]	@ (8003444 <Servo_Register+0x1c4>)
 8003412:	701a      	strb	r2, [r3, #0]

    // Move servo to center position
    PCA9685_SetServoAngle(channel, servos[servoId].currentAngle);
 8003414:	490c      	ldr	r1, [pc, #48]	@ (8003448 <Servo_Register+0x1c8>)
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4613      	mov	r3, r2
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	4413      	add	r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	330c      	adds	r3, #12
 8003424:	edd3 7a00 	vldr	s15, [r3]
 8003428:	7dfb      	ldrb	r3, [r7, #23]
 800342a:	eeb0 0a67 	vmov.f32	s0, s15
 800342e:	4618      	mov	r0, r3
 8003430:	f000 ffd2 	bl	80043d8 <PCA9685_SetServoAngle>

    return servoId;
 8003434:	69bb      	ldr	r3, [r7, #24]
}
 8003436:	4618      	mov	r0, r3
 8003438:	3720      	adds	r7, #32
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	200009dd 	.word	0x200009dd
 8003444:	200009dc 	.word	0x200009dc
 8003448:	2000079c 	.word	0x2000079c
 800344c:	43340000 	.word	0x43340000
 8003450:	43340000 	.word	0x43340000
 8003454:	0800e17c 	.word	0x0800e17c

08003458 <Servo_SetAngle>:
  * @param  servoId: ID returned from Servo_Register
  * @param  angle: Desired angle in degrees
  * @retval int: 0 if successful, -1 if error
  */
int Servo_SetAngle(int servoId, float angle)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	ed87 0a00 	vstr	s0, [r7]
    // Check if servo ID is valid
    if (servoId < 0 || servoId >= servoCount || !servos[servoId].initialized)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	db10      	blt.n	800348c <Servo_SetAngle+0x34>
 800346a:	4b33      	ldr	r3, [pc, #204]	@ (8003538 <Servo_SetAngle+0xe0>)
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	461a      	mov	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4293      	cmp	r3, r2
 8003474:	da0a      	bge.n	800348c <Servo_SetAngle+0x34>
 8003476:	4931      	ldr	r1, [pc, #196]	@ (800353c <Servo_SetAngle+0xe4>)
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	4613      	mov	r3, r2
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	4413      	add	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	440b      	add	r3, r1
 8003484:	3310      	adds	r3, #16
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d102      	bne.n	8003492 <Servo_SetAngle+0x3a>
        return -1;
 800348c:	f04f 33ff 	mov.w	r3, #4294967295
 8003490:	e04d      	b.n	800352e <Servo_SetAngle+0xd6>

    // Clamp angle to servo limits
    if (angle < servos[servoId].minAngle)
 8003492:	492a      	ldr	r1, [pc, #168]	@ (800353c <Servo_SetAngle+0xe4>)
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	00db      	lsls	r3, r3, #3
 800349a:	4413      	add	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	440b      	add	r3, r1
 80034a0:	3304      	adds	r3, #4
 80034a2:	edd3 7a00 	vldr	s15, [r3]
 80034a6:	ed97 7a00 	vldr	s14, [r7]
 80034aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b2:	d509      	bpl.n	80034c8 <Servo_SetAngle+0x70>
        angle = servos[servoId].minAngle;
 80034b4:	4921      	ldr	r1, [pc, #132]	@ (800353c <Servo_SetAngle+0xe4>)
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	00db      	lsls	r3, r3, #3
 80034bc:	4413      	add	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	440b      	add	r3, r1
 80034c2:	3304      	adds	r3, #4
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	603b      	str	r3, [r7, #0]
    if (angle > servos[servoId].maxAngle)
 80034c8:	491c      	ldr	r1, [pc, #112]	@ (800353c <Servo_SetAngle+0xe4>)
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	4413      	add	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	3308      	adds	r3, #8
 80034d8:	edd3 7a00 	vldr	s15, [r3]
 80034dc:	ed97 7a00 	vldr	s14, [r7]
 80034e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e8:	dd09      	ble.n	80034fe <Servo_SetAngle+0xa6>
        angle = servos[servoId].maxAngle;
 80034ea:	4914      	ldr	r1, [pc, #80]	@ (800353c <Servo_SetAngle+0xe4>)
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	4613      	mov	r3, r2
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	4413      	add	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	440b      	add	r3, r1
 80034f8:	3308      	adds	r3, #8
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	603b      	str	r3, [r7, #0]

    // Update current angle
    servos[servoId].currentAngle = angle;
 80034fe:	490f      	ldr	r1, [pc, #60]	@ (800353c <Servo_SetAngle+0xe4>)
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	330c      	adds	r3, #12
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	601a      	str	r2, [r3, #0]

    // Set servo position
    PCA9685_SetServoAngle(servos[servoId].channel, angle);
 8003512:	490a      	ldr	r1, [pc, #40]	@ (800353c <Servo_SetAngle+0xe4>)
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	4413      	add	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	440b      	add	r3, r1
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	ed97 0a00 	vldr	s0, [r7]
 8003526:	4618      	mov	r0, r3
 8003528:	f000 ff56 	bl	80043d8 <PCA9685_SetServoAngle>

    return 0;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	200009dc 	.word	0x200009dc
 800353c:	2000079c 	.word	0x2000079c

08003540 <Servo_GetAngle>:
  * @brief  Get current angle of a servo
  * @param  servoId: ID returned from Servo_Register
  * @retval float: Current angle in degrees or -1.0f if error
  */
float Servo_GetAngle(int servoId)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
    // Check if servo ID is valid
    if (servoId < 0 || servoId >= servoCount || !servos[servoId].initialized)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	db10      	blt.n	8003570 <Servo_GetAngle+0x30>
 800354e:	4b12      	ldr	r3, [pc, #72]	@ (8003598 <Servo_GetAngle+0x58>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4293      	cmp	r3, r2
 8003558:	da0a      	bge.n	8003570 <Servo_GetAngle+0x30>
 800355a:	4910      	ldr	r1, [pc, #64]	@ (800359c <Servo_GetAngle+0x5c>)
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	00db      	lsls	r3, r3, #3
 8003562:	4413      	add	r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	3310      	adds	r3, #16
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <Servo_GetAngle+0x34>
        return -1.0f;
 8003570:	4b0b      	ldr	r3, [pc, #44]	@ (80035a0 <Servo_GetAngle+0x60>)
 8003572:	e008      	b.n	8003586 <Servo_GetAngle+0x46>

    return servos[servoId].currentAngle;
 8003574:	4909      	ldr	r1, [pc, #36]	@ (800359c <Servo_GetAngle+0x5c>)
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	00db      	lsls	r3, r3, #3
 800357c:	4413      	add	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	330c      	adds	r3, #12
 8003584:	681b      	ldr	r3, [r3, #0]
}
 8003586:	ee07 3a90 	vmov	s15, r3
 800358a:	eeb0 0a67 	vmov.f32	s0, s15
 800358e:	370c      	adds	r7, #12
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	200009dc 	.word	0x200009dc
 800359c:	2000079c 	.word	0x2000079c
 80035a0:	bf800000 	.word	0xbf800000

080035a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	607b      	str	r3, [r7, #4]
 80035ae:	4b10      	ldr	r3, [pc, #64]	@ (80035f0 <HAL_MspInit+0x4c>)
 80035b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b2:	4a0f      	ldr	r2, [pc, #60]	@ (80035f0 <HAL_MspInit+0x4c>)
 80035b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80035ba:	4b0d      	ldr	r3, [pc, #52]	@ (80035f0 <HAL_MspInit+0x4c>)
 80035bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035c2:	607b      	str	r3, [r7, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	603b      	str	r3, [r7, #0]
 80035ca:	4b09      	ldr	r3, [pc, #36]	@ (80035f0 <HAL_MspInit+0x4c>)
 80035cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ce:	4a08      	ldr	r2, [pc, #32]	@ (80035f0 <HAL_MspInit+0x4c>)
 80035d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035d6:	4b06      	ldr	r3, [pc, #24]	@ (80035f0 <HAL_MspInit+0x4c>)
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035de:	603b      	str	r3, [r7, #0]
 80035e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80035e2:	2007      	movs	r0, #7
 80035e4:	f002 f890 	bl	8005708 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40023800 	.word	0x40023800

080035f4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08a      	sub	sp, #40	@ 0x28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035fc:	f107 0314 	add.w	r3, r7, #20
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	605a      	str	r2, [r3, #4]
 8003606:	609a      	str	r2, [r3, #8]
 8003608:	60da      	str	r2, [r3, #12]
 800360a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a17      	ldr	r2, [pc, #92]	@ (8003670 <HAL_ADC_MspInit+0x7c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d127      	bne.n	8003666 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
 800361a:	4b16      	ldr	r3, [pc, #88]	@ (8003674 <HAL_ADC_MspInit+0x80>)
 800361c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361e:	4a15      	ldr	r2, [pc, #84]	@ (8003674 <HAL_ADC_MspInit+0x80>)
 8003620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003624:	6453      	str	r3, [r2, #68]	@ 0x44
 8003626:	4b13      	ldr	r3, [pc, #76]	@ (8003674 <HAL_ADC_MspInit+0x80>)
 8003628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362e:	613b      	str	r3, [r7, #16]
 8003630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	4b0f      	ldr	r3, [pc, #60]	@ (8003674 <HAL_ADC_MspInit+0x80>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363a:	4a0e      	ldr	r2, [pc, #56]	@ (8003674 <HAL_ADC_MspInit+0x80>)
 800363c:	f043 0304 	orr.w	r3, r3, #4
 8003640:	6313      	str	r3, [r2, #48]	@ 0x30
 8003642:	4b0c      	ldr	r3, [pc, #48]	@ (8003674 <HAL_ADC_MspInit+0x80>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	60fb      	str	r3, [r7, #12]
 800364c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = IR_ADC_Pin;
 800364e:	2301      	movs	r3, #1
 8003650:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003652:	2303      	movs	r3, #3
 8003654:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003656:	2300      	movs	r3, #0
 8003658:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IR_ADC_GPIO_Port, &GPIO_InitStruct);
 800365a:	f107 0314 	add.w	r3, r7, #20
 800365e:	4619      	mov	r1, r3
 8003660:	4805      	ldr	r0, [pc, #20]	@ (8003678 <HAL_ADC_MspInit+0x84>)
 8003662:	f002 fc0f 	bl	8005e84 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003666:	bf00      	nop
 8003668:	3728      	adds	r7, #40	@ 0x28
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40012000 	.word	0x40012000
 8003674:	40023800 	.word	0x40023800
 8003678:	40020800 	.word	0x40020800

0800367c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08c      	sub	sp, #48	@ 0x30
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003684:	f107 031c 	add.w	r3, r7, #28
 8003688:	2200      	movs	r2, #0
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	605a      	str	r2, [r3, #4]
 800368e:	609a      	str	r2, [r3, #8]
 8003690:	60da      	str	r2, [r3, #12]
 8003692:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a42      	ldr	r2, [pc, #264]	@ (80037a4 <HAL_I2C_MspInit+0x128>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d12c      	bne.n	80036f8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	61bb      	str	r3, [r7, #24]
 80036a2:	4b41      	ldr	r3, [pc, #260]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	4a40      	ldr	r2, [pc, #256]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 80036a8:	f043 0302 	orr.w	r3, r3, #2
 80036ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ae:	4b3e      	ldr	r3, [pc, #248]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	61bb      	str	r3, [r7, #24]
 80036b8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036ba:	23c0      	movs	r3, #192	@ 0xc0
 80036bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036be:	2312      	movs	r3, #18
 80036c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036c6:	2303      	movs	r3, #3
 80036c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80036ca:	2304      	movs	r3, #4
 80036cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036ce:	f107 031c 	add.w	r3, r7, #28
 80036d2:	4619      	mov	r1, r3
 80036d4:	4835      	ldr	r0, [pc, #212]	@ (80037ac <HAL_I2C_MspInit+0x130>)
 80036d6:	f002 fbd5 	bl	8005e84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036da:	2300      	movs	r3, #0
 80036dc:	617b      	str	r3, [r7, #20]
 80036de:	4b32      	ldr	r3, [pc, #200]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	4a31      	ldr	r2, [pc, #196]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 80036e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80036e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80036ea:	4b2f      	ldr	r3, [pc, #188]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 80036ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80036f6:	e050      	b.n	800379a <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a2c      	ldr	r2, [pc, #176]	@ (80037b0 <HAL_I2C_MspInit+0x134>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d14b      	bne.n	800379a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	4b28      	ldr	r3, [pc, #160]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370a:	4a27      	ldr	r2, [pc, #156]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 800370c:	f043 0302 	orr.w	r3, r3, #2
 8003710:	6313      	str	r3, [r2, #48]	@ 0x30
 8003712:	4b25      	ldr	r3, [pc, #148]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	613b      	str	r3, [r7, #16]
 800371c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	60fb      	str	r3, [r7, #12]
 8003722:	4b21      	ldr	r3, [pc, #132]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	4a20      	ldr	r2, [pc, #128]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003728:	f043 0304 	orr.w	r3, r3, #4
 800372c:	6313      	str	r3, [r2, #48]	@ 0x30
 800372e:	4b1e      	ldr	r3, [pc, #120]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800373a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800373e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003740:	2312      	movs	r3, #18
 8003742:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003744:	2300      	movs	r3, #0
 8003746:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003748:	2303      	movs	r3, #3
 800374a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800374c:	2304      	movs	r3, #4
 800374e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003750:	f107 031c 	add.w	r3, r7, #28
 8003754:	4619      	mov	r1, r3
 8003756:	4815      	ldr	r0, [pc, #84]	@ (80037ac <HAL_I2C_MspInit+0x130>)
 8003758:	f002 fb94 	bl	8005e84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800375c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003762:	2312      	movs	r3, #18
 8003764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003766:	2300      	movs	r3, #0
 8003768:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800376a:	2303      	movs	r3, #3
 800376c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800376e:	2304      	movs	r3, #4
 8003770:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003772:	f107 031c 	add.w	r3, r7, #28
 8003776:	4619      	mov	r1, r3
 8003778:	480e      	ldr	r0, [pc, #56]	@ (80037b4 <HAL_I2C_MspInit+0x138>)
 800377a:	f002 fb83 	bl	8005e84 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800377e:	2300      	movs	r3, #0
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	4b09      	ldr	r3, [pc, #36]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	4a08      	ldr	r2, [pc, #32]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003788:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800378c:	6413      	str	r3, [r2, #64]	@ 0x40
 800378e:	4b06      	ldr	r3, [pc, #24]	@ (80037a8 <HAL_I2C_MspInit+0x12c>)
 8003790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003796:	60bb      	str	r3, [r7, #8]
 8003798:	68bb      	ldr	r3, [r7, #8]
}
 800379a:	bf00      	nop
 800379c:	3730      	adds	r7, #48	@ 0x30
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40005400 	.word	0x40005400
 80037a8:	40023800 	.word	0x40023800
 80037ac:	40020400 	.word	0x40020400
 80037b0:	40005800 	.word	0x40005800
 80037b4:	40020800 	.word	0x40020800

080037b8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b08c      	sub	sp, #48	@ 0x30
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037c0:	f107 031c 	add.w	r3, r7, #28
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	605a      	str	r2, [r3, #4]
 80037ca:	609a      	str	r2, [r3, #8]
 80037cc:	60da      	str	r2, [r3, #12]
 80037ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a32      	ldr	r2, [pc, #200]	@ (80038a0 <HAL_TIM_Encoder_MspInit+0xe8>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d12d      	bne.n	8003836 <HAL_TIM_Encoder_MspInit+0x7e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037da:	2300      	movs	r3, #0
 80037dc:	61bb      	str	r3, [r7, #24]
 80037de:	4b31      	ldr	r3, [pc, #196]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 80037e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e2:	4a30      	ldr	r2, [pc, #192]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 80037e4:	f043 0301 	orr.w	r3, r3, #1
 80037e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80037ea:	4b2e      	ldr	r3, [pc, #184]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 80037ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	61bb      	str	r3, [r7, #24]
 80037f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]
 80037fa:	4b2a      	ldr	r3, [pc, #168]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 80037fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fe:	4a29      	ldr	r2, [pc, #164]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003800:	f043 0301 	orr.w	r3, r3, #1
 8003804:	6313      	str	r3, [r2, #48]	@ 0x30
 8003806:	4b27      	ldr	r3, [pc, #156]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = LeftEncoderCh1_Pin|LeftEncoderCh2_Pin;
 8003812:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003818:	2302      	movs	r3, #2
 800381a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381c:	2300      	movs	r3, #0
 800381e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003820:	2300      	movs	r3, #0
 8003822:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003824:	2301      	movs	r3, #1
 8003826:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003828:	f107 031c 	add.w	r3, r7, #28
 800382c:	4619      	mov	r1, r3
 800382e:	481e      	ldr	r0, [pc, #120]	@ (80038a8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003830:	f002 fb28 	bl	8005e84 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003834:	e030      	b.n	8003898 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM2)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800383e:	d12b      	bne.n	8003898 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003840:	2300      	movs	r3, #0
 8003842:	613b      	str	r3, [r7, #16]
 8003844:	4b17      	ldr	r3, [pc, #92]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003848:	4a16      	ldr	r2, [pc, #88]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 800384a:	f043 0301 	orr.w	r3, r3, #1
 800384e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003850:	4b14      	ldr	r3, [pc, #80]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	613b      	str	r3, [r7, #16]
 800385a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800385c:	2300      	movs	r3, #0
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	4b10      	ldr	r3, [pc, #64]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003864:	4a0f      	ldr	r2, [pc, #60]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003866:	f043 0301 	orr.w	r3, r3, #1
 800386a:	6313      	str	r3, [r2, #48]	@ 0x30
 800386c:	4b0d      	ldr	r3, [pc, #52]	@ (80038a4 <HAL_TIM_Encoder_MspInit+0xec>)
 800386e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	60fb      	str	r3, [r7, #12]
 8003876:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RightEncoderCh1_Pin|RightEncoderCh2_Pin;
 8003878:	2303      	movs	r3, #3
 800387a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800387c:	2302      	movs	r3, #2
 800387e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003880:	2300      	movs	r3, #0
 8003882:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003884:	2300      	movs	r3, #0
 8003886:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003888:	2301      	movs	r3, #1
 800388a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800388c:	f107 031c 	add.w	r3, r7, #28
 8003890:	4619      	mov	r1, r3
 8003892:	4805      	ldr	r0, [pc, #20]	@ (80038a8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003894:	f002 faf6 	bl	8005e84 <HAL_GPIO_Init>
}
 8003898:	bf00      	nop
 800389a:	3730      	adds	r7, #48	@ 0x30
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	40010000 	.word	0x40010000
 80038a4:	40023800 	.word	0x40023800
 80038a8:	40020000 	.word	0x40020000

080038ac <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b085      	sub	sp, #20
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a0b      	ldr	r2, [pc, #44]	@ (80038e8 <HAL_TIM_PWM_MspInit+0x3c>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d10d      	bne.n	80038da <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	60fb      	str	r3, [r7, #12]
 80038c2:	4b0a      	ldr	r3, [pc, #40]	@ (80038ec <HAL_TIM_PWM_MspInit+0x40>)
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	4a09      	ldr	r2, [pc, #36]	@ (80038ec <HAL_TIM_PWM_MspInit+0x40>)
 80038c8:	f043 0302 	orr.w	r3, r3, #2
 80038cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80038ce:	4b07      	ldr	r3, [pc, #28]	@ (80038ec <HAL_TIM_PWM_MspInit+0x40>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	f003 0302 	and.w	r3, r3, #2
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80038da:	bf00      	nop
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	40000400 	.word	0x40000400
 80038ec:	40023800 	.word	0x40023800

080038f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08a      	sub	sp, #40	@ 0x28
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f8:	f107 0314 	add.w	r3, r7, #20
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	609a      	str	r2, [r3, #8]
 8003904:	60da      	str	r2, [r3, #12]
 8003906:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a21      	ldr	r2, [pc, #132]	@ (8003994 <HAL_TIM_MspPostInit+0xa4>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d13b      	bne.n	800398a <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	613b      	str	r3, [r7, #16]
 8003916:	4b20      	ldr	r3, [pc, #128]	@ (8003998 <HAL_TIM_MspPostInit+0xa8>)
 8003918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391a:	4a1f      	ldr	r2, [pc, #124]	@ (8003998 <HAL_TIM_MspPostInit+0xa8>)
 800391c:	f043 0301 	orr.w	r3, r3, #1
 8003920:	6313      	str	r3, [r2, #48]	@ 0x30
 8003922:	4b1d      	ldr	r3, [pc, #116]	@ (8003998 <HAL_TIM_MspPostInit+0xa8>)
 8003924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	613b      	str	r3, [r7, #16]
 800392c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800392e:	2300      	movs	r3, #0
 8003930:	60fb      	str	r3, [r7, #12]
 8003932:	4b19      	ldr	r3, [pc, #100]	@ (8003998 <HAL_TIM_MspPostInit+0xa8>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003936:	4a18      	ldr	r2, [pc, #96]	@ (8003998 <HAL_TIM_MspPostInit+0xa8>)
 8003938:	f043 0302 	orr.w	r3, r3, #2
 800393c:	6313      	str	r3, [r2, #48]	@ 0x30
 800393e:	4b16      	ldr	r3, [pc, #88]	@ (8003998 <HAL_TIM_MspPostInit+0xa8>)
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	60fb      	str	r3, [r7, #12]
 8003948:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800394a:	23c0      	movs	r3, #192	@ 0xc0
 800394c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394e:	2302      	movs	r3, #2
 8003950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003956:	2300      	movs	r3, #0
 8003958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800395a:	2302      	movs	r3, #2
 800395c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800395e:	f107 0314 	add.w	r3, r7, #20
 8003962:	4619      	mov	r1, r3
 8003964:	480d      	ldr	r0, [pc, #52]	@ (800399c <HAL_TIM_MspPostInit+0xac>)
 8003966:	f002 fa8d 	bl	8005e84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800396a:	2303      	movs	r3, #3
 800396c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800396e:	2302      	movs	r3, #2
 8003970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	2300      	movs	r3, #0
 8003974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003976:	2300      	movs	r3, #0
 8003978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800397a:	2302      	movs	r3, #2
 800397c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800397e:	f107 0314 	add.w	r3, r7, #20
 8003982:	4619      	mov	r1, r3
 8003984:	4806      	ldr	r0, [pc, #24]	@ (80039a0 <HAL_TIM_MspPostInit+0xb0>)
 8003986:	f002 fa7d 	bl	8005e84 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800398a:	bf00      	nop
 800398c:	3728      	adds	r7, #40	@ 0x28
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40000400 	.word	0x40000400
 8003998:	40023800 	.word	0x40023800
 800399c:	40020000 	.word	0x40020000
 80039a0:	40020400 	.word	0x40020400

080039a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08e      	sub	sp, #56	@ 0x38
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80039b0:	2200      	movs	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	605a      	str	r2, [r3, #4]
 80039b6:	609a      	str	r2, [r3, #8]
 80039b8:	60da      	str	r2, [r3, #12]
 80039ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a66      	ldr	r2, [pc, #408]	@ (8003b5c <HAL_UART_MspInit+0x1b8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d12c      	bne.n	8003a20 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039c6:	2300      	movs	r3, #0
 80039c8:	623b      	str	r3, [r7, #32]
 80039ca:	4b65      	ldr	r3, [pc, #404]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 80039cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ce:	4a64      	ldr	r2, [pc, #400]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 80039d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039d6:	4b62      	ldr	r3, [pc, #392]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 80039d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039de:	623b      	str	r3, [r7, #32]
 80039e0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039e2:	2300      	movs	r3, #0
 80039e4:	61fb      	str	r3, [r7, #28]
 80039e6:	4b5e      	ldr	r3, [pc, #376]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 80039e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ea:	4a5d      	ldr	r2, [pc, #372]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 80039ec:	f043 0301 	orr.w	r3, r3, #1
 80039f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80039f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 80039f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	61fb      	str	r3, [r7, #28]
 80039fc:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80039fe:	230c      	movs	r3, #12
 8003a00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a02:	2302      	movs	r3, #2
 8003a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a06:	2300      	movs	r3, #0
 8003a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a0e:	2307      	movs	r3, #7
 8003a10:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a16:	4619      	mov	r1, r3
 8003a18:	4852      	ldr	r0, [pc, #328]	@ (8003b64 <HAL_UART_MspInit+0x1c0>)
 8003a1a:	f002 fa33 	bl	8005e84 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8003a1e:	e099      	b.n	8003b54 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART3)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a50      	ldr	r2, [pc, #320]	@ (8003b68 <HAL_UART_MspInit+0x1c4>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d12d      	bne.n	8003a86 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61bb      	str	r3, [r7, #24]
 8003a2e:	4b4c      	ldr	r3, [pc, #304]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a32:	4a4b      	ldr	r2, [pc, #300]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a3a:	4b49      	ldr	r3, [pc, #292]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a42:	61bb      	str	r3, [r7, #24]
 8003a44:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	4b45      	ldr	r3, [pc, #276]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4e:	4a44      	ldr	r2, [pc, #272]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a50:	f043 0304 	orr.w	r3, r3, #4
 8003a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a56:	4b42      	ldr	r3, [pc, #264]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	f003 0304 	and.w	r3, r3, #4
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8003a62:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8003a66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a68:	2302      	movs	r3, #2
 8003a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a70:	2303      	movs	r3, #3
 8003a72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a74:	2307      	movs	r3, #7
 8003a76:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	483b      	ldr	r0, [pc, #236]	@ (8003b6c <HAL_UART_MspInit+0x1c8>)
 8003a80:	f002 fa00 	bl	8005e84 <HAL_GPIO_Init>
}
 8003a84:	e066      	b.n	8003b54 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART6)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a39      	ldr	r2, [pc, #228]	@ (8003b70 <HAL_UART_MspInit+0x1cc>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d161      	bne.n	8003b54 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003a90:	2300      	movs	r3, #0
 8003a92:	613b      	str	r3, [r7, #16]
 8003a94:	4b32      	ldr	r3, [pc, #200]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a98:	4a31      	ldr	r2, [pc, #196]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003a9a:	f043 0320 	orr.w	r3, r3, #32
 8003a9e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003aa0:	4b2f      	ldr	r3, [pc, #188]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa4:	f003 0320 	and.w	r3, r3, #32
 8003aa8:	613b      	str	r3, [r7, #16]
 8003aaa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	4b2b      	ldr	r3, [pc, #172]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003ab6:	f043 0304 	orr.w	r3, r3, #4
 8003aba:	6313      	str	r3, [r2, #48]	@ 0x30
 8003abc:	4b28      	ldr	r3, [pc, #160]	@ (8003b60 <HAL_UART_MspInit+0x1bc>)
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ac8:	23c0      	movs	r3, #192	@ 0xc0
 8003aca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003acc:	2302      	movs	r3, #2
 8003ace:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003ad8:	2308      	movs	r3, #8
 8003ada:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003adc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4822      	ldr	r0, [pc, #136]	@ (8003b6c <HAL_UART_MspInit+0x1c8>)
 8003ae4:	f002 f9ce 	bl	8005e84 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003ae8:	4b22      	ldr	r3, [pc, #136]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003aea:	4a23      	ldr	r2, [pc, #140]	@ (8003b78 <HAL_UART_MspInit+0x1d4>)
 8003aec:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003aee:	4b21      	ldr	r3, [pc, #132]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003af0:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003af4:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003af6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003afc:	4b1d      	ldr	r3, [pc, #116]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b02:	4b1c      	ldr	r3, [pc, #112]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b04:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b08:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b10:	4b18      	ldr	r3, [pc, #96]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8003b16:	4b17      	ldr	r3, [pc, #92]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003b1c:	4b15      	ldr	r3, [pc, #84]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b22:	4b14      	ldr	r3, [pc, #80]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003b28:	4812      	ldr	r0, [pc, #72]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b2a:	f001 fe2f 	bl	800578c <HAL_DMA_Init>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <HAL_UART_MspInit+0x194>
      Error_Handler();
 8003b34:	f7fe fd08 	bl	8002548 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a0e      	ldr	r2, [pc, #56]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8003b74 <HAL_UART_MspInit+0x1d0>)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003b44:	2200      	movs	r2, #0
 8003b46:	2100      	movs	r1, #0
 8003b48:	2047      	movs	r0, #71	@ 0x47
 8003b4a:	f001 fde8 	bl	800571e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003b4e:	2047      	movs	r0, #71	@ 0x47
 8003b50:	f001 fe01 	bl	8005756 <HAL_NVIC_EnableIRQ>
}
 8003b54:	bf00      	nop
 8003b56:	3738      	adds	r7, #56	@ 0x38
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40004400 	.word	0x40004400
 8003b60:	40023800 	.word	0x40023800
 8003b64:	40020000 	.word	0x40020000
 8003b68:	40004800 	.word	0x40004800
 8003b6c:	40020800 	.word	0x40020800
 8003b70:	40011400 	.word	0x40011400
 8003b74:	20000578 	.word	0x20000578
 8003b78:	40026428 	.word	0x40026428

08003b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003b80:	bf00      	nop
 8003b82:	e7fd      	b.n	8003b80 <NMI_Handler+0x4>

08003b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b88:	bf00      	nop
 8003b8a:	e7fd      	b.n	8003b88 <HardFault_Handler+0x4>

08003b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b90:	bf00      	nop
 8003b92:	e7fd      	b.n	8003b90 <MemManage_Handler+0x4>

08003b94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b98:	bf00      	nop
 8003b9a:	e7fd      	b.n	8003b98 <BusFault_Handler+0x4>

08003b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ba0:	bf00      	nop
 8003ba2:	e7fd      	b.n	8003ba0 <UsageFault_Handler+0x4>

08003ba4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bb6:	bf00      	nop
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003bc4:	bf00      	nop
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
	...

08003bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003bd4:	f001 f874 	bl	8004cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tick_accumulator += 1;  // Increment by 1 ms
 8003bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <SysTick_Handler+0x3c>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	3301      	adds	r3, #1
 8003be0:	b2da      	uxtb	r2, r3
 8003be2:	4b0a      	ldr	r3, [pc, #40]	@ (8003c0c <SysTick_Handler+0x3c>)
 8003be4:	701a      	strb	r2, [r3, #0]
  if(systick_function_enabled){
 8003be6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c10 <SysTick_Handler+0x40>)
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d009      	beq.n	8003c04 <SysTick_Handler+0x34>
	  if (tick_accumulator >= TICK_INTERVAL) {
 8003bf0:	4b06      	ldr	r3, [pc, #24]	@ (8003c0c <SysTick_Handler+0x3c>)
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b13      	cmp	r3, #19
 8003bf8:	d904      	bls.n	8003c04 <SysTick_Handler+0x34>
	        tick_accumulator = 0;  // Accumulate remainder
 8003bfa:	4b04      	ldr	r3, [pc, #16]	@ (8003c0c <SysTick_Handler+0x3c>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
	        SysTickFunction();
 8003c00:	f000 f908 	bl	8003e14 <SysTickFunction>
	      }
  }

  CheckEncoderCounts();
 8003c04:	f000 f932 	bl	8003e6c <CheckEncoderCounts>
  /* USER CODE END SysTick_IRQn 1 */
}
 8003c08:	bf00      	nop
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	200009de 	.word	0x200009de
 8003c10:	200005d8 	.word	0x200005d8

08003c14 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003c18:	2008      	movs	r0, #8
 8003c1a:	f002 fae1 	bl	80061e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003c1e:	bf00      	nop
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003c26:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003c2a:	f002 fad9 	bl	80061e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003c2e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003c32:	f002 fad5 	bl	80061e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003c36:	bf00      	nop
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003c40:	4802      	ldr	r0, [pc, #8]	@ (8003c4c <DMA2_Stream1_IRQHandler+0x10>)
 8003c42:	f001 fee3 	bl	8005a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003c46:	bf00      	nop
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	20000578 	.word	0x20000578

08003c50 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_IRQn 0 */
  //HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */


	HAL_UART_IRQHandler(&huart6);
 8003c54:	4802      	ldr	r0, [pc, #8]	@ (8003c60 <USART6_IRQHandler+0x10>)
 8003c56:	f005 fdcd 	bl	80097f4 <HAL_UART_IRQHandler>


  /* USER CODE END USART6_IRQn 1 */
}
 8003c5a:	bf00      	nop
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000530 	.word	0x20000530

08003c64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c64:	b480      	push	{r7}
 8003c66:	af00      	add	r7, sp, #0
  return 1;
 8003c68:	2301      	movs	r3, #1
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <_kill>:

int _kill(int pid, int sig)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c7e:	f008 f8cd 	bl	800be1c <__errno>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2216      	movs	r2, #22
 8003c86:	601a      	str	r2, [r3, #0]
  return -1;
 8003c88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <_exit>:

void _exit (int status)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f7ff ffe7 	bl	8003c74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ca6:	bf00      	nop
 8003ca8:	e7fd      	b.n	8003ca6 <_exit+0x12>

08003caa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b086      	sub	sp, #24
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e00a      	b.n	8003cd2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003cbc:	f3af 8000 	nop.w
 8003cc0:	4601      	mov	r1, r0
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	1c5a      	adds	r2, r3, #1
 8003cc6:	60ba      	str	r2, [r7, #8]
 8003cc8:	b2ca      	uxtb	r2, r1
 8003cca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	3301      	adds	r3, #1
 8003cd0:	617b      	str	r3, [r7, #20]
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	dbf0      	blt.n	8003cbc <_read+0x12>
  }

  return len;
 8003cda:	687b      	ldr	r3, [r7, #4]
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	617b      	str	r3, [r7, #20]
 8003cf4:	e009      	b.n	8003d0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	60ba      	str	r2, [r7, #8]
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	3301      	adds	r3, #1
 8003d08:	617b      	str	r3, [r7, #20]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	dbf1      	blt.n	8003cf6 <_write+0x12>
  }
  return len;
 8003d12:	687b      	ldr	r3, [r7, #4]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <_close>:

int _close(int file)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d44:	605a      	str	r2, [r3, #4]
  return 0;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <_isatty>:

int _isatty(int file)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d5c:	2301      	movs	r3, #1
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b085      	sub	sp, #20
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	60f8      	str	r0, [r7, #12]
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d8c:	4a14      	ldr	r2, [pc, #80]	@ (8003de0 <_sbrk+0x5c>)
 8003d8e:	4b15      	ldr	r3, [pc, #84]	@ (8003de4 <_sbrk+0x60>)
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d98:	4b13      	ldr	r3, [pc, #76]	@ (8003de8 <_sbrk+0x64>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d102      	bne.n	8003da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003da0:	4b11      	ldr	r3, [pc, #68]	@ (8003de8 <_sbrk+0x64>)
 8003da2:	4a12      	ldr	r2, [pc, #72]	@ (8003dec <_sbrk+0x68>)
 8003da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003da6:	4b10      	ldr	r3, [pc, #64]	@ (8003de8 <_sbrk+0x64>)
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4413      	add	r3, r2
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d207      	bcs.n	8003dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003db4:	f008 f832 	bl	800be1c <__errno>
 8003db8:	4603      	mov	r3, r0
 8003dba:	220c      	movs	r2, #12
 8003dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc2:	e009      	b.n	8003dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003dc4:	4b08      	ldr	r3, [pc, #32]	@ (8003de8 <_sbrk+0x64>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dca:	4b07      	ldr	r3, [pc, #28]	@ (8003de8 <_sbrk+0x64>)
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	4a05      	ldr	r2, [pc, #20]	@ (8003de8 <_sbrk+0x64>)
 8003dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3718      	adds	r7, #24
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	20020000 	.word	0x20020000
 8003de4:	00000400 	.word	0x00000400
 8003de8:	200009e0 	.word	0x200009e0
 8003dec:	20000f50 	.word	0x20000f50

08003df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003df4:	4b06      	ldr	r3, [pc, #24]	@ (8003e10 <SystemInit+0x20>)
 8003df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfa:	4a05      	ldr	r2, [pc, #20]	@ (8003e10 <SystemInit+0x20>)
 8003dfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e04:	bf00      	nop
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	e000ed00 	.word	0xe000ed00

08003e14 <SysTickFunction>:
extern Motion motion;

extern volatile uint8_t systick_function_enabled;
extern UART_HandleTypeDef huart3;

void SysTickFunction(void) {
 8003e14:	b580      	push	{r7, lr}
 8003e16:	ed2d 8b02 	vpush	{d8}
 8003e1a:	af00      	add	r7, sp, #0
	/*
	 * Anything in this function body will be executed every millisecond.
	 * Call you PID update function here.
	 */
	//--------------------------------------------------------------------
		update_Encoder_Data();
 8003e1c:	f7fd fd58 	bl	80018d0 <update_Encoder_Data>
		Motion_Update(&motion);
 8003e20:	4810      	ldr	r0, [pc, #64]	@ (8003e64 <SysTickFunction+0x50>)
 8003e22:	f7fe fbe4 	bl	80025ee <Motion_Update>
		Sensors_Update();
 8003e26:	f7ff f8e1 	bl	8002fec <Sensors_Update>

		UpdateControllers(&controller, Motion_Velocity(&motion), Motion_Omega(&motion), get_steering_feedback());
 8003e2a:	480e      	ldr	r0, [pc, #56]	@ (8003e64 <SysTickFunction+0x50>)
 8003e2c:	f7fe fbbf 	bl	80025ae <Motion_Velocity>
 8003e30:	eeb0 8a40 	vmov.f32	s16, s0
 8003e34:	480b      	ldr	r0, [pc, #44]	@ (8003e64 <SysTickFunction+0x50>)
 8003e36:	f7fe fbca 	bl	80025ce <Motion_Omega>
 8003e3a:	eef0 8a40 	vmov.f32	s17, s0
 8003e3e:	f7ff f869 	bl	8002f14 <get_steering_feedback>
 8003e42:	eef0 7a40 	vmov.f32	s15, s0
 8003e46:	eeb0 1a67 	vmov.f32	s2, s15
 8003e4a:	eef0 0a68 	vmov.f32	s1, s17
 8003e4e:	eeb0 0a48 	vmov.f32	s0, s16
 8003e52:	4805      	ldr	r0, [pc, #20]	@ (8003e68 <SysTickFunction+0x54>)
 8003e54:	f7fd fb10 	bl	8001478 <UpdateControllers>
		//UART_Transmit_Int(&huart3, "L", linecolorRPI);
		//UART_Transmit_Int(&huart3, "B", ballcolorRPI);



}
 8003e58:	bf00      	nop
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	ecbd 8b02 	vpop	{d8}
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	2000066c 	.word	0x2000066c
 8003e68:	20000720 	.word	0x20000720

08003e6c <CheckEncoderCounts>:
	//HAL_Delay(10);
  systick_function_enabled = 0;
  HAL_Delay(10);
}

void CheckEncoderCounts(void){
 8003e6c:	b590      	push	{r4, r7, lr}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
		 * It also maintains the magnitude of the difference between the left and right encoders so that PID will work seamlessly.
		 *
		 * You may have to adjust it in the event you try to traverse more than 31000 encoder counts at once (~9 meters) without
		 * turning. But that'll be approximately never in Micromouse :)
		 */
		if (getRightEncoderCounts() > 31000 || getLeftEncoderCounts() > 31000
 8003e72:	f7fd fd03 	bl	800187c <getRightEncoderCounts>
 8003e76:	4603      	mov	r3, r0
 8003e78:	461a      	mov	r2, r3
 8003e7a:	f647 1318 	movw	r3, #31000	@ 0x7918
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	dc15      	bgt.n	8003eae <CheckEncoderCounts+0x42>
 8003e82:	f7fd fd07 	bl	8001894 <getLeftEncoderCounts>
 8003e86:	4603      	mov	r3, r0
 8003e88:	461a      	mov	r2, r3
 8003e8a:	f647 1318 	movw	r3, #31000	@ 0x7918
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	dc0d      	bgt.n	8003eae <CheckEncoderCounts+0x42>
				|| getRightEncoderCounts() < -31000 || getLeftEncoderCounts() < -31000) {
 8003e92:	f7fd fcf3 	bl	800187c <getRightEncoderCounts>
 8003e96:	4603      	mov	r3, r0
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed8 <CheckEncoderCounts+0x6c>)
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	db06      	blt.n	8003eae <CheckEncoderCounts+0x42>
 8003ea0:	f7fd fcf8 	bl	8001894 <getLeftEncoderCounts>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed8 <CheckEncoderCounts+0x6c>)
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	da10      	bge.n	8003ed0 <CheckEncoderCounts+0x64>
			int16_t difference = getRightEncoderCounts() - getLeftEncoderCounts();
 8003eae:	f7fd fce5 	bl	800187c <getRightEncoderCounts>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	b29c      	uxth	r4, r3
 8003eb6:	f7fd fced 	bl	8001894 <getLeftEncoderCounts>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	1ae3      	subs	r3, r4, r3
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	80fb      	strh	r3, [r7, #6]
			resetEncodersinSystick();
 8003ec4:	f7fd fcf2 	bl	80018ac <resetEncodersinSystick>
			TIM1->CNT = (int16_t) difference;
 8003ec8:	4a04      	ldr	r2, [pc, #16]	@ (8003edc <CheckEncoderCounts+0x70>)
 8003eca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ece:	6253      	str	r3, [r2, #36]	@ 0x24
		}
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd90      	pop	{r4, r7, pc}
 8003ed8:	ffff86e8 	.word	0xffff86e8
 8003edc:	40010000 	.word	0x40010000

08003ee0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003ee0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f18 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ee4:	f7ff ff84 	bl	8003df0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ee8:	480c      	ldr	r0, [pc, #48]	@ (8003f1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003eea:	490d      	ldr	r1, [pc, #52]	@ (8003f20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003eec:	4a0d      	ldr	r2, [pc, #52]	@ (8003f24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ef0:	e002      	b.n	8003ef8 <LoopCopyDataInit>

08003ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ef6:	3304      	adds	r3, #4

08003ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003efc:	d3f9      	bcc.n	8003ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003efe:	4a0a      	ldr	r2, [pc, #40]	@ (8003f28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f00:	4c0a      	ldr	r4, [pc, #40]	@ (8003f2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f04:	e001      	b.n	8003f0a <LoopFillZerobss>

08003f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f08:	3204      	adds	r2, #4

08003f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f0c:	d3fb      	bcc.n	8003f06 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003f0e:	f007 ff8b 	bl	800be28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f12:	f7fd fe21 	bl	8001b58 <main>
  bx  lr    
 8003f16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003f18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f20:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 8003f24:	0800fffc 	.word	0x0800fffc
  ldr r2, =_sbss
 8003f28:	2000025c 	.word	0x2000025c
  ldr r4, =_ebss
 8003f2c:	20000f50 	.word	0x20000f50

08003f30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f30:	e7fe      	b.n	8003f30 <ADC_IRQHandler>
	...

08003f34 <Buzzer_On>:
#include "buzzer.h"
#include "main.h"

// Turn on the buzzer (PC15 high)
void Buzzer_On(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8003f38:	2201      	movs	r2, #1
 8003f3a:	2120      	movs	r1, #32
 8003f3c:	4802      	ldr	r0, [pc, #8]	@ (8003f48 <Buzzer_On+0x14>)
 8003f3e:	f002 f935 	bl	80061ac <HAL_GPIO_WritePin>
}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40020000 	.word	0x40020000

08003f4c <Buzzer_Off>:

// Turn off the buzzer (PC15 low)
void Buzzer_Off(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8003f50:	2200      	movs	r2, #0
 8003f52:	2120      	movs	r1, #32
 8003f54:	4802      	ldr	r0, [pc, #8]	@ (8003f60 <Buzzer_Off+0x14>)
 8003f56:	f002 f929 	bl	80061ac <HAL_GPIO_WritePin>
}
 8003f5a:	bf00      	nop
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	40020000 	.word	0x40020000

08003f64 <Buzzer_Toggle>:

// Toggle the buzzer state with a specified delay
void Buzzer_Toggle(uint32_t delay)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
    Buzzer_On();
 8003f6c:	f7ff ffe2 	bl	8003f34 <Buzzer_On>
    HAL_Delay(delay);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 fec5 	bl	8004d00 <HAL_Delay>
    Buzzer_Off();
 8003f76:	f7ff ffe9 	bl	8003f4c <Buzzer_Off>
    HAL_Delay(delay);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 fec0 	bl	8004d00 <HAL_Delay>
}
 8003f80:	bf00      	nop
 8003f82:	3708      	adds	r7, #8
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <Buzzer_UniquePattern>:

void Buzzer_UniquePattern(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
    // Pattern: Short-Short-Long-Short-Long
    // Total duration: 1000ms (1 second)

    Buzzer_On();
 8003f8c:	f7ff ffd2 	bl	8003f34 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 8003f90:	2064      	movs	r0, #100	@ 0x64
 8003f92:	f000 feb5 	bl	8004d00 <HAL_Delay>
    Buzzer_Off();
 8003f96:	f7ff ffd9 	bl	8003f4c <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8003f9a:	2064      	movs	r0, #100	@ 0x64
 8003f9c:	f000 feb0 	bl	8004d00 <HAL_Delay>

    Buzzer_On();
 8003fa0:	f7ff ffc8 	bl	8003f34 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 8003fa4:	2064      	movs	r0, #100	@ 0x64
 8003fa6:	f000 feab 	bl	8004d00 <HAL_Delay>
    Buzzer_Off();
 8003faa:	f7ff ffcf 	bl	8003f4c <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8003fae:	2064      	movs	r0, #100	@ 0x64
 8003fb0:	f000 fea6 	bl	8004d00 <HAL_Delay>

    Buzzer_On();
 8003fb4:	f7ff ffbe 	bl	8003f34 <Buzzer_On>
    HAL_Delay(200);  // 200ms on
 8003fb8:	20c8      	movs	r0, #200	@ 0xc8
 8003fba:	f000 fea1 	bl	8004d00 <HAL_Delay>
    Buzzer_Off();
 8003fbe:	f7ff ffc5 	bl	8003f4c <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8003fc2:	2064      	movs	r0, #100	@ 0x64
 8003fc4:	f000 fe9c 	bl	8004d00 <HAL_Delay>

    Buzzer_On();
 8003fc8:	f7ff ffb4 	bl	8003f34 <Buzzer_On>
    HAL_Delay(100);  // 100ms on
 8003fcc:	2064      	movs	r0, #100	@ 0x64
 8003fce:	f000 fe97 	bl	8004d00 <HAL_Delay>
    Buzzer_Off();
 8003fd2:	f7ff ffbb 	bl	8003f4c <Buzzer_Off>
    HAL_Delay(100);  // 100ms off
 8003fd6:	2064      	movs	r0, #100	@ 0x64
 8003fd8:	f000 fe92 	bl	8004d00 <HAL_Delay>

    Buzzer_On();
 8003fdc:	f7ff ffaa 	bl	8003f34 <Buzzer_On>
    HAL_Delay(200);  // 200ms on
 8003fe0:	20c8      	movs	r0, #200	@ 0xc8
 8003fe2:	f000 fe8d 	bl	8004d00 <HAL_Delay>
    Buzzer_Off();
 8003fe6:	f7ff ffb1 	bl	8003f4c <Buzzer_Off>
    // No delay at the end to make it exactly 1 second
}
 8003fea:	bf00      	nop
 8003fec:	bd80      	pop	{r7, pc}

08003fee <Buzzer_ErrorPattern>:
    Buzzer_Off();
}


void Buzzer_ErrorPattern(void)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b084      	sub	sp, #16
 8003ff2:	af00      	add	r7, sp, #0
    // Three short beeps
    for (int i = 0; i < 3; i++) {
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	60fb      	str	r3, [r7, #12]
 8003ff8:	e00c      	b.n	8004014 <Buzzer_ErrorPattern+0x26>
        Buzzer_On();
 8003ffa:	f7ff ff9b 	bl	8003f34 <Buzzer_On>
        HAL_Delay(100);
 8003ffe:	2064      	movs	r0, #100	@ 0x64
 8004000:	f000 fe7e 	bl	8004d00 <HAL_Delay>
        Buzzer_Off();
 8004004:	f7ff ffa2 	bl	8003f4c <Buzzer_Off>
        HAL_Delay(100);
 8004008:	2064      	movs	r0, #100	@ 0x64
 800400a:	f000 fe79 	bl	8004d00 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	3301      	adds	r3, #1
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2b02      	cmp	r3, #2
 8004018:	ddef      	ble.n	8003ffa <Buzzer_ErrorPattern+0xc>
    }

    // Three long beeps
    for (int i = 0; i < 3; i++) {
 800401a:	2300      	movs	r3, #0
 800401c:	60bb      	str	r3, [r7, #8]
 800401e:	e00d      	b.n	800403c <Buzzer_ErrorPattern+0x4e>
        Buzzer_On();
 8004020:	f7ff ff88 	bl	8003f34 <Buzzer_On>
        HAL_Delay(300);
 8004024:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004028:	f000 fe6a 	bl	8004d00 <HAL_Delay>
        Buzzer_Off();
 800402c:	f7ff ff8e 	bl	8003f4c <Buzzer_Off>
        HAL_Delay(100);
 8004030:	2064      	movs	r0, #100	@ 0x64
 8004032:	f000 fe65 	bl	8004d00 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	3301      	adds	r3, #1
 800403a:	60bb      	str	r3, [r7, #8]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	2b02      	cmp	r3, #2
 8004040:	ddee      	ble.n	8004020 <Buzzer_ErrorPattern+0x32>
    }

    // Three short beeps again
    for (int i = 0; i < 3; i++) {
 8004042:	2300      	movs	r3, #0
 8004044:	607b      	str	r3, [r7, #4]
 8004046:	e00c      	b.n	8004062 <Buzzer_ErrorPattern+0x74>
        Buzzer_On();
 8004048:	f7ff ff74 	bl	8003f34 <Buzzer_On>
        HAL_Delay(100);
 800404c:	2064      	movs	r0, #100	@ 0x64
 800404e:	f000 fe57 	bl	8004d00 <HAL_Delay>
        Buzzer_Off();
 8004052:	f7ff ff7b 	bl	8003f4c <Buzzer_Off>
        HAL_Delay(100);
 8004056:	2064      	movs	r0, #100	@ 0x64
 8004058:	f000 fe52 	bl	8004d00 <HAL_Delay>
    for (int i = 0; i < 3; i++) {
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3301      	adds	r3, #1
 8004060:	607b      	str	r3, [r7, #4]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b02      	cmp	r3, #2
 8004066:	ddef      	ble.n	8004048 <Buzzer_ErrorPattern+0x5a>
    }

    // 1-second pause before repeating
    HAL_Delay(1000);
 8004068:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800406c:	f000 fe48 	bl	8004d00 <HAL_Delay>
}
 8004070:	bf00      	nop
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <i2c_mux_select>:

	// Ensure all channels are disabled by default
	return i2c_mux_select_multi(mux, 0);
}

int i2c_mux_select(i2c_mux_t* mux, int ch) {
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]

	// If ch is in range 0-7 then one channel is enabled, else all are disabled
	uint8_t mask = 1 << ch;
 8004082:	2201      	movs	r2, #1
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	73fb      	strb	r3, [r7, #15]
	return i2c_mux_select_multi(mux, mask);
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	4619      	mov	r1, r3
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f805 	bl	80040a0 <i2c_mux_select_multi>
 8004096:	4603      	mov	r3, r0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3710      	adds	r7, #16
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <i2c_mux_select_multi>:

int i2c_mux_select_multi(i2c_mux_t* mux, uint8_t mask) {
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af02      	add	r7, sp, #8
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	70fb      	strb	r3, [r7, #3]
	if (mux->hi2c == NULL) return 1;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d101      	bne.n	80040b8 <i2c_mux_select_multi+0x18>
 80040b4:	2301      	movs	r3, #1
 80040b6:	e02f      	b.n	8004118 <i2c_mux_select_multi+0x78>

	// Transmit bitmask to multiplexer
	uint8_t addr = (I2C_MUX_BASE_ADDR + mux->addr_offset) << 1;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	7a9b      	ldrb	r3, [r3, #10]
 80040bc:	3370      	adds	r3, #112	@ 0x70
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	005b      	lsls	r3, r3, #1
 80040c2:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_I2C_Master_Transmit(mux->hi2c, addr, &mask, 1, I2C_MUX_TIMEOUT);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6818      	ldr	r0, [r3, #0]
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
 80040ca:	b299      	uxth	r1, r3
 80040cc:	1cfa      	adds	r2, r7, #3
 80040ce:	2301      	movs	r3, #1
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	2301      	movs	r3, #1
 80040d4:	f002 f9e0 	bl	8006498 <HAL_I2C_Master_Transmit>
 80040d8:	4603      	mov	r3, r0
 80040da:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK) return 1;
 80040dc:	7bbb      	ldrb	r3, [r7, #14]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <i2c_mux_select_multi+0x46>
 80040e2:	2301      	movs	r3, #1
 80040e4:	e018      	b.n	8004118 <i2c_mux_select_multi+0x78>

	// Read back bitmask from multiplexer to verify
	uint8_t mask_check = 0;
 80040e6:	2300      	movs	r3, #0
 80040e8:	737b      	strb	r3, [r7, #13]
	res = HAL_I2C_Master_Receive(mux->hi2c, addr, &mask_check, 1, I2C_MUX_TIMEOUT);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6818      	ldr	r0, [r3, #0]
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
 80040f0:	b299      	uxth	r1, r3
 80040f2:	f107 020d 	add.w	r2, r7, #13
 80040f6:	2301      	movs	r3, #1
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	2301      	movs	r3, #1
 80040fc:	f002 faca 	bl	8006694 <HAL_I2C_Master_Receive>
 8004100:	4603      	mov	r3, r0
 8004102:	73bb      	strb	r3, [r7, #14]
	if (res != HAL_OK || mask_check != mask) return 1;
 8004104:	7bbb      	ldrb	r3, [r7, #14]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d103      	bne.n	8004112 <i2c_mux_select_multi+0x72>
 800410a:	7b7a      	ldrb	r2, [r7, #13]
 800410c:	78fb      	ldrb	r3, [r7, #3]
 800410e:	429a      	cmp	r2, r3
 8004110:	d001      	beq.n	8004116 <i2c_mux_select_multi+0x76>
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <i2c_mux_select_multi+0x78>
	return 0;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <AnalogMux_SelectChannel>:
/**
 * @brief Select a channel on the multiplexer
 * @param channel Channel number (0-15)
 */
void AnalogMux_SelectChannel(uint8_t channel)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	4603      	mov	r3, r0
 8004128:	71fb      	strb	r3, [r7, #7]
    // Ensure channel is within valid range (0-15)
    if (channel > 15)
 800412a:	79fb      	ldrb	r3, [r7, #7]
 800412c:	2b0f      	cmp	r3, #15
 800412e:	d901      	bls.n	8004134 <AnalogMux_SelectChannel+0x14>
        channel = 15;
 8004130:	230f      	movs	r3, #15
 8004132:	71fb      	strb	r3, [r7, #7]

    // Set S0 (least significant bit)
    if (channel & 0x01)
 8004134:	79fb      	ldrb	r3, [r7, #7]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d006      	beq.n	800414c <AnalogMux_SelectChannel+0x2c>
        HAL_GPIO_WritePin(S_GPIO_PORT, S0_PIN, GPIO_PIN_SET);
 800413e:	2201      	movs	r2, #1
 8004140:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004144:	4823      	ldr	r0, [pc, #140]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 8004146:	f002 f831 	bl	80061ac <HAL_GPIO_WritePin>
 800414a:	e005      	b.n	8004158 <AnalogMux_SelectChannel+0x38>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S0_PIN, GPIO_PIN_RESET);
 800414c:	2200      	movs	r2, #0
 800414e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004152:	4820      	ldr	r0, [pc, #128]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 8004154:	f002 f82a 	bl	80061ac <HAL_GPIO_WritePin>

    // Set S1
    if (channel & 0x02)
 8004158:	79fb      	ldrb	r3, [r7, #7]
 800415a:	f003 0302 	and.w	r3, r3, #2
 800415e:	2b00      	cmp	r3, #0
 8004160:	d006      	beq.n	8004170 <AnalogMux_SelectChannel+0x50>
        HAL_GPIO_WritePin(S_GPIO_PORT, S1_PIN, GPIO_PIN_SET);
 8004162:	2201      	movs	r2, #1
 8004164:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004168:	481a      	ldr	r0, [pc, #104]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 800416a:	f002 f81f 	bl	80061ac <HAL_GPIO_WritePin>
 800416e:	e005      	b.n	800417c <AnalogMux_SelectChannel+0x5c>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S1_PIN, GPIO_PIN_RESET);
 8004170:	2200      	movs	r2, #0
 8004172:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004176:	4817      	ldr	r0, [pc, #92]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 8004178:	f002 f818 	bl	80061ac <HAL_GPIO_WritePin>

    // Set S2
    if (channel & 0x04)
 800417c:	79fb      	ldrb	r3, [r7, #7]
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b00      	cmp	r3, #0
 8004184:	d006      	beq.n	8004194 <AnalogMux_SelectChannel+0x74>
        HAL_GPIO_WritePin(S_GPIO_PORT, S2_PIN, GPIO_PIN_SET);
 8004186:	2201      	movs	r2, #1
 8004188:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800418c:	4811      	ldr	r0, [pc, #68]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 800418e:	f002 f80d 	bl	80061ac <HAL_GPIO_WritePin>
 8004192:	e005      	b.n	80041a0 <AnalogMux_SelectChannel+0x80>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S2_PIN, GPIO_PIN_RESET);
 8004194:	2200      	movs	r2, #0
 8004196:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800419a:	480e      	ldr	r0, [pc, #56]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 800419c:	f002 f806 	bl	80061ac <HAL_GPIO_WritePin>

    // Set S3 (most significant bit)
    if (channel & 0x08)
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	f003 0308 	and.w	r3, r3, #8
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d006      	beq.n	80041b8 <AnalogMux_SelectChannel+0x98>
        HAL_GPIO_WritePin(S_GPIO_PORT, S3_PIN, GPIO_PIN_SET);
 80041aa:	2201      	movs	r2, #1
 80041ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041b0:	4808      	ldr	r0, [pc, #32]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 80041b2:	f001 fffb 	bl	80061ac <HAL_GPIO_WritePin>
 80041b6:	e005      	b.n	80041c4 <AnalogMux_SelectChannel+0xa4>
    else
        HAL_GPIO_WritePin(S_GPIO_PORT, S3_PIN, GPIO_PIN_RESET);
 80041b8:	2200      	movs	r2, #0
 80041ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041be:	4805      	ldr	r0, [pc, #20]	@ (80041d4 <AnalogMux_SelectChannel+0xb4>)
 80041c0:	f001 fff4 	bl	80061ac <HAL_GPIO_WritePin>

    // Add short delay for the multiplexer to settle
    // Typically 0.5-1 microsecond is enough for the CD74HC4067
    delayMicroseconds(1);
 80041c4:	2001      	movs	r0, #1
 80041c6:	f7fd fb3b 	bl	8001840 <delayMicroseconds>
}
 80041ca:	bf00      	nop
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	40020400 	.word	0x40020400

080041d8 <AnalogMux_ReadADC>:
/**
 * @brief Read the ADC value from the currently selected channel
 * @return ADC conversion result
 */
uint16_t AnalogMux_ReadADC(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
    uint16_t adcValue = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	80fb      	strh	r3, [r7, #6]

    // Start ADC conversion
    HAL_ADC_Start(&hadc1);
 80041e2:	480b      	ldr	r0, [pc, #44]	@ (8004210 <AnalogMux_ReadADC+0x38>)
 80041e4:	f000 fdf4 	bl	8004dd0 <HAL_ADC_Start>

    // Wait for conversion to complete (timeout after 100 cycles)
    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 80041e8:	2164      	movs	r1, #100	@ 0x64
 80041ea:	4809      	ldr	r0, [pc, #36]	@ (8004210 <AnalogMux_ReadADC+0x38>)
 80041ec:	f000 fef5 	bl	8004fda <HAL_ADC_PollForConversion>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d104      	bne.n	8004200 <AnalogMux_ReadADC+0x28>
    {
        // Read the converted value
        adcValue = HAL_ADC_GetValue(&hadc1);
 80041f6:	4806      	ldr	r0, [pc, #24]	@ (8004210 <AnalogMux_ReadADC+0x38>)
 80041f8:	f000 ff7a 	bl	80050f0 <HAL_ADC_GetValue>
 80041fc:	4603      	mov	r3, r0
 80041fe:	80fb      	strh	r3, [r7, #6]
    }

    // Stop ADC conversion
    HAL_ADC_Stop(&hadc1);
 8004200:	4803      	ldr	r0, [pc, #12]	@ (8004210 <AnalogMux_ReadADC+0x38>)
 8004202:	f000 feb7 	bl	8004f74 <HAL_ADC_Stop>

    return adcValue;
 8004206:	88fb      	ldrh	r3, [r7, #6]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3708      	adds	r7, #8
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	200002d8 	.word	0x200002d8

08004214 <AnalogMux_ReadChannel>:
 * @brief Read ADC value from a specific channel (selects channel then reads)
 * @param channel Channel number (0-15)
 * @return ADC conversion result
 */
uint16_t AnalogMux_ReadChannel(uint8_t channel)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	71fb      	strb	r3, [r7, #7]
    // Select the desired channel
    AnalogMux_SelectChannel(channel);
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	4618      	mov	r0, r3
 8004222:	f7ff ff7d 	bl	8004120 <AnalogMux_SelectChannel>

    // Allow settling time for the analog signal
    delayMicroseconds(5);
 8004226:	2005      	movs	r0, #5
 8004228:	f7fd fb0a 	bl	8001840 <delayMicroseconds>

    // Read and return the ADC value
    return AnalogMux_ReadADC();
 800422c:	f7ff ffd4 	bl	80041d8 <AnalogMux_ReadADC>
 8004230:	4603      	mov	r3, r0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
	...

0800423c <PCA9685_SetBit>:
  * @param  Bit: Bit position to modify (0-7)
  * @param  Value: Value to set (0 or 1)
  * @retval None
  */
void PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b088      	sub	sp, #32
 8004240:	af04      	add	r7, sp, #16
 8004242:	4603      	mov	r3, r0
 8004244:	71fb      	strb	r3, [r7, #7]
 8004246:	460b      	mov	r3, r1
 8004248:	71bb      	strb	r3, [r7, #6]
 800424a:	4613      	mov	r3, r2
 800424c:	717b      	strb	r3, [r7, #5]
  uint8_t readValue;
  // Read all 8 bits and set only one bit to 0/1 and write all 8 bits back
  HAL_I2C_Mem_Read(&hi2c2, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	b29a      	uxth	r2, r3
 8004252:	230a      	movs	r3, #10
 8004254:	9302      	str	r3, [sp, #8]
 8004256:	2301      	movs	r3, #1
 8004258:	9301      	str	r3, [sp, #4]
 800425a:	f107 030f 	add.w	r3, r7, #15
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	2301      	movs	r3, #1
 8004262:	2180      	movs	r1, #128	@ 0x80
 8004264:	4819      	ldr	r0, [pc, #100]	@ (80042cc <PCA9685_SetBit+0x90>)
 8004266:	f002 fd41 	bl	8006cec <HAL_I2C_Mem_Read>
  if (Value == 0)
 800426a:	797b      	ldrb	r3, [r7, #5]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d10d      	bne.n	800428c <PCA9685_SetBit+0x50>
    readValue &= ~(1 << Bit);
 8004270:	79bb      	ldrb	r3, [r7, #6]
 8004272:	2201      	movs	r2, #1
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	b25b      	sxtb	r3, r3
 800427a:	43db      	mvns	r3, r3
 800427c:	b25a      	sxtb	r2, r3
 800427e:	7bfb      	ldrb	r3, [r7, #15]
 8004280:	b25b      	sxtb	r3, r3
 8004282:	4013      	ands	r3, r2
 8004284:	b25b      	sxtb	r3, r3
 8004286:	b2db      	uxtb	r3, r3
 8004288:	73fb      	strb	r3, [r7, #15]
 800428a:	e00a      	b.n	80042a2 <PCA9685_SetBit+0x66>
  else
    readValue |= (1 << Bit);
 800428c:	79bb      	ldrb	r3, [r7, #6]
 800428e:	2201      	movs	r2, #1
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	b25a      	sxtb	r2, r3
 8004296:	7bfb      	ldrb	r3, [r7, #15]
 8004298:	b25b      	sxtb	r3, r3
 800429a:	4313      	orrs	r3, r2
 800429c:	b25b      	sxtb	r3, r3
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, Register, 1, &readValue, 1, 10);
 80042a2:	79fb      	ldrb	r3, [r7, #7]
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	230a      	movs	r3, #10
 80042a8:	9302      	str	r3, [sp, #8]
 80042aa:	2301      	movs	r3, #1
 80042ac:	9301      	str	r3, [sp, #4]
 80042ae:	f107 030f 	add.w	r3, r7, #15
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	2301      	movs	r3, #1
 80042b6:	2180      	movs	r1, #128	@ 0x80
 80042b8:	4804      	ldr	r0, [pc, #16]	@ (80042cc <PCA9685_SetBit+0x90>)
 80042ba:	f002 fc1d 	bl	8006af8 <HAL_I2C_Mem_Write>
  HAL_Delay(1);
 80042be:	2001      	movs	r0, #1
 80042c0:	f000 fd1e 	bl	8004d00 <HAL_Delay>
}
 80042c4:	bf00      	nop
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	20000374 	.word	0x20000374

080042d0 <PCA9685_SetPWMFrequency>:
  * @brief  Set PWM frequency (24Hz to 1526Hz)
  * @param  frequency: Desired PWM frequency in Hz
  * @retval None
  */
void PCA9685_SetPWMFrequency(uint16_t frequency)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af04      	add	r7, sp, #16
 80042d6:	4603      	mov	r3, r0
 80042d8:	80fb      	strh	r3, [r7, #6]
  uint8_t prescale;

  // Ensure frequency is within valid range
  if(frequency >= 1526)
 80042da:	88fb      	ldrh	r3, [r7, #6]
 80042dc:	f240 52f5 	movw	r2, #1525	@ 0x5f5
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d902      	bls.n	80042ea <PCA9685_SetPWMFrequency+0x1a>
    prescale = 0x03;  // Maximum frequency (1526Hz)
 80042e4:	2303      	movs	r3, #3
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	e00c      	b.n	8004304 <PCA9685_SetPWMFrequency+0x34>
  else if(frequency <= 24)
 80042ea:	88fb      	ldrh	r3, [r7, #6]
 80042ec:	2b18      	cmp	r3, #24
 80042ee:	d802      	bhi.n	80042f6 <PCA9685_SetPWMFrequency+0x26>
    prescale = 0xFF;  // Minimum frequency (24Hz)
 80042f0:	23ff      	movs	r3, #255	@ 0xff
 80042f2:	73fb      	strb	r3, [r7, #15]
 80042f4:	e006      	b.n	8004304 <PCA9685_SetPWMFrequency+0x34>
  else
    // Calculate prescale value based on 25MHz internal oscillator
    prescale = (uint8_t)(25000000 / (4096 * frequency));
 80042f6:	88fb      	ldrh	r3, [r7, #6]
 80042f8:	031b      	lsls	r3, r3, #12
 80042fa:	4a12      	ldr	r2, [pc, #72]	@ (8004344 <PCA9685_SetPWMFrequency+0x74>)
 80042fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8004300:	b2db      	uxtb	r3, r3
 8004302:	73fb      	strb	r3, [r7, #15]

  // Enter sleep mode before changing the frequency
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 1);
 8004304:	2201      	movs	r2, #1
 8004306:	2104      	movs	r1, #4
 8004308:	2000      	movs	r0, #0
 800430a:	f7ff ff97 	bl	800423c <PCA9685_SetBit>

  // Set the prescale value
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, PCA9685_PRE_SCALE, 1, &prescale, 1, 10);
 800430e:	230a      	movs	r3, #10
 8004310:	9302      	str	r3, [sp, #8]
 8004312:	2301      	movs	r3, #1
 8004314:	9301      	str	r3, [sp, #4]
 8004316:	f107 030f 	add.w	r3, r7, #15
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	2301      	movs	r3, #1
 800431e:	22fe      	movs	r2, #254	@ 0xfe
 8004320:	2180      	movs	r1, #128	@ 0x80
 8004322:	4809      	ldr	r0, [pc, #36]	@ (8004348 <PCA9685_SetPWMFrequency+0x78>)
 8004324:	f002 fbe8 	bl	8006af8 <HAL_I2C_Mem_Write>

  // Exit sleep mode
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 0);
 8004328:	2200      	movs	r2, #0
 800432a:	2104      	movs	r1, #4
 800432c:	2000      	movs	r0, #0
 800432e:	f7ff ff85 	bl	800423c <PCA9685_SetBit>

  // Restart all PWM channels
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, 1);
 8004332:	2201      	movs	r2, #1
 8004334:	2107      	movs	r1, #7
 8004336:	2000      	movs	r0, #0
 8004338:	f7ff ff80 	bl	800423c <PCA9685_SetBit>
}
 800433c:	bf00      	nop
 800433e:	3710      	adds	r7, #16
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	017d7840 	.word	0x017d7840
 8004348:	20000374 	.word	0x20000374

0800434c <PCA9685_Init>:
  * @brief  Initialize PCA9685 with specified frequency
  * @param  frequency: Desired PWM frequency in Hz
  * @retval None
  */
void PCA9685_Init(uint16_t frequency)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	80fb      	strh	r3, [r7, #6]
  // Set desired PWM frequency (usually 50Hz for standard servos)
  PCA9685_SetPWMFrequency(frequency);
 8004356:	88fb      	ldrh	r3, [r7, #6]
 8004358:	4618      	mov	r0, r3
 800435a:	f7ff ffb9 	bl	80042d0 <PCA9685_SetPWMFrequency>

  // Enable Auto-Increment for efficient register writing
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
 800435e:	2201      	movs	r2, #1
 8004360:	2105      	movs	r1, #5
 8004362:	2000      	movs	r0, #0
 8004364:	f7ff ff6a 	bl	800423c <PCA9685_SetBit>
}
 8004368:	bf00      	nop
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <PCA9685_SetPWM>:
  * @param  OnTime: Value between 0-4095 for ON time
  * @param  OffTime: Value between 0-4095 for OFF time
  * @retval None
  */
void PCA9685_SetPWM(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b088      	sub	sp, #32
 8004374:	af04      	add	r7, sp, #16
 8004376:	4603      	mov	r3, r0
 8004378:	71fb      	strb	r3, [r7, #7]
 800437a:	460b      	mov	r3, r1
 800437c:	80bb      	strh	r3, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	807b      	strh	r3, [r7, #2]
  uint8_t registerAddress;
  uint8_t pwm[4];

  // Calculate register address for the specified channel
  registerAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8004382:	79fb      	ldrb	r3, [r7, #7]
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	b2db      	uxtb	r3, r3
 8004388:	3306      	adds	r3, #6
 800438a:	73fb      	strb	r3, [r7, #15]

  // Prepare data bytes for ON and OFF times
  pwm[0] = OnTime & 0xFF;         // ON Low byte
 800438c:	88bb      	ldrh	r3, [r7, #4]
 800438e:	b2db      	uxtb	r3, r3
 8004390:	723b      	strb	r3, [r7, #8]
  pwm[1] = (OnTime >> 8) & 0xFF;  // ON High byte
 8004392:	88bb      	ldrh	r3, [r7, #4]
 8004394:	0a1b      	lsrs	r3, r3, #8
 8004396:	b29b      	uxth	r3, r3
 8004398:	b2db      	uxtb	r3, r3
 800439a:	727b      	strb	r3, [r7, #9]
  pwm[2] = OffTime & 0xFF;        // OFF Low byte
 800439c:	887b      	ldrh	r3, [r7, #2]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	72bb      	strb	r3, [r7, #10]
  pwm[3] = (OffTime >> 8) & 0xFF; // OFF High byte
 80043a2:	887b      	ldrh	r3, [r7, #2]
 80043a4:	0a1b      	lsrs	r3, r3, #8
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	72fb      	strb	r3, [r7, #11]

  // Write all 4 bytes in a single I2C transaction
  HAL_I2C_Mem_Write(&hi2c2, PCA9685_ADDRESS, registerAddress, 1, pwm, 4, 10);
 80043ac:	7bfb      	ldrb	r3, [r7, #15]
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	230a      	movs	r3, #10
 80043b2:	9302      	str	r3, [sp, #8]
 80043b4:	2304      	movs	r3, #4
 80043b6:	9301      	str	r3, [sp, #4]
 80043b8:	f107 0308 	add.w	r3, r7, #8
 80043bc:	9300      	str	r3, [sp, #0]
 80043be:	2301      	movs	r3, #1
 80043c0:	2180      	movs	r1, #128	@ 0x80
 80043c2:	4803      	ldr	r0, [pc, #12]	@ (80043d0 <PCA9685_SetPWM+0x60>)
 80043c4:	f002 fb98 	bl	8006af8 <HAL_I2C_Mem_Write>
}
 80043c8:	bf00      	nop
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000374 	.word	0x20000374
 80043d4:	00000000 	.word	0x00000000

080043d8 <PCA9685_SetServoAngle>:
  * @param  Channel: Channel number (0-15)
  * @param  Angle: Desired angle (0-180 degrees)
  * @retval None
  */
void PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	ed87 0a00 	vstr	s0, [r7]
 80043e4:	71fb      	strb	r3, [r7, #7]
  float pwmValue;

  // Limit angle to 0-180 range
  if (Angle < 0) Angle = 0;
 80043e6:	edd7 7a00 	vldr	s15, [r7]
 80043ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80043ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043f2:	d502      	bpl.n	80043fa <PCA9685_SetServoAngle+0x22>
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	603b      	str	r3, [r7, #0]
  if (Angle > 180) Angle = 180;
 80043fa:	edd7 7a00 	vldr	s15, [r7]
 80043fe:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8004488 <PCA9685_SetServoAngle+0xb0>
 8004402:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800440a:	dd01      	ble.n	8004410 <PCA9685_SetServoAngle+0x38>
 800440c:	4b1f      	ldr	r3, [pc, #124]	@ (800448c <PCA9685_SetServoAngle+0xb4>)
 800440e:	603b      	str	r3, [r7, #0]

  // Convert angle to PWM value
  // At 50Hz: 0 = 102.4 value (0.5ms), 180 = 511.9 value (2.5ms)
  pwmValue = (Angle * (511.9 - 102.4) / 180.0) + 102.4;
 8004410:	6838      	ldr	r0, [r7, #0]
 8004412:	f7fc f8b9 	bl	8000588 <__aeabi_f2d>
 8004416:	a318      	add	r3, pc, #96	@ (adr r3, 8004478 <PCA9685_SetServoAngle+0xa0>)
 8004418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441c:	f7fc f90c 	bl	8000638 <__aeabi_dmul>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4610      	mov	r0, r2
 8004426:	4619      	mov	r1, r3
 8004428:	f04f 0200 	mov.w	r2, #0
 800442c:	4b18      	ldr	r3, [pc, #96]	@ (8004490 <PCA9685_SetServoAngle+0xb8>)
 800442e:	f7fc fa2d 	bl	800088c <__aeabi_ddiv>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	4610      	mov	r0, r2
 8004438:	4619      	mov	r1, r3
 800443a:	a311      	add	r3, pc, #68	@ (adr r3, 8004480 <PCA9685_SetServoAngle+0xa8>)
 800443c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004440:	f7fb ff44 	bl	80002cc <__adddf3>
 8004444:	4602      	mov	r2, r0
 8004446:	460b      	mov	r3, r1
 8004448:	4610      	mov	r0, r2
 800444a:	4619      	mov	r1, r3
 800444c:	f7fc fbec 	bl	8000c28 <__aeabi_d2f>
 8004450:	4603      	mov	r3, r0
 8004452:	60fb      	str	r3, [r7, #12]

  // Set PWM with calculated value
  PCA9685_SetPWM(Channel, 0, (uint16_t)pwmValue);
 8004454:	edd7 7a03 	vldr	s15, [r7, #12]
 8004458:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800445c:	ee17 3a90 	vmov	r3, s15
 8004460:	b29a      	uxth	r2, r3
 8004462:	79fb      	ldrb	r3, [r7, #7]
 8004464:	2100      	movs	r1, #0
 8004466:	4618      	mov	r0, r3
 8004468:	f7ff ff82 	bl	8004370 <PCA9685_SetPWM>
}
 800446c:	bf00      	nop
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	f3af 8000 	nop.w
 8004478:	00000000 	.word	0x00000000
 800447c:	40799800 	.word	0x40799800
 8004480:	9999999a 	.word	0x9999999a
 8004484:	40599999 	.word	0x40599999
 8004488:	43340000 	.word	0x43340000
 800448c:	43340000 	.word	0x43340000
 8004490:	40668000 	.word	0x40668000

08004494 <Init_Display>:

#include "display.h"

char bufnum[7];

void Init_Display(){
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af02      	add	r7, sp, #8
	SSD1306_Init();
 800449a:	f000 f87b 	bl	8004594 <SSD1306_Init>
	SSD1306_DrawBitmap(0, 0, logo, 128, 64, 1);
 800449e:	2301      	movs	r3, #1
 80044a0:	9301      	str	r3, [sp, #4]
 80044a2:	2340      	movs	r3, #64	@ 0x40
 80044a4:	9300      	str	r3, [sp, #0]
 80044a6:	2380      	movs	r3, #128	@ 0x80
 80044a8:	4a04      	ldr	r2, [pc, #16]	@ (80044bc <Init_Display+0x28>)
 80044aa:	2100      	movs	r1, #0
 80044ac:	2000      	movs	r0, #0
 80044ae:	f000 fa9a 	bl	80049e6 <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 80044b2:	f000 f939 	bl	8004728 <SSD1306_UpdateScreen>
}
 80044b6:	bf00      	nop
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	0800e3a8 	.word	0x0800e3a8

080044c0 <display_text>:

    SSD1306_UpdateScreen(); // update screen
}


void display_text(const char *text, uint8_t x, uint8_t y) {
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b090      	sub	sp, #64	@ 0x40
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	460b      	mov	r3, r1
 80044ca:	70fb      	strb	r3, [r7, #3]
 80044cc:	4613      	mov	r3, r2
 80044ce:	70bb      	strb	r3, [r7, #2]
    char buffer[50];  // Adjust size based on your needs
    strncpy(buffer, text, sizeof(buffer) - 1);
 80044d0:	f107 030c 	add.w	r3, r7, #12
 80044d4:	2231      	movs	r2, #49	@ 0x31
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	4618      	mov	r0, r3
 80044da:	f007 fc42 	bl	800bd62 <strncpy>
    buffer[sizeof(buffer) - 1] = '\0';  // Ensure null-termination
 80044de:	2300      	movs	r3, #0
 80044e0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

    SSD1306_GotoXY(x, y); // Set cursor position
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	78ba      	ldrb	r2, [r7, #2]
 80044ea:	b292      	uxth	r2, r2
 80044ec:	4611      	mov	r1, r2
 80044ee:	4618      	mov	r0, r3
 80044f0:	f000 f9c0 	bl	8004874 <SSD1306_GotoXY>
    SSD1306_Puts(buffer, &Font_11x18, 1); // Display the text with the specified font
 80044f4:	f107 030c 	add.w	r3, r7, #12
 80044f8:	2201      	movs	r2, #1
 80044fa:	4905      	ldr	r1, [pc, #20]	@ (8004510 <display_text+0x50>)
 80044fc:	4618      	mov	r0, r3
 80044fe:	f000 fa4d 	bl	800499c <SSD1306_Puts>
    SSD1306_UpdateScreen(); // Refresh the screen to show the text
 8004502:	f000 f911 	bl	8004728 <SSD1306_UpdateScreen>
}
 8004506:	bf00      	nop
 8004508:	3740      	adds	r7, #64	@ 0x40
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	20000068 	.word	0x20000068

08004514 <display_clear>:

void display_clear(){
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8004518:	f000 facd 	bl	8004ab6 <SSD1306_Clear>
	SSD1306_UpdateScreen(); // update screen
 800451c:	f000 f904 	bl	8004728 <SSD1306_UpdateScreen>
}
 8004520:	bf00      	nop
 8004522:	bd80      	pop	{r7, pc}

08004524 <display_message>:

void display_message(const char *text, uint8_t x, uint8_t y){
 8004524:	b580      	push	{r7, lr}
 8004526:	b090      	sub	sp, #64	@ 0x40
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	460b      	mov	r3, r1
 800452e:	70fb      	strb	r3, [r7, #3]
 8004530:	4613      	mov	r3, r2
 8004532:	70bb      	strb	r3, [r7, #2]
	char buffer[50];  // Adjust size based on your needs
	strncpy(buffer, text, sizeof(buffer) - 1);
 8004534:	f107 030c 	add.w	r3, r7, #12
 8004538:	2231      	movs	r2, #49	@ 0x31
 800453a:	6879      	ldr	r1, [r7, #4]
 800453c:	4618      	mov	r0, r3
 800453e:	f007 fc10 	bl	800bd62 <strncpy>
	buffer[sizeof(buffer) - 1] = '\0';  // Ensure null-termination
 8004542:	2300      	movs	r3, #0
 8004544:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	SSD1306_GotoXY(x, y); // Set cursor position
 8004548:	78fb      	ldrb	r3, [r7, #3]
 800454a:	b29b      	uxth	r3, r3
 800454c:	78ba      	ldrb	r2, [r7, #2]
 800454e:	b292      	uxth	r2, r2
 8004550:	4611      	mov	r1, r2
 8004552:	4618      	mov	r0, r3
 8004554:	f000 f98e 	bl	8004874 <SSD1306_GotoXY>
	SSD1306_Puts(buffer, &Font_7x10, 1); // Display the text with the specified font
 8004558:	f107 030c 	add.w	r3, r7, #12
 800455c:	2201      	movs	r2, #1
 800455e:	4905      	ldr	r1, [pc, #20]	@ (8004574 <display_message+0x50>)
 8004560:	4618      	mov	r0, r3
 8004562:	f000 fa1b 	bl	800499c <SSD1306_Puts>
	SSD1306_UpdateScreen(); // Refresh the screen to show the text
 8004566:	f000 f8df 	bl	8004728 <SSD1306_UpdateScreen>
}
 800456a:	bf00      	nop
 800456c:	3740      	adds	r7, #64	@ 0x40
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	20000060 	.word	0x20000060

08004578 <display_headding>:

void display_headding(const char *text){
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
	display_text(text, 2, 3);
 8004580:	2203      	movs	r2, #3
 8004582:	2102      	movs	r1, #2
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7ff ff9b 	bl	80044c0 <display_text>
}
 800458a:	bf00      	nop
 800458c:	3708      	adds	r7, #8
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0

	i2c_mux_select(&mux, 0);
 800459a:	2100      	movs	r1, #0
 800459c:	485f      	ldr	r0, [pc, #380]	@ (800471c <SSD1306_Init+0x188>)
 800459e:	f7ff fd6b 	bl	8004078 <i2c_mux_select>

	/* Init I2C */
	ssd1306_I2C_Init();
 80045a2:	f000 fa91 	bl	8004ac8 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80045a6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80045aa:	2201      	movs	r2, #1
 80045ac:	2178      	movs	r1, #120	@ 0x78
 80045ae:	485c      	ldr	r0, [pc, #368]	@ (8004720 <SSD1306_Init+0x18c>)
 80045b0:	f002 fdce 	bl	8007150 <HAL_I2C_IsDeviceReady>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <SSD1306_Init+0x2a>
		/* Return false */
		return 0;
 80045ba:	2300      	movs	r3, #0
 80045bc:	e0a9      	b.n	8004712 <SSD1306_Init+0x17e>
	}

	/* A little delay */
	uint32_t p = 2500;
 80045be:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80045c2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80045c4:	e002      	b.n	80045cc <SSD1306_Init+0x38>
		p--;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	607b      	str	r3, [r7, #4]
	while(p>0)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f9      	bne.n	80045c6 <SSD1306_Init+0x32>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80045d2:	22ae      	movs	r2, #174	@ 0xae
 80045d4:	2100      	movs	r1, #0
 80045d6:	2078      	movs	r0, #120	@ 0x78
 80045d8:	f000 fafc 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80045dc:	2220      	movs	r2, #32
 80045de:	2100      	movs	r1, #0
 80045e0:	2078      	movs	r0, #120	@ 0x78
 80045e2:	f000 faf7 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80045e6:	2210      	movs	r2, #16
 80045e8:	2100      	movs	r1, #0
 80045ea:	2078      	movs	r0, #120	@ 0x78
 80045ec:	f000 faf2 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80045f0:	22b0      	movs	r2, #176	@ 0xb0
 80045f2:	2100      	movs	r1, #0
 80045f4:	2078      	movs	r0, #120	@ 0x78
 80045f6:	f000 faed 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80045fa:	22c8      	movs	r2, #200	@ 0xc8
 80045fc:	2100      	movs	r1, #0
 80045fe:	2078      	movs	r0, #120	@ 0x78
 8004600:	f000 fae8 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8004604:	2200      	movs	r2, #0
 8004606:	2100      	movs	r1, #0
 8004608:	2078      	movs	r0, #120	@ 0x78
 800460a:	f000 fae3 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800460e:	2210      	movs	r2, #16
 8004610:	2100      	movs	r1, #0
 8004612:	2078      	movs	r0, #120	@ 0x78
 8004614:	f000 fade 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8004618:	2240      	movs	r2, #64	@ 0x40
 800461a:	2100      	movs	r1, #0
 800461c:	2078      	movs	r0, #120	@ 0x78
 800461e:	f000 fad9 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8004622:	2281      	movs	r2, #129	@ 0x81
 8004624:	2100      	movs	r1, #0
 8004626:	2078      	movs	r0, #120	@ 0x78
 8004628:	f000 fad4 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800462c:	22ff      	movs	r2, #255	@ 0xff
 800462e:	2100      	movs	r1, #0
 8004630:	2078      	movs	r0, #120	@ 0x78
 8004632:	f000 facf 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8004636:	22a1      	movs	r2, #161	@ 0xa1
 8004638:	2100      	movs	r1, #0
 800463a:	2078      	movs	r0, #120	@ 0x78
 800463c:	f000 faca 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8004640:	22a6      	movs	r2, #166	@ 0xa6
 8004642:	2100      	movs	r1, #0
 8004644:	2078      	movs	r0, #120	@ 0x78
 8004646:	f000 fac5 	bl	8004bd4 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800464a:	22a8      	movs	r2, #168	@ 0xa8
 800464c:	2100      	movs	r1, #0
 800464e:	2078      	movs	r0, #120	@ 0x78
 8004650:	f000 fac0 	bl	8004bd4 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8004654:	223f      	movs	r2, #63	@ 0x3f
 8004656:	2100      	movs	r1, #0
 8004658:	2078      	movs	r0, #120	@ 0x78
 800465a:	f000 fabb 	bl	8004bd4 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800465e:	22a4      	movs	r2, #164	@ 0xa4
 8004660:	2100      	movs	r1, #0
 8004662:	2078      	movs	r0, #120	@ 0x78
 8004664:	f000 fab6 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8004668:	22d3      	movs	r2, #211	@ 0xd3
 800466a:	2100      	movs	r1, #0
 800466c:	2078      	movs	r0, #120	@ 0x78
 800466e:	f000 fab1 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8004672:	2200      	movs	r2, #0
 8004674:	2100      	movs	r1, #0
 8004676:	2078      	movs	r0, #120	@ 0x78
 8004678:	f000 faac 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800467c:	22d5      	movs	r2, #213	@ 0xd5
 800467e:	2100      	movs	r1, #0
 8004680:	2078      	movs	r0, #120	@ 0x78
 8004682:	f000 faa7 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8004686:	22f0      	movs	r2, #240	@ 0xf0
 8004688:	2100      	movs	r1, #0
 800468a:	2078      	movs	r0, #120	@ 0x78
 800468c:	f000 faa2 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8004690:	22d9      	movs	r2, #217	@ 0xd9
 8004692:	2100      	movs	r1, #0
 8004694:	2078      	movs	r0, #120	@ 0x78
 8004696:	f000 fa9d 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800469a:	2222      	movs	r2, #34	@ 0x22
 800469c:	2100      	movs	r1, #0
 800469e:	2078      	movs	r0, #120	@ 0x78
 80046a0:	f000 fa98 	bl	8004bd4 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80046a4:	22da      	movs	r2, #218	@ 0xda
 80046a6:	2100      	movs	r1, #0
 80046a8:	2078      	movs	r0, #120	@ 0x78
 80046aa:	f000 fa93 	bl	8004bd4 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 80046ae:	2212      	movs	r2, #18
 80046b0:	2100      	movs	r1, #0
 80046b2:	2078      	movs	r0, #120	@ 0x78
 80046b4:	f000 fa8e 	bl	8004bd4 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80046b8:	22db      	movs	r2, #219	@ 0xdb
 80046ba:	2100      	movs	r1, #0
 80046bc:	2078      	movs	r0, #120	@ 0x78
 80046be:	f000 fa89 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80046c2:	2220      	movs	r2, #32
 80046c4:	2100      	movs	r1, #0
 80046c6:	2078      	movs	r0, #120	@ 0x78
 80046c8:	f000 fa84 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80046cc:	228d      	movs	r2, #141	@ 0x8d
 80046ce:	2100      	movs	r1, #0
 80046d0:	2078      	movs	r0, #120	@ 0x78
 80046d2:	f000 fa7f 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80046d6:	2214      	movs	r2, #20
 80046d8:	2100      	movs	r1, #0
 80046da:	2078      	movs	r0, #120	@ 0x78
 80046dc:	f000 fa7a 	bl	8004bd4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80046e0:	22af      	movs	r2, #175	@ 0xaf
 80046e2:	2100      	movs	r1, #0
 80046e4:	2078      	movs	r0, #120	@ 0x78
 80046e6:	f000 fa75 	bl	8004bd4 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80046ea:	222e      	movs	r2, #46	@ 0x2e
 80046ec:	2100      	movs	r1, #0
 80046ee:	2078      	movs	r0, #120	@ 0x78
 80046f0:	f000 fa70 	bl	8004bd4 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80046f4:	2000      	movs	r0, #0
 80046f6:	f000 f845 	bl	8004784 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80046fa:	f000 f815 	bl	8004728 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80046fe:	4b09      	ldr	r3, [pc, #36]	@ (8004724 <SSD1306_Init+0x190>)
 8004700:	2200      	movs	r2, #0
 8004702:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8004704:	4b07      	ldr	r3, [pc, #28]	@ (8004724 <SSD1306_Init+0x190>)
 8004706:	2200      	movs	r2, #0
 8004708:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800470a:	4b06      	ldr	r3, [pc, #24]	@ (8004724 <SSD1306_Init+0x190>)
 800470c:	2201      	movs	r2, #1
 800470e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8004710:	2301      	movs	r3, #1
}
 8004712:	4618      	mov	r0, r3
 8004714:	3708      	adds	r7, #8
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	2000004c 	.word	0x2000004c
 8004720:	20000320 	.word	0x20000320
 8004724:	20000de4 	.word	0x20000de4

08004728 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800472e:	2300      	movs	r3, #0
 8004730:	71fb      	strb	r3, [r7, #7]
 8004732:	e01d      	b.n	8004770 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	3b50      	subs	r3, #80	@ 0x50
 8004738:	b2db      	uxtb	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	2100      	movs	r1, #0
 800473e:	2078      	movs	r0, #120	@ 0x78
 8004740:	f000 fa48 	bl	8004bd4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8004744:	2200      	movs	r2, #0
 8004746:	2100      	movs	r1, #0
 8004748:	2078      	movs	r0, #120	@ 0x78
 800474a:	f000 fa43 	bl	8004bd4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800474e:	2210      	movs	r2, #16
 8004750:	2100      	movs	r1, #0
 8004752:	2078      	movs	r0, #120	@ 0x78
 8004754:	f000 fa3e 	bl	8004bd4 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	01db      	lsls	r3, r3, #7
 800475c:	4a08      	ldr	r2, [pc, #32]	@ (8004780 <SSD1306_UpdateScreen+0x58>)
 800475e:	441a      	add	r2, r3
 8004760:	2380      	movs	r3, #128	@ 0x80
 8004762:	2140      	movs	r1, #64	@ 0x40
 8004764:	2078      	movs	r0, #120	@ 0x78
 8004766:	f000 f9c9 	bl	8004afc <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	3301      	adds	r3, #1
 800476e:	71fb      	strb	r3, [r7, #7]
 8004770:	79fb      	ldrb	r3, [r7, #7]
 8004772:	2b07      	cmp	r3, #7
 8004774:	d9de      	bls.n	8004734 <SSD1306_UpdateScreen+0xc>
	}
}
 8004776:	bf00      	nop
 8004778:	bf00      	nop
 800477a:	3708      	adds	r7, #8
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	200009e4 	.word	0x200009e4

08004784 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	4603      	mov	r3, r0
 800478c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800478e:	79fb      	ldrb	r3, [r7, #7]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d101      	bne.n	8004798 <SSD1306_Fill+0x14>
 8004794:	2300      	movs	r3, #0
 8004796:	e000      	b.n	800479a <SSD1306_Fill+0x16>
 8004798:	23ff      	movs	r3, #255	@ 0xff
 800479a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800479e:	4619      	mov	r1, r3
 80047a0:	4803      	ldr	r0, [pc, #12]	@ (80047b0 <SSD1306_Fill+0x2c>)
 80047a2:	f007 fad6 	bl	800bd52 <memset>
}
 80047a6:	bf00      	nop
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	200009e4 	.word	0x200009e4

080047b4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	4603      	mov	r3, r0
 80047bc:	80fb      	strh	r3, [r7, #6]
 80047be:	460b      	mov	r3, r1
 80047c0:	80bb      	strh	r3, [r7, #4]
 80047c2:	4613      	mov	r3, r2
 80047c4:	70fb      	strb	r3, [r7, #3]
	if (
 80047c6:	88fb      	ldrh	r3, [r7, #6]
 80047c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80047ca:	d848      	bhi.n	800485e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80047cc:	88bb      	ldrh	r3, [r7, #4]
 80047ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80047d0:	d845      	bhi.n	800485e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80047d2:	4b26      	ldr	r3, [pc, #152]	@ (800486c <SSD1306_DrawPixel+0xb8>)
 80047d4:	791b      	ldrb	r3, [r3, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d006      	beq.n	80047e8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80047da:	78fb      	ldrb	r3, [r7, #3]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	bf0c      	ite	eq
 80047e0:	2301      	moveq	r3, #1
 80047e2:	2300      	movne	r3, #0
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80047e8:	78fb      	ldrb	r3, [r7, #3]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d11a      	bne.n	8004824 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80047ee:	88fa      	ldrh	r2, [r7, #6]
 80047f0:	88bb      	ldrh	r3, [r7, #4]
 80047f2:	08db      	lsrs	r3, r3, #3
 80047f4:	b298      	uxth	r0, r3
 80047f6:	4603      	mov	r3, r0
 80047f8:	01db      	lsls	r3, r3, #7
 80047fa:	4413      	add	r3, r2
 80047fc:	4a1c      	ldr	r2, [pc, #112]	@ (8004870 <SSD1306_DrawPixel+0xbc>)
 80047fe:	5cd3      	ldrb	r3, [r2, r3]
 8004800:	b25a      	sxtb	r2, r3
 8004802:	88bb      	ldrh	r3, [r7, #4]
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	2101      	movs	r1, #1
 800480a:	fa01 f303 	lsl.w	r3, r1, r3
 800480e:	b25b      	sxtb	r3, r3
 8004810:	4313      	orrs	r3, r2
 8004812:	b259      	sxtb	r1, r3
 8004814:	88fa      	ldrh	r2, [r7, #6]
 8004816:	4603      	mov	r3, r0
 8004818:	01db      	lsls	r3, r3, #7
 800481a:	4413      	add	r3, r2
 800481c:	b2c9      	uxtb	r1, r1
 800481e:	4a14      	ldr	r2, [pc, #80]	@ (8004870 <SSD1306_DrawPixel+0xbc>)
 8004820:	54d1      	strb	r1, [r2, r3]
 8004822:	e01d      	b.n	8004860 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004824:	88fa      	ldrh	r2, [r7, #6]
 8004826:	88bb      	ldrh	r3, [r7, #4]
 8004828:	08db      	lsrs	r3, r3, #3
 800482a:	b298      	uxth	r0, r3
 800482c:	4603      	mov	r3, r0
 800482e:	01db      	lsls	r3, r3, #7
 8004830:	4413      	add	r3, r2
 8004832:	4a0f      	ldr	r2, [pc, #60]	@ (8004870 <SSD1306_DrawPixel+0xbc>)
 8004834:	5cd3      	ldrb	r3, [r2, r3]
 8004836:	b25a      	sxtb	r2, r3
 8004838:	88bb      	ldrh	r3, [r7, #4]
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	2101      	movs	r1, #1
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	b25b      	sxtb	r3, r3
 8004846:	43db      	mvns	r3, r3
 8004848:	b25b      	sxtb	r3, r3
 800484a:	4013      	ands	r3, r2
 800484c:	b259      	sxtb	r1, r3
 800484e:	88fa      	ldrh	r2, [r7, #6]
 8004850:	4603      	mov	r3, r0
 8004852:	01db      	lsls	r3, r3, #7
 8004854:	4413      	add	r3, r2
 8004856:	b2c9      	uxtb	r1, r1
 8004858:	4a05      	ldr	r2, [pc, #20]	@ (8004870 <SSD1306_DrawPixel+0xbc>)
 800485a:	54d1      	strb	r1, [r2, r3]
 800485c:	e000      	b.n	8004860 <SSD1306_DrawPixel+0xac>
		return;
 800485e:	bf00      	nop
	}
}
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	20000de4 	.word	0x20000de4
 8004870:	200009e4 	.word	0x200009e4

08004874 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	4603      	mov	r3, r0
 800487c:	460a      	mov	r2, r1
 800487e:	80fb      	strh	r3, [r7, #6]
 8004880:	4613      	mov	r3, r2
 8004882:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8004884:	4a05      	ldr	r2, [pc, #20]	@ (800489c <SSD1306_GotoXY+0x28>)
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800488a:	4a04      	ldr	r2, [pc, #16]	@ (800489c <SSD1306_GotoXY+0x28>)
 800488c:	88bb      	ldrh	r3, [r7, #4]
 800488e:	8053      	strh	r3, [r2, #2]
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	20000de4 	.word	0x20000de4

080048a0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	4603      	mov	r3, r0
 80048a8:	6039      	str	r1, [r7, #0]
 80048aa:	71fb      	strb	r3, [r7, #7]
 80048ac:	4613      	mov	r3, r2
 80048ae:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80048b0:	4b39      	ldr	r3, [pc, #228]	@ (8004998 <SSD1306_Putc+0xf8>)
 80048b2:	881b      	ldrh	r3, [r3, #0]
 80048b4:	461a      	mov	r2, r3
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	4413      	add	r3, r2
	if (
 80048bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80048be:	dc07      	bgt.n	80048d0 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80048c0:	4b35      	ldr	r3, [pc, #212]	@ (8004998 <SSD1306_Putc+0xf8>)
 80048c2:	885b      	ldrh	r3, [r3, #2]
 80048c4:	461a      	mov	r2, r3
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	785b      	ldrb	r3, [r3, #1]
 80048ca:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80048cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80048ce:	dd01      	ble.n	80048d4 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80048d0:	2300      	movs	r3, #0
 80048d2:	e05d      	b.n	8004990 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80048d4:	2300      	movs	r3, #0
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	e04b      	b.n	8004972 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	79fb      	ldrb	r3, [r7, #7]
 80048e0:	3b20      	subs	r3, #32
 80048e2:	6839      	ldr	r1, [r7, #0]
 80048e4:	7849      	ldrb	r1, [r1, #1]
 80048e6:	fb01 f303 	mul.w	r3, r1, r3
 80048ea:	4619      	mov	r1, r3
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	440b      	add	r3, r1
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	4413      	add	r3, r2
 80048f4:	881b      	ldrh	r3, [r3, #0]
 80048f6:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80048f8:	2300      	movs	r3, #0
 80048fa:	613b      	str	r3, [r7, #16]
 80048fc:	e030      	b.n	8004960 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	fa02 f303 	lsl.w	r3, r2, r3
 8004906:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d010      	beq.n	8004930 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800490e:	4b22      	ldr	r3, [pc, #136]	@ (8004998 <SSD1306_Putc+0xf8>)
 8004910:	881a      	ldrh	r2, [r3, #0]
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	b29b      	uxth	r3, r3
 8004916:	4413      	add	r3, r2
 8004918:	b298      	uxth	r0, r3
 800491a:	4b1f      	ldr	r3, [pc, #124]	@ (8004998 <SSD1306_Putc+0xf8>)
 800491c:	885a      	ldrh	r2, [r3, #2]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	b29b      	uxth	r3, r3
 8004922:	4413      	add	r3, r2
 8004924:	b29b      	uxth	r3, r3
 8004926:	79ba      	ldrb	r2, [r7, #6]
 8004928:	4619      	mov	r1, r3
 800492a:	f7ff ff43 	bl	80047b4 <SSD1306_DrawPixel>
 800492e:	e014      	b.n	800495a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8004930:	4b19      	ldr	r3, [pc, #100]	@ (8004998 <SSD1306_Putc+0xf8>)
 8004932:	881a      	ldrh	r2, [r3, #0]
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	b29b      	uxth	r3, r3
 8004938:	4413      	add	r3, r2
 800493a:	b298      	uxth	r0, r3
 800493c:	4b16      	ldr	r3, [pc, #88]	@ (8004998 <SSD1306_Putc+0xf8>)
 800493e:	885a      	ldrh	r2, [r3, #2]
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	b29b      	uxth	r3, r3
 8004944:	4413      	add	r3, r2
 8004946:	b299      	uxth	r1, r3
 8004948:	79bb      	ldrb	r3, [r7, #6]
 800494a:	2b00      	cmp	r3, #0
 800494c:	bf0c      	ite	eq
 800494e:	2301      	moveq	r3, #1
 8004950:	2300      	movne	r3, #0
 8004952:	b2db      	uxtb	r3, r3
 8004954:	461a      	mov	r2, r3
 8004956:	f7ff ff2d 	bl	80047b4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	3301      	adds	r3, #1
 800495e:	613b      	str	r3, [r7, #16]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	461a      	mov	r2, r3
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	4293      	cmp	r3, r2
 800496a:	d3c8      	bcc.n	80048fe <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	3301      	adds	r3, #1
 8004970:	617b      	str	r3, [r7, #20]
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	785b      	ldrb	r3, [r3, #1]
 8004976:	461a      	mov	r2, r3
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	4293      	cmp	r3, r2
 800497c:	d3ad      	bcc.n	80048da <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800497e:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <SSD1306_Putc+0xf8>)
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	7812      	ldrb	r2, [r2, #0]
 8004986:	4413      	add	r3, r2
 8004988:	b29a      	uxth	r2, r3
 800498a:	4b03      	ldr	r3, [pc, #12]	@ (8004998 <SSD1306_Putc+0xf8>)
 800498c:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 800498e:	79fb      	ldrb	r3, [r7, #7]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3718      	adds	r7, #24
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	20000de4 	.word	0x20000de4

0800499c <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	4613      	mov	r3, r2
 80049a8:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80049aa:	e012      	b.n	80049d2 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	79fa      	ldrb	r2, [r7, #7]
 80049b2:	68b9      	ldr	r1, [r7, #8]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff ff73 	bl	80048a0 <SSD1306_Putc>
 80049ba:	4603      	mov	r3, r0
 80049bc:	461a      	mov	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d002      	beq.n	80049cc <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	e008      	b.n	80049de <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	3301      	adds	r3, #1
 80049d0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1e8      	bne.n	80049ac <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	781b      	ldrb	r3, [r3, #0]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b086      	sub	sp, #24
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60ba      	str	r2, [r7, #8]
 80049ee:	461a      	mov	r2, r3
 80049f0:	4603      	mov	r3, r0
 80049f2:	81fb      	strh	r3, [r7, #14]
 80049f4:	460b      	mov	r3, r1
 80049f6:	81bb      	strh	r3, [r7, #12]
 80049f8:	4613      	mov	r3, r2
 80049fa:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80049fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a00:	3307      	adds	r3, #7
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	da00      	bge.n	8004a08 <SSD1306_DrawBitmap+0x22>
 8004a06:	3307      	adds	r3, #7
 8004a08:	10db      	asrs	r3, r3, #3
 8004a0a:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8004a10:	2300      	movs	r3, #0
 8004a12:	82bb      	strh	r3, [r7, #20]
 8004a14:	e044      	b.n	8004aa0 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8004a16:	2300      	movs	r3, #0
 8004a18:	827b      	strh	r3, [r7, #18]
 8004a1a:	e02f      	b.n	8004a7c <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8004a1c:	8a7b      	ldrh	r3, [r7, #18]
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8004a26:	7dfb      	ldrb	r3, [r7, #23]
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	75fb      	strb	r3, [r7, #23]
 8004a2c:	e012      	b.n	8004a54 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8004a2e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004a32:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004a36:	fb03 f202 	mul.w	r2, r3, r2
 8004a3a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	da00      	bge.n	8004a44 <SSD1306_DrawBitmap+0x5e>
 8004a42:	3307      	adds	r3, #7
 8004a44:	10db      	asrs	r3, r3, #3
 8004a46:	b21b      	sxth	r3, r3
 8004a48:	4413      	add	r3, r2
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	4413      	add	r3, r2
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8004a54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	da09      	bge.n	8004a70 <SSD1306_DrawBitmap+0x8a>
 8004a5c:	89fa      	ldrh	r2, [r7, #14]
 8004a5e:	8a7b      	ldrh	r3, [r7, #18]
 8004a60:	4413      	add	r3, r2
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	89b9      	ldrh	r1, [r7, #12]
 8004a66:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff fea2 	bl	80047b4 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8004a70:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	3301      	adds	r3, #1
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	827b      	strh	r3, [r7, #18]
 8004a7c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004a80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	dbc9      	blt.n	8004a1c <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8004a88:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	3301      	adds	r3, #1
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	82bb      	strh	r3, [r7, #20]
 8004a94:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	81bb      	strh	r3, [r7, #12]
 8004aa0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004aa4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	dbb4      	blt.n	8004a16 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8004aac:	bf00      	nop
 8004aae:	bf00      	nop
 8004ab0:	3718      	adds	r7, #24
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}

08004ab6 <SSD1306_Clear>:

void SSD1306_Clear (void)
{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8004aba:	2000      	movs	r0, #0
 8004abc:	f7ff fe62 	bl	8004784 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8004ac0:	f7ff fe32 	bl	8004728 <SSD1306_UpdateScreen>
}
 8004ac4:	bf00      	nop
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
	i2c_mux_select(&mux, 0);
 8004ace:	2100      	movs	r1, #0
 8004ad0:	4808      	ldr	r0, [pc, #32]	@ (8004af4 <ssd1306_I2C_Init+0x2c>)
 8004ad2:	f7ff fad1 	bl	8004078 <i2c_mux_select>
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8004ad6:	4b08      	ldr	r3, [pc, #32]	@ (8004af8 <ssd1306_I2C_Init+0x30>)
 8004ad8:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004ada:	e002      	b.n	8004ae2 <ssd1306_I2C_Init+0x1a>
		p--;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1f9      	bne.n	8004adc <ssd1306_I2C_Init+0x14>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8004ae8:	bf00      	nop
 8004aea:	bf00      	nop
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	2000004c 	.word	0x2000004c
 8004af8:	0003d090 	.word	0x0003d090

08004afc <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8004afc:	b590      	push	{r4, r7, lr}
 8004afe:	b0c7      	sub	sp, #284	@ 0x11c
 8004b00:	af02      	add	r7, sp, #8
 8004b02:	4604      	mov	r4, r0
 8004b04:	4608      	mov	r0, r1
 8004b06:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8004b0a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8004b0e:	600a      	str	r2, [r1, #0]
 8004b10:	4619      	mov	r1, r3
 8004b12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b16:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8004b1a:	4622      	mov	r2, r4
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b22:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8004b26:	4602      	mov	r2, r0
 8004b28:	701a      	strb	r2, [r3, #0]
 8004b2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004b32:	460a      	mov	r2, r1
 8004b34:	801a      	strh	r2, [r3, #0]
i2c_mux_select(&mux, 0);
 8004b36:	2100      	movs	r1, #0
 8004b38:	4824      	ldr	r0, [pc, #144]	@ (8004bcc <ssd1306_I2C_WriteMulti+0xd0>)
 8004b3a:	f7ff fa9d 	bl	8004078 <i2c_mux_select>
uint8_t dt[256];
dt[0] = reg;
 8004b3e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b46:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004b4a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8004b4e:	7812      	ldrb	r2, [r2, #0]
 8004b50:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8004b52:	2300      	movs	r3, #0
 8004b54:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8004b58:	e015      	b.n	8004b86 <ssd1306_I2C_WriteMulti+0x8a>
dt[i+1] = data[i];
 8004b5a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004b5e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004b62:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8004b66:	6812      	ldr	r2, [r2, #0]
 8004b68:	441a      	add	r2, r3
 8004b6a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004b6e:	3301      	adds	r3, #1
 8004b70:	7811      	ldrb	r1, [r2, #0]
 8004b72:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004b76:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8004b7a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8004b7c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004b80:	3301      	adds	r3, #1
 8004b82:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8004b86:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8004b90:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8004b94:	8812      	ldrh	r2, [r2, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d8df      	bhi.n	8004b5a <ssd1306_I2C_WriteMulti+0x5e>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8004b9a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004b9e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	b299      	uxth	r1, r3
 8004ba6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8004baa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004bae:	881b      	ldrh	r3, [r3, #0]
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	f107 020c 	add.w	r2, r7, #12
 8004bb8:	200a      	movs	r0, #10
 8004bba:	9000      	str	r0, [sp, #0]
 8004bbc:	4804      	ldr	r0, [pc, #16]	@ (8004bd0 <ssd1306_I2C_WriteMulti+0xd4>)
 8004bbe:	f001 fc6b 	bl	8006498 <HAL_I2C_Master_Transmit>
}
 8004bc2:	bf00      	nop
 8004bc4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd90      	pop	{r4, r7, pc}
 8004bcc:	2000004c 	.word	0x2000004c
 8004bd0:	20000320 	.word	0x20000320

08004bd4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af02      	add	r7, sp, #8
 8004bda:	4603      	mov	r3, r0
 8004bdc:	71fb      	strb	r3, [r7, #7]
 8004bde:	460b      	mov	r3, r1
 8004be0:	71bb      	strb	r3, [r7, #6]
 8004be2:	4613      	mov	r3, r2
 8004be4:	717b      	strb	r3, [r7, #5]
	i2c_mux_select(&mux, 0);
 8004be6:	2100      	movs	r1, #0
 8004be8:	480a      	ldr	r0, [pc, #40]	@ (8004c14 <ssd1306_I2C_Write+0x40>)
 8004bea:	f7ff fa45 	bl	8004078 <i2c_mux_select>
	uint8_t dt[2];
	dt[0] = reg;
 8004bee:	79bb      	ldrb	r3, [r7, #6]
 8004bf0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8004bf2:	797b      	ldrb	r3, [r7, #5]
 8004bf4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 8004bf6:	79fb      	ldrb	r3, [r7, #7]
 8004bf8:	b299      	uxth	r1, r3
 8004bfa:	f107 020c 	add.w	r2, r7, #12
 8004bfe:	230a      	movs	r3, #10
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	2302      	movs	r3, #2
 8004c04:	4804      	ldr	r0, [pc, #16]	@ (8004c18 <ssd1306_I2C_Write+0x44>)
 8004c06:	f001 fc47 	bl	8006498 <HAL_I2C_Master_Transmit>
}
 8004c0a:	bf00      	nop
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	2000004c 	.word	0x2000004c
 8004c18:	20000320 	.word	0x20000320

08004c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004c20:	4b0e      	ldr	r3, [pc, #56]	@ (8004c5c <HAL_Init+0x40>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a0d      	ldr	r2, [pc, #52]	@ (8004c5c <HAL_Init+0x40>)
 8004c26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <HAL_Init+0x40>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a0a      	ldr	r2, [pc, #40]	@ (8004c5c <HAL_Init+0x40>)
 8004c32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c38:	4b08      	ldr	r3, [pc, #32]	@ (8004c5c <HAL_Init+0x40>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a07      	ldr	r2, [pc, #28]	@ (8004c5c <HAL_Init+0x40>)
 8004c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c44:	2003      	movs	r0, #3
 8004c46:	f000 fd5f 	bl	8005708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c4a:	2000      	movs	r0, #0
 8004c4c:	f000 f808 	bl	8004c60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c50:	f7fe fca8 	bl	80035a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	40023c00 	.word	0x40023c00

08004c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c68:	4b12      	ldr	r3, [pc, #72]	@ (8004cb4 <HAL_InitTick+0x54>)
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	4b12      	ldr	r3, [pc, #72]	@ (8004cb8 <HAL_InitTick+0x58>)
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	4619      	mov	r1, r3
 8004c72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f000 fd77 	bl	8005772 <HAL_SYSTICK_Config>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e00e      	b.n	8004cac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b0f      	cmp	r3, #15
 8004c92:	d80a      	bhi.n	8004caa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c94:	2200      	movs	r2, #0
 8004c96:	6879      	ldr	r1, [r7, #4]
 8004c98:	f04f 30ff 	mov.w	r0, #4294967295
 8004c9c:	f000 fd3f 	bl	800571e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004ca0:	4a06      	ldr	r2, [pc, #24]	@ (8004cbc <HAL_InitTick+0x5c>)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	e000      	b.n	8004cac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3708      	adds	r7, #8
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	2000005c 	.word	0x2000005c
 8004cb8:	20000074 	.word	0x20000074
 8004cbc:	20000070 	.word	0x20000070

08004cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004cc4:	4b06      	ldr	r3, [pc, #24]	@ (8004ce0 <HAL_IncTick+0x20>)
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	4b06      	ldr	r3, [pc, #24]	@ (8004ce4 <HAL_IncTick+0x24>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4413      	add	r3, r2
 8004cd0:	4a04      	ldr	r2, [pc, #16]	@ (8004ce4 <HAL_IncTick+0x24>)
 8004cd2:	6013      	str	r3, [r2, #0]
}
 8004cd4:	bf00      	nop
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	20000074 	.word	0x20000074
 8004ce4:	20000dec 	.word	0x20000dec

08004ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  return uwTick;
 8004cec:	4b03      	ldr	r3, [pc, #12]	@ (8004cfc <HAL_GetTick+0x14>)
 8004cee:	681b      	ldr	r3, [r3, #0]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	20000dec 	.word	0x20000dec

08004d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004d08:	f7ff ffee 	bl	8004ce8 <HAL_GetTick>
 8004d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d18:	d005      	beq.n	8004d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8004d44 <HAL_Delay+0x44>)
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	461a      	mov	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	4413      	add	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004d26:	bf00      	nop
 8004d28:	f7ff ffde 	bl	8004ce8 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d8f7      	bhi.n	8004d28 <HAL_Delay+0x28>
  {
  }
}
 8004d38:	bf00      	nop
 8004d3a:	bf00      	nop
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	20000074 	.word	0x20000074

08004d48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d50:	2300      	movs	r3, #0
 8004d52:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d101      	bne.n	8004d5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e033      	b.n	8004dc6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d109      	bne.n	8004d7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7fe fc44 	bl	80035f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7e:	f003 0310 	and.w	r3, r3, #16
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d118      	bne.n	8004db8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004d8e:	f023 0302 	bic.w	r3, r3, #2
 8004d92:	f043 0202 	orr.w	r2, r3, #2
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fae8 	bl	8005370 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004daa:	f023 0303 	bic.w	r3, r3, #3
 8004dae:	f043 0201 	orr.w	r2, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	641a      	str	r2, [r3, #64]	@ 0x40
 8004db6:	e001      	b.n	8004dbc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
	...

08004dd0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d101      	bne.n	8004dea <HAL_ADC_Start+0x1a>
 8004de6:	2302      	movs	r3, #2
 8004de8:	e0b2      	b.n	8004f50 <HAL_ADC_Start+0x180>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d018      	beq.n	8004e32 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689a      	ldr	r2, [r3, #8]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0201 	orr.w	r2, r2, #1
 8004e0e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004e10:	4b52      	ldr	r3, [pc, #328]	@ (8004f5c <HAL_ADC_Start+0x18c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a52      	ldr	r2, [pc, #328]	@ (8004f60 <HAL_ADC_Start+0x190>)
 8004e16:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1a:	0c9a      	lsrs	r2, r3, #18
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	4413      	add	r3, r2
 8004e22:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004e24:	e002      	b.n	8004e2c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1f9      	bne.n	8004e26 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f003 0301 	and.w	r3, r3, #1
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d17a      	bne.n	8004f36 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e44:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004e48:	f023 0301 	bic.w	r3, r3, #1
 8004e4c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d007      	beq.n	8004e72 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e66:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004e6a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e7e:	d106      	bne.n	8004e8e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e84:	f023 0206 	bic.w	r2, r3, #6
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	645a      	str	r2, [r3, #68]	@ 0x44
 8004e8c:	e002      	b.n	8004e94 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e9c:	4b31      	ldr	r3, [pc, #196]	@ (8004f64 <HAL_ADC_Start+0x194>)
 8004e9e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004ea8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f003 031f 	and.w	r3, r3, #31
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d12a      	bne.n	8004f0c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a2b      	ldr	r2, [pc, #172]	@ (8004f68 <HAL_ADC_Start+0x198>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d015      	beq.n	8004eec <HAL_ADC_Start+0x11c>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a29      	ldr	r2, [pc, #164]	@ (8004f6c <HAL_ADC_Start+0x19c>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d105      	bne.n	8004ed6 <HAL_ADC_Start+0x106>
 8004eca:	4b26      	ldr	r3, [pc, #152]	@ (8004f64 <HAL_ADC_Start+0x194>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f003 031f 	and.w	r3, r3, #31
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00a      	beq.n	8004eec <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a25      	ldr	r2, [pc, #148]	@ (8004f70 <HAL_ADC_Start+0x1a0>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d136      	bne.n	8004f4e <HAL_ADC_Start+0x17e>
 8004ee0:	4b20      	ldr	r3, [pc, #128]	@ (8004f64 <HAL_ADC_Start+0x194>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f003 0310 	and.w	r3, r3, #16
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d130      	bne.n	8004f4e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d129      	bne.n	8004f4e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689a      	ldr	r2, [r3, #8]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004f08:	609a      	str	r2, [r3, #8]
 8004f0a:	e020      	b.n	8004f4e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a15      	ldr	r2, [pc, #84]	@ (8004f68 <HAL_ADC_Start+0x198>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d11b      	bne.n	8004f4e <HAL_ADC_Start+0x17e>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d114      	bne.n	8004f4e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004f32:	609a      	str	r2, [r3, #8]
 8004f34:	e00b      	b.n	8004f4e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f3a:	f043 0210 	orr.w	r2, r3, #16
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f46:	f043 0201 	orr.w	r2, r3, #1
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3714      	adds	r7, #20
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr
 8004f5c:	2000005c 	.word	0x2000005c
 8004f60:	431bde83 	.word	0x431bde83
 8004f64:	40012300 	.word	0x40012300
 8004f68:	40012000 	.word	0x40012000
 8004f6c:	40012100 	.word	0x40012100
 8004f70:	40012200 	.word	0x40012200

08004f74 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d101      	bne.n	8004f8a <HAL_ADC_Stop+0x16>
 8004f86:	2302      	movs	r3, #2
 8004f88:	e021      	b.n	8004fce <HAL_ADC_Stop+0x5a>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f022 0201 	bic.w	r2, r2, #1
 8004fa0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f003 0301 	and.w	r3, r3, #1
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d109      	bne.n	8004fc4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004fb8:	f023 0301 	bic.w	r3, r3, #1
 8004fbc:	f043 0201 	orr.w	r2, r3, #1
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b084      	sub	sp, #16
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
 8004fe2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ff6:	d113      	bne.n	8005020 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005002:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005006:	d10b      	bne.n	8005020 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500c:	f043 0220 	orr.w	r2, r3, #32
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e063      	b.n	80050e8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005020:	f7ff fe62 	bl	8004ce8 <HAL_GetTick>
 8005024:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005026:	e021      	b.n	800506c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502e:	d01d      	beq.n	800506c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d007      	beq.n	8005046 <HAL_ADC_PollForConversion+0x6c>
 8005036:	f7ff fe57 	bl	8004ce8 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	429a      	cmp	r2, r3
 8005044:	d212      	bcs.n	800506c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b02      	cmp	r3, #2
 8005052:	d00b      	beq.n	800506c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005058:	f043 0204 	orr.w	r2, r3, #4
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e03d      	b.n	80050e8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b02      	cmp	r3, #2
 8005078:	d1d6      	bne.n	8005028 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f06f 0212 	mvn.w	r2, #18
 8005082:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005088:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d123      	bne.n	80050e6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d11f      	bne.n	80050e6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ac:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d006      	beq.n	80050c2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d111      	bne.n	80050e6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d105      	bne.n	80050e6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050de:	f043 0201 	orr.w	r2, r3, #1
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3710      	adds	r7, #16
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80050fe:	4618      	mov	r0, r3
 8005100:	370c      	adds	r7, #12
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
	...

0800510c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005120:	2b01      	cmp	r3, #1
 8005122:	d101      	bne.n	8005128 <HAL_ADC_ConfigChannel+0x1c>
 8005124:	2302      	movs	r3, #2
 8005126:	e113      	b.n	8005350 <HAL_ADC_ConfigChannel+0x244>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b09      	cmp	r3, #9
 8005136:	d925      	bls.n	8005184 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68d9      	ldr	r1, [r3, #12]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	b29b      	uxth	r3, r3
 8005144:	461a      	mov	r2, r3
 8005146:	4613      	mov	r3, r2
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	4413      	add	r3, r2
 800514c:	3b1e      	subs	r3, #30
 800514e:	2207      	movs	r2, #7
 8005150:	fa02 f303 	lsl.w	r3, r2, r3
 8005154:	43da      	mvns	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	400a      	ands	r2, r1
 800515c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68d9      	ldr	r1, [r3, #12]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	b29b      	uxth	r3, r3
 800516e:	4618      	mov	r0, r3
 8005170:	4603      	mov	r3, r0
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	4403      	add	r3, r0
 8005176:	3b1e      	subs	r3, #30
 8005178:	409a      	lsls	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	60da      	str	r2, [r3, #12]
 8005182:	e022      	b.n	80051ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6919      	ldr	r1, [r3, #16]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	b29b      	uxth	r3, r3
 8005190:	461a      	mov	r2, r3
 8005192:	4613      	mov	r3, r2
 8005194:	005b      	lsls	r3, r3, #1
 8005196:	4413      	add	r3, r2
 8005198:	2207      	movs	r2, #7
 800519a:	fa02 f303 	lsl.w	r3, r2, r3
 800519e:	43da      	mvns	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	400a      	ands	r2, r1
 80051a6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6919      	ldr	r1, [r3, #16]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	4618      	mov	r0, r3
 80051ba:	4603      	mov	r3, r0
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	4403      	add	r3, r0
 80051c0:	409a      	lsls	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	2b06      	cmp	r3, #6
 80051d0:	d824      	bhi.n	800521c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	4613      	mov	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4413      	add	r3, r2
 80051e2:	3b05      	subs	r3, #5
 80051e4:	221f      	movs	r2, #31
 80051e6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ea:	43da      	mvns	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	400a      	ands	r2, r1
 80051f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	b29b      	uxth	r3, r3
 8005200:	4618      	mov	r0, r3
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	4613      	mov	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4413      	add	r3, r2
 800520c:	3b05      	subs	r3, #5
 800520e:	fa00 f203 	lsl.w	r2, r0, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	430a      	orrs	r2, r1
 8005218:	635a      	str	r2, [r3, #52]	@ 0x34
 800521a:	e04c      	b.n	80052b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	2b0c      	cmp	r3, #12
 8005222:	d824      	bhi.n	800526e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	685a      	ldr	r2, [r3, #4]
 800522e:	4613      	mov	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	3b23      	subs	r3, #35	@ 0x23
 8005236:	221f      	movs	r2, #31
 8005238:	fa02 f303 	lsl.w	r3, r2, r3
 800523c:	43da      	mvns	r2, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	400a      	ands	r2, r1
 8005244:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	b29b      	uxth	r3, r3
 8005252:	4618      	mov	r0, r3
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	4613      	mov	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4413      	add	r3, r2
 800525e:	3b23      	subs	r3, #35	@ 0x23
 8005260:	fa00 f203 	lsl.w	r2, r0, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	631a      	str	r2, [r3, #48]	@ 0x30
 800526c:	e023      	b.n	80052b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	685a      	ldr	r2, [r3, #4]
 8005278:	4613      	mov	r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	4413      	add	r3, r2
 800527e:	3b41      	subs	r3, #65	@ 0x41
 8005280:	221f      	movs	r2, #31
 8005282:	fa02 f303 	lsl.w	r3, r2, r3
 8005286:	43da      	mvns	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	400a      	ands	r2, r1
 800528e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	b29b      	uxth	r3, r3
 800529c:	4618      	mov	r0, r3
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	4613      	mov	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4413      	add	r3, r2
 80052a8:	3b41      	subs	r3, #65	@ 0x41
 80052aa:	fa00 f203 	lsl.w	r2, r0, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052b6:	4b29      	ldr	r3, [pc, #164]	@ (800535c <HAL_ADC_ConfigChannel+0x250>)
 80052b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a28      	ldr	r2, [pc, #160]	@ (8005360 <HAL_ADC_ConfigChannel+0x254>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d10f      	bne.n	80052e4 <HAL_ADC_ConfigChannel+0x1d8>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2b12      	cmp	r3, #18
 80052ca:	d10b      	bne.n	80052e4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005360 <HAL_ADC_ConfigChannel+0x254>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d12b      	bne.n	8005346 <HAL_ADC_ConfigChannel+0x23a>
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005364 <HAL_ADC_ConfigChannel+0x258>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d003      	beq.n	8005300 <HAL_ADC_ConfigChannel+0x1f4>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b11      	cmp	r3, #17
 80052fe:	d122      	bne.n	8005346 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a11      	ldr	r2, [pc, #68]	@ (8005364 <HAL_ADC_ConfigChannel+0x258>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d111      	bne.n	8005346 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005322:	4b11      	ldr	r3, [pc, #68]	@ (8005368 <HAL_ADC_ConfigChannel+0x25c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a11      	ldr	r2, [pc, #68]	@ (800536c <HAL_ADC_ConfigChannel+0x260>)
 8005328:	fba2 2303 	umull	r2, r3, r2, r3
 800532c:	0c9a      	lsrs	r2, r3, #18
 800532e:	4613      	mov	r3, r2
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4413      	add	r3, r2
 8005334:	005b      	lsls	r3, r3, #1
 8005336:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005338:	e002      	b.n	8005340 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	3b01      	subs	r3, #1
 800533e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1f9      	bne.n	800533a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	40012300 	.word	0x40012300
 8005360:	40012000 	.word	0x40012000
 8005364:	10000012 	.word	0x10000012
 8005368:	2000005c 	.word	0x2000005c
 800536c:	431bde83 	.word	0x431bde83

08005370 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005378:	4b79      	ldr	r3, [pc, #484]	@ (8005560 <ADC_Init+0x1f0>)
 800537a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	431a      	orrs	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6859      	ldr	r1, [r3, #4]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	021a      	lsls	r2, r3, #8
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80053c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6859      	ldr	r1, [r3, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	430a      	orrs	r2, r1
 80053da:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6899      	ldr	r1, [r3, #8]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68da      	ldr	r2, [r3, #12]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005402:	4a58      	ldr	r2, [pc, #352]	@ (8005564 <ADC_Init+0x1f4>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d022      	beq.n	800544e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689a      	ldr	r2, [r3, #8]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005416:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	6899      	ldr	r1, [r3, #8]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	430a      	orrs	r2, r1
 8005428:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	689a      	ldr	r2, [r3, #8]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005438:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	6899      	ldr	r1, [r3, #8]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	430a      	orrs	r2, r1
 800544a:	609a      	str	r2, [r3, #8]
 800544c:	e00f      	b.n	800546e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689a      	ldr	r2, [r3, #8]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800545c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	689a      	ldr	r2, [r3, #8]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800546c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0202 	bic.w	r2, r2, #2
 800547c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6899      	ldr	r1, [r3, #8]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	7e1b      	ldrb	r3, [r3, #24]
 8005488:	005a      	lsls	r2, r3, #1
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	430a      	orrs	r2, r1
 8005490:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d01b      	beq.n	80054d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054aa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685a      	ldr	r2, [r3, #4]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80054ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6859      	ldr	r1, [r3, #4]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c6:	3b01      	subs	r3, #1
 80054c8:	035a      	lsls	r2, r3, #13
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	605a      	str	r2, [r3, #4]
 80054d2:	e007      	b.n	80054e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054e2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80054f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	69db      	ldr	r3, [r3, #28]
 80054fe:	3b01      	subs	r3, #1
 8005500:	051a      	lsls	r2, r3, #20
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005518:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	6899      	ldr	r1, [r3, #8]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005526:	025a      	lsls	r2, r3, #9
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689a      	ldr	r2, [r3, #8]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800553e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	6899      	ldr	r1, [r3, #8]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	029a      	lsls	r2, r3, #10
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	430a      	orrs	r2, r1
 8005552:	609a      	str	r2, [r3, #8]
}
 8005554:	bf00      	nop
 8005556:	3714      	adds	r7, #20
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr
 8005560:	40012300 	.word	0x40012300
 8005564:	0f000001 	.word	0x0f000001

08005568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f003 0307 	and.w	r3, r3, #7
 8005576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005578:	4b0c      	ldr	r3, [pc, #48]	@ (80055ac <__NVIC_SetPriorityGrouping+0x44>)
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005584:	4013      	ands	r3, r2
 8005586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800559a:	4a04      	ldr	r2, [pc, #16]	@ (80055ac <__NVIC_SetPriorityGrouping+0x44>)
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	60d3      	str	r3, [r2, #12]
}
 80055a0:	bf00      	nop
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	e000ed00 	.word	0xe000ed00

080055b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80055b0:	b480      	push	{r7}
 80055b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80055b4:	4b04      	ldr	r3, [pc, #16]	@ (80055c8 <__NVIC_GetPriorityGrouping+0x18>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	0a1b      	lsrs	r3, r3, #8
 80055ba:	f003 0307 	and.w	r3, r3, #7
}
 80055be:	4618      	mov	r0, r3
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr
 80055c8:	e000ed00 	.word	0xe000ed00

080055cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	4603      	mov	r3, r0
 80055d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80055d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	db0b      	blt.n	80055f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	f003 021f 	and.w	r2, r3, #31
 80055e4:	4907      	ldr	r1, [pc, #28]	@ (8005604 <__NVIC_EnableIRQ+0x38>)
 80055e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	2001      	movs	r0, #1
 80055ee:	fa00 f202 	lsl.w	r2, r0, r2
 80055f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80055f6:	bf00      	nop
 80055f8:	370c      	adds	r7, #12
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	e000e100 	.word	0xe000e100

08005608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	4603      	mov	r3, r0
 8005610:	6039      	str	r1, [r7, #0]
 8005612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005618:	2b00      	cmp	r3, #0
 800561a:	db0a      	blt.n	8005632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	b2da      	uxtb	r2, r3
 8005620:	490c      	ldr	r1, [pc, #48]	@ (8005654 <__NVIC_SetPriority+0x4c>)
 8005622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005626:	0112      	lsls	r2, r2, #4
 8005628:	b2d2      	uxtb	r2, r2
 800562a:	440b      	add	r3, r1
 800562c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005630:	e00a      	b.n	8005648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	b2da      	uxtb	r2, r3
 8005636:	4908      	ldr	r1, [pc, #32]	@ (8005658 <__NVIC_SetPriority+0x50>)
 8005638:	79fb      	ldrb	r3, [r7, #7]
 800563a:	f003 030f 	and.w	r3, r3, #15
 800563e:	3b04      	subs	r3, #4
 8005640:	0112      	lsls	r2, r2, #4
 8005642:	b2d2      	uxtb	r2, r2
 8005644:	440b      	add	r3, r1
 8005646:	761a      	strb	r2, [r3, #24]
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	e000e100 	.word	0xe000e100
 8005658:	e000ed00 	.word	0xe000ed00

0800565c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800565c:	b480      	push	{r7}
 800565e:	b089      	sub	sp, #36	@ 0x24
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f003 0307 	and.w	r3, r3, #7
 800566e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f1c3 0307 	rsb	r3, r3, #7
 8005676:	2b04      	cmp	r3, #4
 8005678:	bf28      	it	cs
 800567a:	2304      	movcs	r3, #4
 800567c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	3304      	adds	r3, #4
 8005682:	2b06      	cmp	r3, #6
 8005684:	d902      	bls.n	800568c <NVIC_EncodePriority+0x30>
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	3b03      	subs	r3, #3
 800568a:	e000      	b.n	800568e <NVIC_EncodePriority+0x32>
 800568c:	2300      	movs	r3, #0
 800568e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005690:	f04f 32ff 	mov.w	r2, #4294967295
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	fa02 f303 	lsl.w	r3, r2, r3
 800569a:	43da      	mvns	r2, r3
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	401a      	ands	r2, r3
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056a4:	f04f 31ff 	mov.w	r1, #4294967295
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	fa01 f303 	lsl.w	r3, r1, r3
 80056ae:	43d9      	mvns	r1, r3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056b4:	4313      	orrs	r3, r2
         );
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3724      	adds	r7, #36	@ 0x24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
	...

080056c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	3b01      	subs	r3, #1
 80056d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056d4:	d301      	bcc.n	80056da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80056d6:	2301      	movs	r3, #1
 80056d8:	e00f      	b.n	80056fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80056da:	4a0a      	ldr	r2, [pc, #40]	@ (8005704 <SysTick_Config+0x40>)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	3b01      	subs	r3, #1
 80056e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80056e2:	210f      	movs	r1, #15
 80056e4:	f04f 30ff 	mov.w	r0, #4294967295
 80056e8:	f7ff ff8e 	bl	8005608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80056ec:	4b05      	ldr	r3, [pc, #20]	@ (8005704 <SysTick_Config+0x40>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80056f2:	4b04      	ldr	r3, [pc, #16]	@ (8005704 <SysTick_Config+0x40>)
 80056f4:	2207      	movs	r2, #7
 80056f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	e000e010 	.word	0xe000e010

08005708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7ff ff29 	bl	8005568 <__NVIC_SetPriorityGrouping>
}
 8005716:	bf00      	nop
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}

0800571e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800571e:	b580      	push	{r7, lr}
 8005720:	b086      	sub	sp, #24
 8005722:	af00      	add	r7, sp, #0
 8005724:	4603      	mov	r3, r0
 8005726:	60b9      	str	r1, [r7, #8]
 8005728:	607a      	str	r2, [r7, #4]
 800572a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800572c:	2300      	movs	r3, #0
 800572e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005730:	f7ff ff3e 	bl	80055b0 <__NVIC_GetPriorityGrouping>
 8005734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	68b9      	ldr	r1, [r7, #8]
 800573a:	6978      	ldr	r0, [r7, #20]
 800573c:	f7ff ff8e 	bl	800565c <NVIC_EncodePriority>
 8005740:	4602      	mov	r2, r0
 8005742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005746:	4611      	mov	r1, r2
 8005748:	4618      	mov	r0, r3
 800574a:	f7ff ff5d 	bl	8005608 <__NVIC_SetPriority>
}
 800574e:	bf00      	nop
 8005750:	3718      	adds	r7, #24
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b082      	sub	sp, #8
 800575a:	af00      	add	r7, sp, #0
 800575c:	4603      	mov	r3, r0
 800575e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005764:	4618      	mov	r0, r3
 8005766:	f7ff ff31 	bl	80055cc <__NVIC_EnableIRQ>
}
 800576a:	bf00      	nop
 800576c:	3708      	adds	r7, #8
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b082      	sub	sp, #8
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7ff ffa2 	bl	80056c4 <SysTick_Config>
 8005780:	4603      	mov	r3, r0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
	...

0800578c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005798:	f7ff faa6 	bl	8004ce8 <HAL_GetTick>
 800579c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d101      	bne.n	80057a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e099      	b.n	80058dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2202      	movs	r2, #2
 80057ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0201 	bic.w	r2, r2, #1
 80057c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057c8:	e00f      	b.n	80057ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80057ca:	f7ff fa8d 	bl	8004ce8 <HAL_GetTick>
 80057ce:	4602      	mov	r2, r0
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	2b05      	cmp	r3, #5
 80057d6:	d908      	bls.n	80057ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2220      	movs	r2, #32
 80057dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2203      	movs	r2, #3
 80057e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e078      	b.n	80058dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d1e8      	bne.n	80057ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	4b38      	ldr	r3, [pc, #224]	@ (80058e4 <HAL_DMA_Init+0x158>)
 8005804:	4013      	ands	r3, r2
 8005806:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005816:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800582e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	4313      	orrs	r3, r2
 800583a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005840:	2b04      	cmp	r3, #4
 8005842:	d107      	bne.n	8005854 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584c:	4313      	orrs	r3, r2
 800584e:	697a      	ldr	r2, [r7, #20]
 8005850:	4313      	orrs	r3, r2
 8005852:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	f023 0307 	bic.w	r3, r3, #7
 800586a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	4313      	orrs	r3, r2
 8005874:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587a:	2b04      	cmp	r3, #4
 800587c:	d117      	bne.n	80058ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	4313      	orrs	r3, r2
 8005886:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00e      	beq.n	80058ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 fa7b 	bl	8005d8c <DMA_CheckFifoParam>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d008      	beq.n	80058ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2240      	movs	r2, #64	@ 0x40
 80058a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80058aa:	2301      	movs	r3, #1
 80058ac:	e016      	b.n	80058dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 fa32 	bl	8005d20 <DMA_CalcBaseAndBitshift>
 80058bc:	4603      	mov	r3, r0
 80058be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058c4:	223f      	movs	r2, #63	@ 0x3f
 80058c6:	409a      	lsls	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	f010803f 	.word	0xf010803f

080058e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80058f6:	f7ff f9f7 	bl	8004ce8 <HAL_GetTick>
 80058fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b02      	cmp	r3, #2
 8005906:	d008      	beq.n	800591a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2280      	movs	r2, #128	@ 0x80
 800590c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e052      	b.n	80059c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f022 0216 	bic.w	r2, r2, #22
 8005928:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	695a      	ldr	r2, [r3, #20]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005938:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593e:	2b00      	cmp	r3, #0
 8005940:	d103      	bne.n	800594a <HAL_DMA_Abort+0x62>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005946:	2b00      	cmp	r3, #0
 8005948:	d007      	beq.n	800595a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 0208 	bic.w	r2, r2, #8
 8005958:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0201 	bic.w	r2, r2, #1
 8005968:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800596a:	e013      	b.n	8005994 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800596c:	f7ff f9bc 	bl	8004ce8 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b05      	cmp	r3, #5
 8005978:	d90c      	bls.n	8005994 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2220      	movs	r2, #32
 800597e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2203      	movs	r2, #3
 8005984:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e015      	b.n	80059c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0301 	and.w	r3, r3, #1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e4      	bne.n	800596c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059a6:	223f      	movs	r2, #63	@ 0x3f
 80059a8:	409a      	lsls	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d004      	beq.n	80059e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2280      	movs	r2, #128	@ 0x80
 80059e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e00c      	b.n	8005a00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2205      	movs	r2, #5
 80059ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 0201 	bic.w	r2, r2, #1
 80059fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a18:	4b8e      	ldr	r3, [pc, #568]	@ (8005c54 <HAL_DMA_IRQHandler+0x248>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a8e      	ldr	r2, [pc, #568]	@ (8005c58 <HAL_DMA_IRQHandler+0x24c>)
 8005a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a22:	0a9b      	lsrs	r3, r3, #10
 8005a24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a36:	2208      	movs	r2, #8
 8005a38:	409a      	lsls	r2, r3
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d01a      	beq.n	8005a78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0304 	and.w	r3, r3, #4
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d013      	beq.n	8005a78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f022 0204 	bic.w	r2, r2, #4
 8005a5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a64:	2208      	movs	r2, #8
 8005a66:	409a      	lsls	r2, r3
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a70:	f043 0201 	orr.w	r2, r3, #1
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	409a      	lsls	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4013      	ands	r3, r2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d012      	beq.n	8005aae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00b      	beq.n	8005aae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	409a      	lsls	r2, r3
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aa6:	f043 0202 	orr.w	r2, r3, #2
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab2:	2204      	movs	r2, #4
 8005ab4:	409a      	lsls	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d012      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0302 	and.w	r3, r3, #2
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00b      	beq.n	8005ae4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad0:	2204      	movs	r2, #4
 8005ad2:	409a      	lsls	r2, r3
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005adc:	f043 0204 	orr.w	r2, r3, #4
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ae8:	2210      	movs	r2, #16
 8005aea:	409a      	lsls	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	4013      	ands	r3, r2
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d043      	beq.n	8005b7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0308 	and.w	r3, r3, #8
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d03c      	beq.n	8005b7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b06:	2210      	movs	r2, #16
 8005b08:	409a      	lsls	r2, r3
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d018      	beq.n	8005b4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d108      	bne.n	8005b3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d024      	beq.n	8005b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	4798      	blx	r3
 8005b3a:	e01f      	b.n	8005b7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d01b      	beq.n	8005b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	4798      	blx	r3
 8005b4c:	e016      	b.n	8005b7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d107      	bne.n	8005b6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0208 	bic.w	r2, r2, #8
 8005b6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b80:	2220      	movs	r2, #32
 8005b82:	409a      	lsls	r2, r3
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	4013      	ands	r3, r2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 808f 	beq.w	8005cac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	f000 8087 	beq.w	8005cac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	409a      	lsls	r2, r3
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b05      	cmp	r3, #5
 8005bb4:	d136      	bne.n	8005c24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0216 	bic.w	r2, r2, #22
 8005bc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	695a      	ldr	r2, [r3, #20]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d103      	bne.n	8005be6 <HAL_DMA_IRQHandler+0x1da>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d007      	beq.n	8005bf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 0208 	bic.w	r2, r2, #8
 8005bf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bfa:	223f      	movs	r2, #63	@ 0x3f
 8005bfc:	409a      	lsls	r2, r3
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d07e      	beq.n	8005d18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	4798      	blx	r3
        }
        return;
 8005c22:	e079      	b.n	8005d18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d01d      	beq.n	8005c6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10d      	bne.n	8005c5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d031      	beq.n	8005cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	4798      	blx	r3
 8005c50:	e02c      	b.n	8005cac <HAL_DMA_IRQHandler+0x2a0>
 8005c52:	bf00      	nop
 8005c54:	2000005c 	.word	0x2000005c
 8005c58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d023      	beq.n	8005cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	4798      	blx	r3
 8005c6c:	e01e      	b.n	8005cac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d10f      	bne.n	8005c9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0210 	bic.w	r2, r2, #16
 8005c8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d003      	beq.n	8005cac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d032      	beq.n	8005d1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d022      	beq.n	8005d06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2205      	movs	r2, #5
 8005cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f022 0201 	bic.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	60bb      	str	r3, [r7, #8]
 8005cde:	697a      	ldr	r2, [r7, #20]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d307      	bcc.n	8005cf4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1f2      	bne.n	8005cd8 <HAL_DMA_IRQHandler+0x2cc>
 8005cf2:	e000      	b.n	8005cf6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005cf4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d005      	beq.n	8005d1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	4798      	blx	r3
 8005d16:	e000      	b.n	8005d1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005d18:	bf00      	nop
    }
  }
}
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	3b10      	subs	r3, #16
 8005d30:	4a14      	ldr	r2, [pc, #80]	@ (8005d84 <DMA_CalcBaseAndBitshift+0x64>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	091b      	lsrs	r3, r3, #4
 8005d38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005d3a:	4a13      	ldr	r2, [pc, #76]	@ (8005d88 <DMA_CalcBaseAndBitshift+0x68>)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	4413      	add	r3, r2
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	461a      	mov	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2b03      	cmp	r3, #3
 8005d4c:	d909      	bls.n	8005d62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005d56:	f023 0303 	bic.w	r3, r3, #3
 8005d5a:	1d1a      	adds	r2, r3, #4
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005d60:	e007      	b.n	8005d72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005d6a:	f023 0303 	bic.w	r3, r3, #3
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	aaaaaaab 	.word	0xaaaaaaab
 8005d88:	0800fc70 	.word	0x0800fc70

08005d8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d94:	2300      	movs	r3, #0
 8005d96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	699b      	ldr	r3, [r3, #24]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d11f      	bne.n	8005de6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	2b03      	cmp	r3, #3
 8005daa:	d856      	bhi.n	8005e5a <DMA_CheckFifoParam+0xce>
 8005dac:	a201      	add	r2, pc, #4	@ (adr r2, 8005db4 <DMA_CheckFifoParam+0x28>)
 8005dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db2:	bf00      	nop
 8005db4:	08005dc5 	.word	0x08005dc5
 8005db8:	08005dd7 	.word	0x08005dd7
 8005dbc:	08005dc5 	.word	0x08005dc5
 8005dc0:	08005e5b 	.word	0x08005e5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d046      	beq.n	8005e5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dd4:	e043      	b.n	8005e5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dda:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005dde:	d140      	bne.n	8005e62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005de4:	e03d      	b.n	8005e62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dee:	d121      	bne.n	8005e34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	2b03      	cmp	r3, #3
 8005df4:	d837      	bhi.n	8005e66 <DMA_CheckFifoParam+0xda>
 8005df6:	a201      	add	r2, pc, #4	@ (adr r2, 8005dfc <DMA_CheckFifoParam+0x70>)
 8005df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dfc:	08005e0d 	.word	0x08005e0d
 8005e00:	08005e13 	.word	0x08005e13
 8005e04:	08005e0d 	.word	0x08005e0d
 8005e08:	08005e25 	.word	0x08005e25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e10:	e030      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d025      	beq.n	8005e6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e22:	e022      	b.n	8005e6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005e2c:	d11f      	bne.n	8005e6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005e32:	e01c      	b.n	8005e6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d903      	bls.n	8005e42 <DMA_CheckFifoParam+0xb6>
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b03      	cmp	r3, #3
 8005e3e:	d003      	beq.n	8005e48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005e40:	e018      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	73fb      	strb	r3, [r7, #15]
      break;
 8005e46:	e015      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00e      	beq.n	8005e72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	73fb      	strb	r3, [r7, #15]
      break;
 8005e58:	e00b      	b.n	8005e72 <DMA_CheckFifoParam+0xe6>
      break;
 8005e5a:	bf00      	nop
 8005e5c:	e00a      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      break;
 8005e5e:	bf00      	nop
 8005e60:	e008      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      break;
 8005e62:	bf00      	nop
 8005e64:	e006      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      break;
 8005e66:	bf00      	nop
 8005e68:	e004      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      break;
 8005e6a:	bf00      	nop
 8005e6c:	e002      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      break;   
 8005e6e:	bf00      	nop
 8005e70:	e000      	b.n	8005e74 <DMA_CheckFifoParam+0xe8>
      break;
 8005e72:	bf00      	nop
    }
  } 
  
  return status; 
 8005e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3714      	adds	r7, #20
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop

08005e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b089      	sub	sp, #36	@ 0x24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005e92:	2300      	movs	r3, #0
 8005e94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005e96:	2300      	movs	r3, #0
 8005e98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	61fb      	str	r3, [r7, #28]
 8005e9e:	e165      	b.n	800616c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	f040 8154 	bne.w	8006166 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f003 0303 	and.w	r3, r3, #3
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d005      	beq.n	8005ed6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d130      	bne.n	8005f38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	2203      	movs	r2, #3
 8005ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee6:	43db      	mvns	r3, r3
 8005ee8:	69ba      	ldr	r2, [r7, #24]
 8005eea:	4013      	ands	r3, r2
 8005eec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	68da      	ldr	r2, [r3, #12]
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	fa02 f303 	lsl.w	r3, r2, r3
 8005f14:	43db      	mvns	r3, r3
 8005f16:	69ba      	ldr	r2, [r7, #24]
 8005f18:	4013      	ands	r3, r2
 8005f1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	091b      	lsrs	r3, r3, #4
 8005f22:	f003 0201 	and.w	r2, r3, #1
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	69ba      	ldr	r2, [r7, #24]
 8005f36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f003 0303 	and.w	r3, r3, #3
 8005f40:	2b03      	cmp	r3, #3
 8005f42:	d017      	beq.n	8005f74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	2203      	movs	r2, #3
 8005f50:	fa02 f303 	lsl.w	r3, r2, r3
 8005f54:	43db      	mvns	r3, r3
 8005f56:	69ba      	ldr	r2, [r7, #24]
 8005f58:	4013      	ands	r3, r2
 8005f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	689a      	ldr	r2, [r3, #8]
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	fa02 f303 	lsl.w	r3, r2, r3
 8005f68:	69ba      	ldr	r2, [r7, #24]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	69ba      	ldr	r2, [r7, #24]
 8005f72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f003 0303 	and.w	r3, r3, #3
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d123      	bne.n	8005fc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	08da      	lsrs	r2, r3, #3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	3208      	adds	r2, #8
 8005f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	f003 0307 	and.w	r3, r3, #7
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	220f      	movs	r2, #15
 8005f98:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9c:	43db      	mvns	r3, r3
 8005f9e:	69ba      	ldr	r2, [r7, #24]
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	691a      	ldr	r2, [r3, #16]
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	f003 0307 	and.w	r3, r3, #7
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb4:	69ba      	ldr	r2, [r7, #24]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	08da      	lsrs	r2, r3, #3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	3208      	adds	r2, #8
 8005fc2:	69b9      	ldr	r1, [r7, #24]
 8005fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	005b      	lsls	r3, r3, #1
 8005fd2:	2203      	movs	r2, #3
 8005fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	69ba      	ldr	r2, [r7, #24]
 8005fdc:	4013      	ands	r3, r2
 8005fde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	f003 0203 	and.w	r2, r3, #3
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	69ba      	ldr	r2, [r7, #24]
 8005ffa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006004:	2b00      	cmp	r3, #0
 8006006:	f000 80ae 	beq.w	8006166 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800600a:	2300      	movs	r3, #0
 800600c:	60fb      	str	r3, [r7, #12]
 800600e:	4b5d      	ldr	r3, [pc, #372]	@ (8006184 <HAL_GPIO_Init+0x300>)
 8006010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006012:	4a5c      	ldr	r2, [pc, #368]	@ (8006184 <HAL_GPIO_Init+0x300>)
 8006014:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006018:	6453      	str	r3, [r2, #68]	@ 0x44
 800601a:	4b5a      	ldr	r3, [pc, #360]	@ (8006184 <HAL_GPIO_Init+0x300>)
 800601c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006022:	60fb      	str	r3, [r7, #12]
 8006024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006026:	4a58      	ldr	r2, [pc, #352]	@ (8006188 <HAL_GPIO_Init+0x304>)
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	089b      	lsrs	r3, r3, #2
 800602c:	3302      	adds	r3, #2
 800602e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006032:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	f003 0303 	and.w	r3, r3, #3
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	220f      	movs	r2, #15
 800603e:	fa02 f303 	lsl.w	r3, r2, r3
 8006042:	43db      	mvns	r3, r3
 8006044:	69ba      	ldr	r2, [r7, #24]
 8006046:	4013      	ands	r3, r2
 8006048:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a4f      	ldr	r2, [pc, #316]	@ (800618c <HAL_GPIO_Init+0x308>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d025      	beq.n	800609e <HAL_GPIO_Init+0x21a>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a4e      	ldr	r2, [pc, #312]	@ (8006190 <HAL_GPIO_Init+0x30c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d01f      	beq.n	800609a <HAL_GPIO_Init+0x216>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a4d      	ldr	r2, [pc, #308]	@ (8006194 <HAL_GPIO_Init+0x310>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d019      	beq.n	8006096 <HAL_GPIO_Init+0x212>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a4c      	ldr	r2, [pc, #304]	@ (8006198 <HAL_GPIO_Init+0x314>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d013      	beq.n	8006092 <HAL_GPIO_Init+0x20e>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a4b      	ldr	r2, [pc, #300]	@ (800619c <HAL_GPIO_Init+0x318>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d00d      	beq.n	800608e <HAL_GPIO_Init+0x20a>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a4a      	ldr	r2, [pc, #296]	@ (80061a0 <HAL_GPIO_Init+0x31c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d007      	beq.n	800608a <HAL_GPIO_Init+0x206>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a49      	ldr	r2, [pc, #292]	@ (80061a4 <HAL_GPIO_Init+0x320>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d101      	bne.n	8006086 <HAL_GPIO_Init+0x202>
 8006082:	2306      	movs	r3, #6
 8006084:	e00c      	b.n	80060a0 <HAL_GPIO_Init+0x21c>
 8006086:	2307      	movs	r3, #7
 8006088:	e00a      	b.n	80060a0 <HAL_GPIO_Init+0x21c>
 800608a:	2305      	movs	r3, #5
 800608c:	e008      	b.n	80060a0 <HAL_GPIO_Init+0x21c>
 800608e:	2304      	movs	r3, #4
 8006090:	e006      	b.n	80060a0 <HAL_GPIO_Init+0x21c>
 8006092:	2303      	movs	r3, #3
 8006094:	e004      	b.n	80060a0 <HAL_GPIO_Init+0x21c>
 8006096:	2302      	movs	r3, #2
 8006098:	e002      	b.n	80060a0 <HAL_GPIO_Init+0x21c>
 800609a:	2301      	movs	r3, #1
 800609c:	e000      	b.n	80060a0 <HAL_GPIO_Init+0x21c>
 800609e:	2300      	movs	r3, #0
 80060a0:	69fa      	ldr	r2, [r7, #28]
 80060a2:	f002 0203 	and.w	r2, r2, #3
 80060a6:	0092      	lsls	r2, r2, #2
 80060a8:	4093      	lsls	r3, r2
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060b0:	4935      	ldr	r1, [pc, #212]	@ (8006188 <HAL_GPIO_Init+0x304>)
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	089b      	lsrs	r3, r3, #2
 80060b6:	3302      	adds	r3, #2
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80060be:	4b3a      	ldr	r3, [pc, #232]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	43db      	mvns	r3, r3
 80060c8:	69ba      	ldr	r2, [r7, #24]
 80060ca:	4013      	ands	r3, r2
 80060cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80060da:	69ba      	ldr	r2, [r7, #24]
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	4313      	orrs	r3, r2
 80060e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80060e2:	4a31      	ldr	r2, [pc, #196]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80060e8:	4b2f      	ldr	r3, [pc, #188]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	43db      	mvns	r3, r3
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	4013      	ands	r3, r2
 80060f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d003      	beq.n	800610c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	4313      	orrs	r3, r2
 800610a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800610c:	4a26      	ldr	r2, [pc, #152]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006112:	4b25      	ldr	r3, [pc, #148]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	43db      	mvns	r3, r3
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	4013      	ands	r3, r2
 8006120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	4313      	orrs	r3, r2
 8006134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006136:	4a1c      	ldr	r2, [pc, #112]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800613c:	4b1a      	ldr	r3, [pc, #104]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	43db      	mvns	r3, r3
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	4013      	ands	r3, r2
 800614a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	4313      	orrs	r3, r2
 800615e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006160:	4a11      	ldr	r2, [pc, #68]	@ (80061a8 <HAL_GPIO_Init+0x324>)
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	3301      	adds	r3, #1
 800616a:	61fb      	str	r3, [r7, #28]
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	2b0f      	cmp	r3, #15
 8006170:	f67f ae96 	bls.w	8005ea0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop
 8006178:	3724      	adds	r7, #36	@ 0x24
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40023800 	.word	0x40023800
 8006188:	40013800 	.word	0x40013800
 800618c:	40020000 	.word	0x40020000
 8006190:	40020400 	.word	0x40020400
 8006194:	40020800 	.word	0x40020800
 8006198:	40020c00 	.word	0x40020c00
 800619c:	40021000 	.word	0x40021000
 80061a0:	40021400 	.word	0x40021400
 80061a4:	40021800 	.word	0x40021800
 80061a8:	40013c00 	.word	0x40013c00

080061ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	807b      	strh	r3, [r7, #2]
 80061b8:	4613      	mov	r3, r2
 80061ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80061bc:	787b      	ldrb	r3, [r7, #1]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061c2:	887a      	ldrh	r2, [r7, #2]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80061c8:	e003      	b.n	80061d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80061ca:	887b      	ldrh	r3, [r7, #2]
 80061cc:	041a      	lsls	r2, r3, #16
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	619a      	str	r2, [r3, #24]
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
	...

080061e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80061ea:	4b08      	ldr	r3, [pc, #32]	@ (800620c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80061ec:	695a      	ldr	r2, [r3, #20]
 80061ee:	88fb      	ldrh	r3, [r7, #6]
 80061f0:	4013      	ands	r3, r2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d006      	beq.n	8006204 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80061f6:	4a05      	ldr	r2, [pc, #20]	@ (800620c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80061f8:	88fb      	ldrh	r3, [r7, #6]
 80061fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80061fc:	88fb      	ldrh	r3, [r7, #6]
 80061fe:	4618      	mov	r0, r3
 8006200:	f7fb f892 	bl	8001328 <HAL_GPIO_EXTI_Callback>
  }
}
 8006204:	bf00      	nop
 8006206:	3708      	adds	r7, #8
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40013c00 	.word	0x40013c00

08006210 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e12b      	b.n	800647a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d106      	bne.n	800623c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f7fd fa20 	bl	800367c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2224      	movs	r2, #36	@ 0x24
 8006240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f022 0201 	bic.w	r2, r2, #1
 8006252:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006262:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006272:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006274:	f001 fee0 	bl	8008038 <HAL_RCC_GetPCLK1Freq>
 8006278:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	4a81      	ldr	r2, [pc, #516]	@ (8006484 <HAL_I2C_Init+0x274>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d807      	bhi.n	8006294 <HAL_I2C_Init+0x84>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	4a80      	ldr	r2, [pc, #512]	@ (8006488 <HAL_I2C_Init+0x278>)
 8006288:	4293      	cmp	r3, r2
 800628a:	bf94      	ite	ls
 800628c:	2301      	movls	r3, #1
 800628e:	2300      	movhi	r3, #0
 8006290:	b2db      	uxtb	r3, r3
 8006292:	e006      	b.n	80062a2 <HAL_I2C_Init+0x92>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	4a7d      	ldr	r2, [pc, #500]	@ (800648c <HAL_I2C_Init+0x27c>)
 8006298:	4293      	cmp	r3, r2
 800629a:	bf94      	ite	ls
 800629c:	2301      	movls	r3, #1
 800629e:	2300      	movhi	r3, #0
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d001      	beq.n	80062aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e0e7      	b.n	800647a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	4a78      	ldr	r2, [pc, #480]	@ (8006490 <HAL_I2C_Init+0x280>)
 80062ae:	fba2 2303 	umull	r2, r3, r2, r3
 80062b2:	0c9b      	lsrs	r3, r3, #18
 80062b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	4a6a      	ldr	r2, [pc, #424]	@ (8006484 <HAL_I2C_Init+0x274>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d802      	bhi.n	80062e4 <HAL_I2C_Init+0xd4>
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	3301      	adds	r3, #1
 80062e2:	e009      	b.n	80062f8 <HAL_I2C_Init+0xe8>
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80062ea:	fb02 f303 	mul.w	r3, r2, r3
 80062ee:	4a69      	ldr	r2, [pc, #420]	@ (8006494 <HAL_I2C_Init+0x284>)
 80062f0:	fba2 2303 	umull	r2, r3, r2, r3
 80062f4:	099b      	lsrs	r3, r3, #6
 80062f6:	3301      	adds	r3, #1
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6812      	ldr	r2, [r2, #0]
 80062fc:	430b      	orrs	r3, r1
 80062fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800630a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	495c      	ldr	r1, [pc, #368]	@ (8006484 <HAL_I2C_Init+0x274>)
 8006314:	428b      	cmp	r3, r1
 8006316:	d819      	bhi.n	800634c <HAL_I2C_Init+0x13c>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	1e59      	subs	r1, r3, #1
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	fbb1 f3f3 	udiv	r3, r1, r3
 8006326:	1c59      	adds	r1, r3, #1
 8006328:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800632c:	400b      	ands	r3, r1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <HAL_I2C_Init+0x138>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	1e59      	subs	r1, r3, #1
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	005b      	lsls	r3, r3, #1
 800633c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006340:	3301      	adds	r3, #1
 8006342:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006346:	e051      	b.n	80063ec <HAL_I2C_Init+0x1dc>
 8006348:	2304      	movs	r3, #4
 800634a:	e04f      	b.n	80063ec <HAL_I2C_Init+0x1dc>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d111      	bne.n	8006378 <HAL_I2C_Init+0x168>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	1e58      	subs	r0, r3, #1
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6859      	ldr	r1, [r3, #4]
 800635c:	460b      	mov	r3, r1
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	440b      	add	r3, r1
 8006362:	fbb0 f3f3 	udiv	r3, r0, r3
 8006366:	3301      	adds	r3, #1
 8006368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800636c:	2b00      	cmp	r3, #0
 800636e:	bf0c      	ite	eq
 8006370:	2301      	moveq	r3, #1
 8006372:	2300      	movne	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	e012      	b.n	800639e <HAL_I2C_Init+0x18e>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	1e58      	subs	r0, r3, #1
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6859      	ldr	r1, [r3, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	440b      	add	r3, r1
 8006386:	0099      	lsls	r1, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	fbb0 f3f3 	udiv	r3, r0, r3
 800638e:	3301      	adds	r3, #1
 8006390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006394:	2b00      	cmp	r3, #0
 8006396:	bf0c      	ite	eq
 8006398:	2301      	moveq	r3, #1
 800639a:	2300      	movne	r3, #0
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <HAL_I2C_Init+0x196>
 80063a2:	2301      	movs	r3, #1
 80063a4:	e022      	b.n	80063ec <HAL_I2C_Init+0x1dc>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10e      	bne.n	80063cc <HAL_I2C_Init+0x1bc>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	1e58      	subs	r0, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6859      	ldr	r1, [r3, #4]
 80063b6:	460b      	mov	r3, r1
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	440b      	add	r3, r1
 80063bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80063c0:	3301      	adds	r3, #1
 80063c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063ca:	e00f      	b.n	80063ec <HAL_I2C_Init+0x1dc>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	1e58      	subs	r0, r3, #1
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6859      	ldr	r1, [r3, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	440b      	add	r3, r1
 80063da:	0099      	lsls	r1, r3, #2
 80063dc:	440b      	add	r3, r1
 80063de:	fbb0 f3f3 	udiv	r3, r0, r3
 80063e2:	3301      	adds	r3, #1
 80063e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	6809      	ldr	r1, [r1, #0]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	69da      	ldr	r2, [r3, #28]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	431a      	orrs	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800641a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	6911      	ldr	r1, [r2, #16]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	68d2      	ldr	r2, [r2, #12]
 8006426:	4311      	orrs	r1, r2
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	6812      	ldr	r2, [r2, #0]
 800642c:	430b      	orrs	r3, r1
 800642e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	695a      	ldr	r2, [r3, #20]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f042 0201 	orr.w	r2, r2, #1
 800645a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2220      	movs	r2, #32
 8006466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	000186a0 	.word	0x000186a0
 8006488:	001e847f 	.word	0x001e847f
 800648c:	003d08ff 	.word	0x003d08ff
 8006490:	431bde83 	.word	0x431bde83
 8006494:	10624dd3 	.word	0x10624dd3

08006498 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b088      	sub	sp, #32
 800649c:	af02      	add	r7, sp, #8
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	607a      	str	r2, [r7, #4]
 80064a2:	461a      	mov	r2, r3
 80064a4:	460b      	mov	r3, r1
 80064a6:	817b      	strh	r3, [r7, #10]
 80064a8:	4613      	mov	r3, r2
 80064aa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80064ac:	f7fe fc1c 	bl	8004ce8 <HAL_GetTick>
 80064b0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	f040 80e0 	bne.w	8006680 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	9300      	str	r3, [sp, #0]
 80064c4:	2319      	movs	r3, #25
 80064c6:	2201      	movs	r2, #1
 80064c8:	4970      	ldr	r1, [pc, #448]	@ (800668c <HAL_I2C_Master_Transmit+0x1f4>)
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f001 fa3c 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80064d6:	2302      	movs	r3, #2
 80064d8:	e0d3      	b.n	8006682 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d101      	bne.n	80064e8 <HAL_I2C_Master_Transmit+0x50>
 80064e4:	2302      	movs	r3, #2
 80064e6:	e0cc      	b.n	8006682 <HAL_I2C_Master_Transmit+0x1ea>
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d007      	beq.n	800650e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f042 0201 	orr.w	r2, r2, #1
 800650c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800651c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2221      	movs	r2, #33	@ 0x21
 8006522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2210      	movs	r2, #16
 800652a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	893a      	ldrh	r2, [r7, #8]
 800653e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006544:	b29a      	uxth	r2, r3
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	4a50      	ldr	r2, [pc, #320]	@ (8006690 <HAL_I2C_Master_Transmit+0x1f8>)
 800654e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006550:	8979      	ldrh	r1, [r7, #10]
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	6a3a      	ldr	r2, [r7, #32]
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f000 ff28 	bl	80073ac <I2C_MasterRequestWrite>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d001      	beq.n	8006566 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e08d      	b.n	8006682 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006566:	2300      	movs	r3, #0
 8006568:	613b      	str	r3, [r7, #16]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	613b      	str	r3, [r7, #16]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	699b      	ldr	r3, [r3, #24]
 8006578:	613b      	str	r3, [r7, #16]
 800657a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800657c:	e066      	b.n	800664c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	6a39      	ldr	r1, [r7, #32]
 8006582:	68f8      	ldr	r0, [r7, #12]
 8006584:	f001 fafa 	bl	8007b7c <I2C_WaitOnTXEFlagUntilTimeout>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00d      	beq.n	80065aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006592:	2b04      	cmp	r3, #4
 8006594:	d107      	bne.n	80065a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e06b      	b.n	8006682 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ae:	781a      	ldrb	r2, [r3, #0]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ba:	1c5a      	adds	r2, r3, #1
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	3b01      	subs	r3, #1
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065d2:	3b01      	subs	r3, #1
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	695b      	ldr	r3, [r3, #20]
 80065e0:	f003 0304 	and.w	r3, r3, #4
 80065e4:	2b04      	cmp	r3, #4
 80065e6:	d11b      	bne.n	8006620 <HAL_I2C_Master_Transmit+0x188>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d017      	beq.n	8006620 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f4:	781a      	ldrb	r2, [r3, #0]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006600:	1c5a      	adds	r2, r3, #1
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800660a:	b29b      	uxth	r3, r3
 800660c:	3b01      	subs	r3, #1
 800660e:	b29a      	uxth	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006618:	3b01      	subs	r3, #1
 800661a:	b29a      	uxth	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	6a39      	ldr	r1, [r7, #32]
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f001 faf1 	bl	8007c0c <I2C_WaitOnBTFFlagUntilTimeout>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00d      	beq.n	800664c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006634:	2b04      	cmp	r3, #4
 8006636:	d107      	bne.n	8006648 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006646:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e01a      	b.n	8006682 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006650:	2b00      	cmp	r3, #0
 8006652:	d194      	bne.n	800657e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006662:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2220      	movs	r2, #32
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800667c:	2300      	movs	r3, #0
 800667e:	e000      	b.n	8006682 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006680:	2302      	movs	r3, #2
  }
}
 8006682:	4618      	mov	r0, r3
 8006684:	3718      	adds	r7, #24
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	00100002 	.word	0x00100002
 8006690:	ffff0000 	.word	0xffff0000

08006694 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b08c      	sub	sp, #48	@ 0x30
 8006698:	af02      	add	r7, sp, #8
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	607a      	str	r2, [r7, #4]
 800669e:	461a      	mov	r2, r3
 80066a0:	460b      	mov	r3, r1
 80066a2:	817b      	strh	r3, [r7, #10]
 80066a4:	4613      	mov	r3, r2
 80066a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80066a8:	f7fe fb1e 	bl	8004ce8 <HAL_GetTick>
 80066ac:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b20      	cmp	r3, #32
 80066b8:	f040 8217 	bne.w	8006aea <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	2319      	movs	r3, #25
 80066c2:	2201      	movs	r2, #1
 80066c4:	497c      	ldr	r1, [pc, #496]	@ (80068b8 <HAL_I2C_Master_Receive+0x224>)
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f001 f93e 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d001      	beq.n	80066d6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80066d2:	2302      	movs	r3, #2
 80066d4:	e20a      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d101      	bne.n	80066e4 <HAL_I2C_Master_Receive+0x50>
 80066e0:	2302      	movs	r3, #2
 80066e2:	e203      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d007      	beq.n	800670a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f042 0201 	orr.w	r2, r2, #1
 8006708:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006718:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2222      	movs	r2, #34	@ 0x22
 800671e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2210      	movs	r2, #16
 8006726:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	893a      	ldrh	r2, [r7, #8]
 800673a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	4a5c      	ldr	r2, [pc, #368]	@ (80068bc <HAL_I2C_Master_Receive+0x228>)
 800674a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800674c:	8979      	ldrh	r1, [r7, #10]
 800674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 feac 	bl	80074b0 <I2C_MasterRequestRead>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e1c4      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006766:	2b00      	cmp	r3, #0
 8006768:	d113      	bne.n	8006792 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800676a:	2300      	movs	r3, #0
 800676c:	623b      	str	r3, [r7, #32]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	695b      	ldr	r3, [r3, #20]
 8006774:	623b      	str	r3, [r7, #32]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	699b      	ldr	r3, [r3, #24]
 800677c:	623b      	str	r3, [r7, #32]
 800677e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800678e:	601a      	str	r2, [r3, #0]
 8006790:	e198      	b.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006796:	2b01      	cmp	r3, #1
 8006798:	d11b      	bne.n	80067d2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067aa:	2300      	movs	r3, #0
 80067ac:	61fb      	str	r3, [r7, #28]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	695b      	ldr	r3, [r3, #20]
 80067b4:	61fb      	str	r3, [r7, #28]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	61fb      	str	r3, [r7, #28]
 80067be:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067ce:	601a      	str	r2, [r3, #0]
 80067d0:	e178      	b.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d11b      	bne.n	8006812 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067e8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067fa:	2300      	movs	r3, #0
 80067fc:	61bb      	str	r3, [r7, #24]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	61bb      	str	r3, [r7, #24]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	699b      	ldr	r3, [r3, #24]
 800680c:	61bb      	str	r3, [r7, #24]
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	e158      	b.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006820:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006822:	2300      	movs	r3, #0
 8006824:	617b      	str	r3, [r7, #20]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	617b      	str	r3, [r7, #20]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	617b      	str	r3, [r7, #20]
 8006836:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006838:	e144      	b.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800683e:	2b03      	cmp	r3, #3
 8006840:	f200 80f1 	bhi.w	8006a26 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006848:	2b01      	cmp	r3, #1
 800684a:	d123      	bne.n	8006894 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800684c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800684e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f001 fa23 	bl	8007c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e145      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691a      	ldr	r2, [r3, #16]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006872:	1c5a      	adds	r2, r3, #1
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800687c:	3b01      	subs	r3, #1
 800687e:	b29a      	uxth	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006888:	b29b      	uxth	r3, r3
 800688a:	3b01      	subs	r3, #1
 800688c:	b29a      	uxth	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006892:	e117      	b.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006898:	2b02      	cmp	r3, #2
 800689a:	d14e      	bne.n	800693a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800689c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689e:	9300      	str	r3, [sp, #0]
 80068a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a2:	2200      	movs	r2, #0
 80068a4:	4906      	ldr	r1, [pc, #24]	@ (80068c0 <HAL_I2C_Master_Receive+0x22c>)
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f001 f84e 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d008      	beq.n	80068c4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e11a      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
 80068b6:	bf00      	nop
 80068b8:	00100002 	.word	0x00100002
 80068bc:	ffff0000 	.word	0xffff0000
 80068c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	691a      	ldr	r2, [r3, #16]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068de:	b2d2      	uxtb	r2, r2
 80068e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e6:	1c5a      	adds	r2, r3, #1
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068f0:	3b01      	subs	r3, #1
 80068f2:	b29a      	uxth	r2, r3
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	3b01      	subs	r3, #1
 8006900:	b29a      	uxth	r2, r3
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	691a      	ldr	r2, [r3, #16]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006910:	b2d2      	uxtb	r2, r2
 8006912:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006918:	1c5a      	adds	r2, r3, #1
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006922:	3b01      	subs	r3, #1
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800692e:	b29b      	uxth	r3, r3
 8006930:	3b01      	subs	r3, #1
 8006932:	b29a      	uxth	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006938:	e0c4      	b.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800693a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693c:	9300      	str	r3, [sp, #0]
 800693e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006940:	2200      	movs	r2, #0
 8006942:	496c      	ldr	r1, [pc, #432]	@ (8006af4 <HAL_I2C_Master_Receive+0x460>)
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 ffff 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d001      	beq.n	8006954 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e0cb      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006962:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	691a      	ldr	r2, [r3, #16]
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800696e:	b2d2      	uxtb	r2, r2
 8006970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006976:	1c5a      	adds	r2, r3, #1
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006980:	3b01      	subs	r3, #1
 8006982:	b29a      	uxth	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800698c:	b29b      	uxth	r3, r3
 800698e:	3b01      	subs	r3, #1
 8006990:	b29a      	uxth	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699c:	2200      	movs	r2, #0
 800699e:	4955      	ldr	r1, [pc, #340]	@ (8006af4 <HAL_I2C_Master_Receive+0x460>)
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 ffd1 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e09d      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	691a      	ldr	r2, [r3, #16]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ca:	b2d2      	uxtb	r2, r2
 80069cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069dc:	3b01      	subs	r3, #1
 80069de:	b29a      	uxth	r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	3b01      	subs	r3, #1
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	691a      	ldr	r2, [r3, #16]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fc:	b2d2      	uxtb	r2, r2
 80069fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a04:	1c5a      	adds	r2, r3, #1
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	b29a      	uxth	r2, r3
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a24:	e04e      	b.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006a2a:	68f8      	ldr	r0, [r7, #12]
 8006a2c:	f001 f936 	bl	8007c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e058      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	691a      	ldr	r2, [r3, #16]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a44:	b2d2      	uxtb	r2, r2
 8006a46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a56:	3b01      	subs	r3, #1
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	3b01      	subs	r3, #1
 8006a66:	b29a      	uxth	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	695b      	ldr	r3, [r3, #20]
 8006a72:	f003 0304 	and.w	r3, r3, #4
 8006a76:	2b04      	cmp	r3, #4
 8006a78:	d124      	bne.n	8006ac4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a7e:	2b03      	cmp	r3, #3
 8006a80:	d107      	bne.n	8006a92 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a90:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	691a      	ldr	r2, [r3, #16]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9c:	b2d2      	uxtb	r2, r2
 8006a9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa4:	1c5a      	adds	r2, r3, #1
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	3b01      	subs	r3, #1
 8006abe:	b29a      	uxth	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f47f aeb6 	bne.w	800683a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2220      	movs	r2, #32
 8006ad2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	e000      	b.n	8006aec <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006aea:	2302      	movs	r3, #2
  }
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3728      	adds	r7, #40	@ 0x28
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	00010004 	.word	0x00010004

08006af8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b088      	sub	sp, #32
 8006afc:	af02      	add	r7, sp, #8
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	4608      	mov	r0, r1
 8006b02:	4611      	mov	r1, r2
 8006b04:	461a      	mov	r2, r3
 8006b06:	4603      	mov	r3, r0
 8006b08:	817b      	strh	r3, [r7, #10]
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	813b      	strh	r3, [r7, #8]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b12:	f7fe f8e9 	bl	8004ce8 <HAL_GetTick>
 8006b16:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	2b20      	cmp	r3, #32
 8006b22:	f040 80d9 	bne.w	8006cd8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	9300      	str	r3, [sp, #0]
 8006b2a:	2319      	movs	r3, #25
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	496d      	ldr	r1, [pc, #436]	@ (8006ce4 <HAL_I2C_Mem_Write+0x1ec>)
 8006b30:	68f8      	ldr	r0, [r7, #12]
 8006b32:	f000 ff09 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d001      	beq.n	8006b40 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	e0cc      	b.n	8006cda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d101      	bne.n	8006b4e <HAL_I2C_Mem_Write+0x56>
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	e0c5      	b.n	8006cda <HAL_I2C_Mem_Write+0x1e2>
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0301 	and.w	r3, r3, #1
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d007      	beq.n	8006b74 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0201 	orr.w	r2, r2, #1
 8006b72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2221      	movs	r2, #33	@ 0x21
 8006b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2240      	movs	r2, #64	@ 0x40
 8006b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6a3a      	ldr	r2, [r7, #32]
 8006b9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006ba4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	4a4d      	ldr	r2, [pc, #308]	@ (8006ce8 <HAL_I2C_Mem_Write+0x1f0>)
 8006bb4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006bb6:	88f8      	ldrh	r0, [r7, #6]
 8006bb8:	893a      	ldrh	r2, [r7, #8]
 8006bba:	8979      	ldrh	r1, [r7, #10]
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	9301      	str	r3, [sp, #4]
 8006bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	68f8      	ldr	r0, [r7, #12]
 8006bc8:	f000 fd40 	bl	800764c <I2C_RequestMemoryWrite>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d052      	beq.n	8006c78 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e081      	b.n	8006cda <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f000 ffce 	bl	8007b7c <I2C_WaitOnTXEFlagUntilTimeout>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00d      	beq.n	8006c02 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bea:	2b04      	cmp	r3, #4
 8006bec:	d107      	bne.n	8006bfe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bfc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e06b      	b.n	8006cda <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c06:	781a      	ldrb	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c12:	1c5a      	adds	r2, r3, #1
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	b29a      	uxth	r2, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	695b      	ldr	r3, [r3, #20]
 8006c38:	f003 0304 	and.w	r3, r3, #4
 8006c3c:	2b04      	cmp	r3, #4
 8006c3e:	d11b      	bne.n	8006c78 <HAL_I2C_Mem_Write+0x180>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d017      	beq.n	8006c78 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4c:	781a      	ldrb	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c58:	1c5a      	adds	r2, r3, #1
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	3b01      	subs	r3, #1
 8006c72:	b29a      	uxth	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d1aa      	bne.n	8006bd6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c80:	697a      	ldr	r2, [r7, #20]
 8006c82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 ffc1 	bl	8007c0c <I2C_WaitOnBTFFlagUntilTimeout>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00d      	beq.n	8006cac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c94:	2b04      	cmp	r3, #4
 8006c96:	d107      	bne.n	8006ca8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ca6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e016      	b.n	8006cda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	e000      	b.n	8006cda <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006cd8:	2302      	movs	r3, #2
  }
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3718      	adds	r7, #24
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	00100002 	.word	0x00100002
 8006ce8:	ffff0000 	.word	0xffff0000

08006cec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b08c      	sub	sp, #48	@ 0x30
 8006cf0:	af02      	add	r7, sp, #8
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	4608      	mov	r0, r1
 8006cf6:	4611      	mov	r1, r2
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	817b      	strh	r3, [r7, #10]
 8006cfe:	460b      	mov	r3, r1
 8006d00:	813b      	strh	r3, [r7, #8]
 8006d02:	4613      	mov	r3, r2
 8006d04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d06:	f7fd ffef 	bl	8004ce8 <HAL_GetTick>
 8006d0a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b20      	cmp	r3, #32
 8006d16:	f040 8214 	bne.w	8007142 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1c:	9300      	str	r3, [sp, #0]
 8006d1e:	2319      	movs	r3, #25
 8006d20:	2201      	movs	r2, #1
 8006d22:	497b      	ldr	r1, [pc, #492]	@ (8006f10 <HAL_I2C_Mem_Read+0x224>)
 8006d24:	68f8      	ldr	r0, [r7, #12]
 8006d26:	f000 fe0f 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006d30:	2302      	movs	r3, #2
 8006d32:	e207      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d101      	bne.n	8006d42 <HAL_I2C_Mem_Read+0x56>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	e200      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0301 	and.w	r3, r3, #1
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	d007      	beq.n	8006d68 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f042 0201 	orr.w	r2, r2, #1
 8006d66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2222      	movs	r2, #34	@ 0x22
 8006d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2240      	movs	r2, #64	@ 0x40
 8006d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006d98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	4a5b      	ldr	r2, [pc, #364]	@ (8006f14 <HAL_I2C_Mem_Read+0x228>)
 8006da8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006daa:	88f8      	ldrh	r0, [r7, #6]
 8006dac:	893a      	ldrh	r2, [r7, #8]
 8006dae:	8979      	ldrh	r1, [r7, #10]
 8006db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db2:	9301      	str	r3, [sp, #4]
 8006db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	4603      	mov	r3, r0
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f000 fcdc 	bl	8007778 <I2C_RequestMemoryRead>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d001      	beq.n	8006dca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e1bc      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d113      	bne.n	8006dfa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	623b      	str	r3, [r7, #32]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	695b      	ldr	r3, [r3, #20]
 8006ddc:	623b      	str	r3, [r7, #32]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	623b      	str	r3, [r7, #32]
 8006de6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	e190      	b.n	800711c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d11b      	bne.n	8006e3a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e12:	2300      	movs	r3, #0
 8006e14:	61fb      	str	r3, [r7, #28]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	695b      	ldr	r3, [r3, #20]
 8006e1c:	61fb      	str	r3, [r7, #28]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	61fb      	str	r3, [r7, #28]
 8006e26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e36:	601a      	str	r2, [r3, #0]
 8006e38:	e170      	b.n	800711c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d11b      	bne.n	8006e7a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e62:	2300      	movs	r3, #0
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695b      	ldr	r3, [r3, #20]
 8006e6c:	61bb      	str	r3, [r7, #24]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	699b      	ldr	r3, [r3, #24]
 8006e74:	61bb      	str	r3, [r7, #24]
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	e150      	b.n	800711c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	617b      	str	r3, [r7, #20]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	695b      	ldr	r3, [r3, #20]
 8006e84:	617b      	str	r3, [r7, #20]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	617b      	str	r3, [r7, #20]
 8006e8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006e90:	e144      	b.n	800711c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e96:	2b03      	cmp	r3, #3
 8006e98:	f200 80f1 	bhi.w	800707e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d123      	bne.n	8006eec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ea6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006ea8:	68f8      	ldr	r0, [r7, #12]
 8006eaa:	f000 fef7 	bl	8007c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d001      	beq.n	8006eb8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e145      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	691a      	ldr	r2, [r3, #16]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec2:	b2d2      	uxtb	r2, r2
 8006ec4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eca:	1c5a      	adds	r2, r3, #1
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006eea:	e117      	b.n	800711c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d14e      	bne.n	8006f92 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efa:	2200      	movs	r2, #0
 8006efc:	4906      	ldr	r1, [pc, #24]	@ (8006f18 <HAL_I2C_Mem_Read+0x22c>)
 8006efe:	68f8      	ldr	r0, [r7, #12]
 8006f00:	f000 fd22 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d008      	beq.n	8006f1c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e11a      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
 8006f0e:	bf00      	nop
 8006f10:	00100002 	.word	0x00100002
 8006f14:	ffff0000 	.word	0xffff0000
 8006f18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	691a      	ldr	r2, [r3, #16]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f36:	b2d2      	uxtb	r2, r2
 8006f38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f3e:	1c5a      	adds	r2, r3, #1
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	3b01      	subs	r3, #1
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	691a      	ldr	r2, [r3, #16]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f68:	b2d2      	uxtb	r2, r2
 8006f6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	b29a      	uxth	r2, r3
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006f90:	e0c4      	b.n	800711c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f98:	2200      	movs	r2, #0
 8006f9a:	496c      	ldr	r1, [pc, #432]	@ (800714c <HAL_I2C_Mem_Read+0x460>)
 8006f9c:	68f8      	ldr	r0, [r7, #12]
 8006f9e:	f000 fcd3 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d001      	beq.n	8006fac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e0cb      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	691a      	ldr	r2, [r3, #16]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc6:	b2d2      	uxtb	r2, r2
 8006fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fce:	1c5a      	adds	r2, r3, #1
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff0:	9300      	str	r3, [sp, #0]
 8006ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	4955      	ldr	r1, [pc, #340]	@ (800714c <HAL_I2C_Mem_Read+0x460>)
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f000 fca5 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	d001      	beq.n	8007008 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007004:	2301      	movs	r3, #1
 8007006:	e09d      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007016:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	691a      	ldr	r2, [r3, #16]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007022:	b2d2      	uxtb	r2, r2
 8007024:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800702a:	1c5a      	adds	r2, r3, #1
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007034:	3b01      	subs	r3, #1
 8007036:	b29a      	uxth	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007040:	b29b      	uxth	r3, r3
 8007042:	3b01      	subs	r3, #1
 8007044:	b29a      	uxth	r2, r3
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	691a      	ldr	r2, [r3, #16]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007054:	b2d2      	uxtb	r2, r2
 8007056:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705c:	1c5a      	adds	r2, r3, #1
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007066:	3b01      	subs	r3, #1
 8007068:	b29a      	uxth	r2, r3
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007072:	b29b      	uxth	r3, r3
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800707c:	e04e      	b.n	800711c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800707e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007080:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007082:	68f8      	ldr	r0, [r7, #12]
 8007084:	f000 fe0a 	bl	8007c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d001      	beq.n	8007092 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e058      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	691a      	ldr	r2, [r3, #16]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a4:	1c5a      	adds	r2, r3, #1
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070ae:	3b01      	subs	r3, #1
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	f003 0304 	and.w	r3, r3, #4
 80070ce:	2b04      	cmp	r3, #4
 80070d0:	d124      	bne.n	800711c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070d6:	2b03      	cmp	r3, #3
 80070d8:	d107      	bne.n	80070ea <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070e8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	691a      	ldr	r2, [r3, #16]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f4:	b2d2      	uxtb	r2, r2
 80070f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fc:	1c5a      	adds	r2, r3, #1
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007106:	3b01      	subs	r3, #1
 8007108:	b29a      	uxth	r2, r3
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007112:	b29b      	uxth	r3, r3
 8007114:	3b01      	subs	r3, #1
 8007116:	b29a      	uxth	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007120:	2b00      	cmp	r3, #0
 8007122:	f47f aeb6 	bne.w	8006e92 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2220      	movs	r2, #32
 800712a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	e000      	b.n	8007144 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007142:	2302      	movs	r3, #2
  }
}
 8007144:	4618      	mov	r0, r3
 8007146:	3728      	adds	r7, #40	@ 0x28
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	00010004 	.word	0x00010004

08007150 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b08a      	sub	sp, #40	@ 0x28
 8007154:	af02      	add	r7, sp, #8
 8007156:	60f8      	str	r0, [r7, #12]
 8007158:	607a      	str	r2, [r7, #4]
 800715a:	603b      	str	r3, [r7, #0]
 800715c:	460b      	mov	r3, r1
 800715e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007160:	f7fd fdc2 	bl	8004ce8 <HAL_GetTick>
 8007164:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8007166:	2300      	movs	r3, #0
 8007168:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007170:	b2db      	uxtb	r3, r3
 8007172:	2b20      	cmp	r3, #32
 8007174:	f040 8111 	bne.w	800739a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	2319      	movs	r3, #25
 800717e:	2201      	movs	r2, #1
 8007180:	4988      	ldr	r1, [pc, #544]	@ (80073a4 <HAL_I2C_IsDeviceReady+0x254>)
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f000 fbe0 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800718e:	2302      	movs	r3, #2
 8007190:	e104      	b.n	800739c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007198:	2b01      	cmp	r3, #1
 800719a:	d101      	bne.n	80071a0 <HAL_I2C_IsDeviceReady+0x50>
 800719c:	2302      	movs	r3, #2
 800719e:	e0fd      	b.n	800739c <HAL_I2C_IsDeviceReady+0x24c>
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d007      	beq.n	80071c6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f042 0201 	orr.w	r2, r2, #1
 80071c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80071d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2224      	movs	r2, #36	@ 0x24
 80071da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2200      	movs	r2, #0
 80071e2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4a70      	ldr	r2, [pc, #448]	@ (80073a8 <HAL_I2C_IsDeviceReady+0x258>)
 80071e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071f8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	9300      	str	r3, [sp, #0]
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2200      	movs	r2, #0
 8007202:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	f000 fb9e 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00d      	beq.n	800722e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800721c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007220:	d103      	bne.n	800722a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007228:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e0b6      	b.n	800739c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800722e:	897b      	ldrh	r3, [r7, #10]
 8007230:	b2db      	uxtb	r3, r3
 8007232:	461a      	mov	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800723c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800723e:	f7fd fd53 	bl	8004ce8 <HAL_GetTick>
 8007242:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	695b      	ldr	r3, [r3, #20]
 800724a:	f003 0302 	and.w	r3, r3, #2
 800724e:	2b02      	cmp	r3, #2
 8007250:	bf0c      	ite	eq
 8007252:	2301      	moveq	r3, #1
 8007254:	2300      	movne	r3, #0
 8007256:	b2db      	uxtb	r3, r3
 8007258:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	695b      	ldr	r3, [r3, #20]
 8007260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007264:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007268:	bf0c      	ite	eq
 800726a:	2301      	moveq	r3, #1
 800726c:	2300      	movne	r3, #0
 800726e:	b2db      	uxtb	r3, r3
 8007270:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007272:	e025      	b.n	80072c0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007274:	f7fd fd38 	bl	8004ce8 <HAL_GetTick>
 8007278:	4602      	mov	r2, r0
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	683a      	ldr	r2, [r7, #0]
 8007280:	429a      	cmp	r2, r3
 8007282:	d302      	bcc.n	800728a <HAL_I2C_IsDeviceReady+0x13a>
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d103      	bne.n	8007292 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	22a0      	movs	r2, #160	@ 0xa0
 800728e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	695b      	ldr	r3, [r3, #20]
 8007298:	f003 0302 	and.w	r3, r3, #2
 800729c:	2b02      	cmp	r3, #2
 800729e:	bf0c      	ite	eq
 80072a0:	2301      	moveq	r3, #1
 80072a2:	2300      	movne	r3, #0
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072b6:	bf0c      	ite	eq
 80072b8:	2301      	moveq	r3, #1
 80072ba:	2300      	movne	r3, #0
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	2ba0      	cmp	r3, #160	@ 0xa0
 80072ca:	d005      	beq.n	80072d8 <HAL_I2C_IsDeviceReady+0x188>
 80072cc:	7dfb      	ldrb	r3, [r7, #23]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d102      	bne.n	80072d8 <HAL_I2C_IsDeviceReady+0x188>
 80072d2:	7dbb      	ldrb	r3, [r7, #22]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d0cd      	beq.n	8007274 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2220      	movs	r2, #32
 80072dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	f003 0302 	and.w	r3, r3, #2
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d129      	bne.n	8007342 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072fc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072fe:	2300      	movs	r3, #0
 8007300:	613b      	str	r3, [r7, #16]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	613b      	str	r3, [r7, #16]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	699b      	ldr	r3, [r3, #24]
 8007310:	613b      	str	r3, [r7, #16]
 8007312:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	2319      	movs	r3, #25
 800731a:	2201      	movs	r2, #1
 800731c:	4921      	ldr	r1, [pc, #132]	@ (80073a4 <HAL_I2C_IsDeviceReady+0x254>)
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 fb12 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e036      	b.n	800739c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2220      	movs	r2, #32
 8007332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2200      	movs	r2, #0
 800733a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800733e:	2300      	movs	r3, #0
 8007340:	e02c      	b.n	800739c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007350:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800735a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	2319      	movs	r3, #25
 8007362:	2201      	movs	r2, #1
 8007364:	490f      	ldr	r1, [pc, #60]	@ (80073a4 <HAL_I2C_IsDeviceReady+0x254>)
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f000 faee 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d001      	beq.n	8007376 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e012      	b.n	800739c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	3301      	adds	r3, #1
 800737a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800737c:	69ba      	ldr	r2, [r7, #24]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	429a      	cmp	r2, r3
 8007382:	f4ff af32 	bcc.w	80071ea <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2220      	movs	r2, #32
 800738a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	e000      	b.n	800739c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800739a:	2302      	movs	r3, #2
  }
}
 800739c:	4618      	mov	r0, r3
 800739e:	3720      	adds	r7, #32
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	00100002 	.word	0x00100002
 80073a8:	ffff0000 	.word	0xffff0000

080073ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b088      	sub	sp, #32
 80073b0:	af02      	add	r7, sp, #8
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	607a      	str	r2, [r7, #4]
 80073b6:	603b      	str	r3, [r7, #0]
 80073b8:	460b      	mov	r3, r1
 80073ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	2b08      	cmp	r3, #8
 80073c6:	d006      	beq.n	80073d6 <I2C_MasterRequestWrite+0x2a>
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d003      	beq.n	80073d6 <I2C_MasterRequestWrite+0x2a>
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80073d4:	d108      	bne.n	80073e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073e4:	601a      	str	r2, [r3, #0]
 80073e6:	e00b      	b.n	8007400 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ec:	2b12      	cmp	r3, #18
 80073ee:	d107      	bne.n	8007400 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 fa9b 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00d      	beq.n	8007434 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007426:	d103      	bne.n	8007430 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800742e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e035      	b.n	80074a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	691b      	ldr	r3, [r3, #16]
 8007438:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800743c:	d108      	bne.n	8007450 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800743e:	897b      	ldrh	r3, [r7, #10]
 8007440:	b2db      	uxtb	r3, r3
 8007442:	461a      	mov	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800744c:	611a      	str	r2, [r3, #16]
 800744e:	e01b      	b.n	8007488 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007450:	897b      	ldrh	r3, [r7, #10]
 8007452:	11db      	asrs	r3, r3, #7
 8007454:	b2db      	uxtb	r3, r3
 8007456:	f003 0306 	and.w	r3, r3, #6
 800745a:	b2db      	uxtb	r3, r3
 800745c:	f063 030f 	orn	r3, r3, #15
 8007460:	b2da      	uxtb	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	490e      	ldr	r1, [pc, #56]	@ (80074a8 <I2C_MasterRequestWrite+0xfc>)
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f000 fae4 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d001      	beq.n	800747e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	e010      	b.n	80074a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800747e:	897b      	ldrh	r3, [r7, #10]
 8007480:	b2da      	uxtb	r2, r3
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	4907      	ldr	r1, [pc, #28]	@ (80074ac <I2C_MasterRequestWrite+0x100>)
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f000 fad4 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d001      	beq.n	800749e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	e000      	b.n	80074a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3718      	adds	r7, #24
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}
 80074a8:	00010008 	.word	0x00010008
 80074ac:	00010002 	.word	0x00010002

080074b0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b088      	sub	sp, #32
 80074b4:	af02      	add	r7, sp, #8
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	607a      	str	r2, [r7, #4]
 80074ba:	603b      	str	r3, [r7, #0]
 80074bc:	460b      	mov	r3, r1
 80074be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80074d4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	2b08      	cmp	r3, #8
 80074da:	d006      	beq.n	80074ea <I2C_MasterRequestRead+0x3a>
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d003      	beq.n	80074ea <I2C_MasterRequestRead+0x3a>
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80074e8:	d108      	bne.n	80074fc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	e00b      	b.n	8007514 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007500:	2b11      	cmp	r3, #17
 8007502:	d107      	bne.n	8007514 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007512:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	9300      	str	r3, [sp, #0]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f000 fa11 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8007526:	4603      	mov	r3, r0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00d      	beq.n	8007548 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800753a:	d103      	bne.n	8007544 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007542:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007544:	2303      	movs	r3, #3
 8007546:	e079      	b.n	800763c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007550:	d108      	bne.n	8007564 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007552:	897b      	ldrh	r3, [r7, #10]
 8007554:	b2db      	uxtb	r3, r3
 8007556:	f043 0301 	orr.w	r3, r3, #1
 800755a:	b2da      	uxtb	r2, r3
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	611a      	str	r2, [r3, #16]
 8007562:	e05f      	b.n	8007624 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007564:	897b      	ldrh	r3, [r7, #10]
 8007566:	11db      	asrs	r3, r3, #7
 8007568:	b2db      	uxtb	r3, r3
 800756a:	f003 0306 	and.w	r3, r3, #6
 800756e:	b2db      	uxtb	r3, r3
 8007570:	f063 030f 	orn	r3, r3, #15
 8007574:	b2da      	uxtb	r2, r3
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	4930      	ldr	r1, [pc, #192]	@ (8007644 <I2C_MasterRequestRead+0x194>)
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f000 fa5a 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d001      	beq.n	8007592 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e054      	b.n	800763c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007592:	897b      	ldrh	r3, [r7, #10]
 8007594:	b2da      	uxtb	r2, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	4929      	ldr	r1, [pc, #164]	@ (8007648 <I2C_MasterRequestRead+0x198>)
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f000 fa4a 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d001      	beq.n	80075b2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	e044      	b.n	800763c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075b2:	2300      	movs	r3, #0
 80075b4:	613b      	str	r3, [r7, #16]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	695b      	ldr	r3, [r3, #20]
 80075bc:	613b      	str	r3, [r7, #16]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	613b      	str	r3, [r7, #16]
 80075c6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075d6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	9300      	str	r3, [sp, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 f9af 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00d      	beq.n	800760c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075fe:	d103      	bne.n	8007608 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007606:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e017      	b.n	800763c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800760c:	897b      	ldrh	r3, [r7, #10]
 800760e:	11db      	asrs	r3, r3, #7
 8007610:	b2db      	uxtb	r3, r3
 8007612:	f003 0306 	and.w	r3, r3, #6
 8007616:	b2db      	uxtb	r3, r3
 8007618:	f063 030e 	orn	r3, r3, #14
 800761c:	b2da      	uxtb	r2, r3
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	4907      	ldr	r1, [pc, #28]	@ (8007648 <I2C_MasterRequestRead+0x198>)
 800762a:	68f8      	ldr	r0, [r7, #12]
 800762c:	f000 fa06 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e000      	b.n	800763c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3718      	adds	r7, #24
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	00010008 	.word	0x00010008
 8007648:	00010002 	.word	0x00010002

0800764c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b088      	sub	sp, #32
 8007650:	af02      	add	r7, sp, #8
 8007652:	60f8      	str	r0, [r7, #12]
 8007654:	4608      	mov	r0, r1
 8007656:	4611      	mov	r1, r2
 8007658:	461a      	mov	r2, r3
 800765a:	4603      	mov	r3, r0
 800765c:	817b      	strh	r3, [r7, #10]
 800765e:	460b      	mov	r3, r1
 8007660:	813b      	strh	r3, [r7, #8]
 8007662:	4613      	mov	r3, r2
 8007664:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007674:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007678:	9300      	str	r3, [sp, #0]
 800767a:	6a3b      	ldr	r3, [r7, #32]
 800767c:	2200      	movs	r2, #0
 800767e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 f960 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00d      	beq.n	80076aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007698:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800769c:	d103      	bne.n	80076a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e05f      	b.n	800776a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80076aa:	897b      	ldrh	r3, [r7, #10]
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	461a      	mov	r2, r3
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80076b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076bc:	6a3a      	ldr	r2, [r7, #32]
 80076be:	492d      	ldr	r1, [pc, #180]	@ (8007774 <I2C_RequestMemoryWrite+0x128>)
 80076c0:	68f8      	ldr	r0, [r7, #12]
 80076c2:	f000 f9bb 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076c6:	4603      	mov	r3, r0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d001      	beq.n	80076d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e04c      	b.n	800776a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076d0:	2300      	movs	r3, #0
 80076d2:	617b      	str	r3, [r7, #20]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	617b      	str	r3, [r7, #20]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	617b      	str	r3, [r7, #20]
 80076e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076e8:	6a39      	ldr	r1, [r7, #32]
 80076ea:	68f8      	ldr	r0, [r7, #12]
 80076ec:	f000 fa46 	bl	8007b7c <I2C_WaitOnTXEFlagUntilTimeout>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00d      	beq.n	8007712 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076fa:	2b04      	cmp	r3, #4
 80076fc:	d107      	bne.n	800770e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800770c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e02b      	b.n	800776a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007712:	88fb      	ldrh	r3, [r7, #6]
 8007714:	2b01      	cmp	r3, #1
 8007716:	d105      	bne.n	8007724 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007718:	893b      	ldrh	r3, [r7, #8]
 800771a:	b2da      	uxtb	r2, r3
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	611a      	str	r2, [r3, #16]
 8007722:	e021      	b.n	8007768 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007724:	893b      	ldrh	r3, [r7, #8]
 8007726:	0a1b      	lsrs	r3, r3, #8
 8007728:	b29b      	uxth	r3, r3
 800772a:	b2da      	uxtb	r2, r3
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007734:	6a39      	ldr	r1, [r7, #32]
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f000 fa20 	bl	8007b7c <I2C_WaitOnTXEFlagUntilTimeout>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00d      	beq.n	800775e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007746:	2b04      	cmp	r3, #4
 8007748:	d107      	bne.n	800775a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007758:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e005      	b.n	800776a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800775e:	893b      	ldrh	r3, [r7, #8]
 8007760:	b2da      	uxtb	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3718      	adds	r7, #24
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	00010002 	.word	0x00010002

08007778 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b088      	sub	sp, #32
 800777c:	af02      	add	r7, sp, #8
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	4608      	mov	r0, r1
 8007782:	4611      	mov	r1, r2
 8007784:	461a      	mov	r2, r3
 8007786:	4603      	mov	r3, r0
 8007788:	817b      	strh	r3, [r7, #10]
 800778a:	460b      	mov	r3, r1
 800778c:	813b      	strh	r3, [r7, #8]
 800778e:	4613      	mov	r3, r2
 8007790:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b4:	9300      	str	r3, [sp, #0]
 80077b6:	6a3b      	ldr	r3, [r7, #32]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80077be:	68f8      	ldr	r0, [r7, #12]
 80077c0:	f000 f8c2 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00d      	beq.n	80077e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077d8:	d103      	bne.n	80077e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80077e2:	2303      	movs	r3, #3
 80077e4:	e0aa      	b.n	800793c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80077e6:	897b      	ldrh	r3, [r7, #10]
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	461a      	mov	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80077f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f8:	6a3a      	ldr	r2, [r7, #32]
 80077fa:	4952      	ldr	r1, [pc, #328]	@ (8007944 <I2C_RequestMemoryRead+0x1cc>)
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f000 f91d 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d001      	beq.n	800780c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e097      	b.n	800793c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800780c:	2300      	movs	r3, #0
 800780e:	617b      	str	r3, [r7, #20]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	617b      	str	r3, [r7, #20]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	617b      	str	r3, [r7, #20]
 8007820:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007824:	6a39      	ldr	r1, [r7, #32]
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f000 f9a8 	bl	8007b7c <I2C_WaitOnTXEFlagUntilTimeout>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00d      	beq.n	800784e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007836:	2b04      	cmp	r3, #4
 8007838:	d107      	bne.n	800784a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007848:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e076      	b.n	800793c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800784e:	88fb      	ldrh	r3, [r7, #6]
 8007850:	2b01      	cmp	r3, #1
 8007852:	d105      	bne.n	8007860 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007854:	893b      	ldrh	r3, [r7, #8]
 8007856:	b2da      	uxtb	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	611a      	str	r2, [r3, #16]
 800785e:	e021      	b.n	80078a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007860:	893b      	ldrh	r3, [r7, #8]
 8007862:	0a1b      	lsrs	r3, r3, #8
 8007864:	b29b      	uxth	r3, r3
 8007866:	b2da      	uxtb	r2, r3
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800786e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007870:	6a39      	ldr	r1, [r7, #32]
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 f982 	bl	8007b7c <I2C_WaitOnTXEFlagUntilTimeout>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00d      	beq.n	800789a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	2b04      	cmp	r3, #4
 8007884:	d107      	bne.n	8007896 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007894:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e050      	b.n	800793c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800789a:	893b      	ldrh	r3, [r7, #8]
 800789c:	b2da      	uxtb	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078a6:	6a39      	ldr	r1, [r7, #32]
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 f967 	bl	8007b7c <I2C_WaitOnTXEFlagUntilTimeout>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00d      	beq.n	80078d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b8:	2b04      	cmp	r3, #4
 80078ba:	d107      	bne.n	80078cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e035      	b.n	800793c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80078de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80078e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e2:	9300      	str	r3, [sp, #0]
 80078e4:	6a3b      	ldr	r3, [r7, #32]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f000 f82b 	bl	8007948 <I2C_WaitOnFlagUntilTimeout>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00d      	beq.n	8007914 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007906:	d103      	bne.n	8007910 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800790e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e013      	b.n	800793c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007914:	897b      	ldrh	r3, [r7, #10]
 8007916:	b2db      	uxtb	r3, r3
 8007918:	f043 0301 	orr.w	r3, r3, #1
 800791c:	b2da      	uxtb	r2, r3
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007926:	6a3a      	ldr	r2, [r7, #32]
 8007928:	4906      	ldr	r1, [pc, #24]	@ (8007944 <I2C_RequestMemoryRead+0x1cc>)
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 f886 	bl	8007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d001      	beq.n	800793a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e000      	b.n	800793c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3718      	adds	r7, #24
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	00010002 	.word	0x00010002

08007948 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	603b      	str	r3, [r7, #0]
 8007954:	4613      	mov	r3, r2
 8007956:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007958:	e048      	b.n	80079ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007960:	d044      	beq.n	80079ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007962:	f7fd f9c1 	bl	8004ce8 <HAL_GetTick>
 8007966:	4602      	mov	r2, r0
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	1ad3      	subs	r3, r2, r3
 800796c:	683a      	ldr	r2, [r7, #0]
 800796e:	429a      	cmp	r2, r3
 8007970:	d302      	bcc.n	8007978 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d139      	bne.n	80079ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	0c1b      	lsrs	r3, r3, #16
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b01      	cmp	r3, #1
 8007980:	d10d      	bne.n	800799e <I2C_WaitOnFlagUntilTimeout+0x56>
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	43da      	mvns	r2, r3
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	4013      	ands	r3, r2
 800798e:	b29b      	uxth	r3, r3
 8007990:	2b00      	cmp	r3, #0
 8007992:	bf0c      	ite	eq
 8007994:	2301      	moveq	r3, #1
 8007996:	2300      	movne	r3, #0
 8007998:	b2db      	uxtb	r3, r3
 800799a:	461a      	mov	r2, r3
 800799c:	e00c      	b.n	80079b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	43da      	mvns	r2, r3
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	4013      	ands	r3, r2
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	bf0c      	ite	eq
 80079b0:	2301      	moveq	r3, #1
 80079b2:	2300      	movne	r3, #0
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	461a      	mov	r2, r3
 80079b8:	79fb      	ldrb	r3, [r7, #7]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d116      	bne.n	80079ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2200      	movs	r2, #0
 80079c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2220      	movs	r2, #32
 80079c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d8:	f043 0220 	orr.w	r2, r3, #32
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e023      	b.n	8007a34 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	0c1b      	lsrs	r3, r3, #16
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d10d      	bne.n	8007a12 <I2C_WaitOnFlagUntilTimeout+0xca>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	695b      	ldr	r3, [r3, #20]
 80079fc:	43da      	mvns	r2, r3
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	4013      	ands	r3, r2
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	bf0c      	ite	eq
 8007a08:	2301      	moveq	r3, #1
 8007a0a:	2300      	movne	r3, #0
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	461a      	mov	r2, r3
 8007a10:	e00c      	b.n	8007a2c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	699b      	ldr	r3, [r3, #24]
 8007a18:	43da      	mvns	r2, r3
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	bf0c      	ite	eq
 8007a24:	2301      	moveq	r3, #1
 8007a26:	2300      	movne	r3, #0
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	79fb      	ldrb	r3, [r7, #7]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d093      	beq.n	800795a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
 8007a48:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a4a:	e071      	b.n	8007b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a5a:	d123      	bne.n	8007aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a6a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007a74:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2200      	movs	r2, #0
 8007a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a90:	f043 0204 	orr.w	r2, r3, #4
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e067      	b.n	8007b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aaa:	d041      	beq.n	8007b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aac:	f7fd f91c 	bl	8004ce8 <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d302      	bcc.n	8007ac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d136      	bne.n	8007b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	0c1b      	lsrs	r3, r3, #16
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d10c      	bne.n	8007ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	695b      	ldr	r3, [r3, #20]
 8007ad2:	43da      	mvns	r2, r3
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	bf14      	ite	ne
 8007ade:	2301      	movne	r3, #1
 8007ae0:	2300      	moveq	r3, #0
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	e00b      	b.n	8007afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	43da      	mvns	r2, r3
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	4013      	ands	r3, r2
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	bf14      	ite	ne
 8007af8:	2301      	movne	r3, #1
 8007afa:	2300      	moveq	r3, #0
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d016      	beq.n	8007b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b1c:	f043 0220 	orr.w	r2, r3, #32
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e021      	b.n	8007b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	0c1b      	lsrs	r3, r3, #16
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d10c      	bne.n	8007b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	695b      	ldr	r3, [r3, #20]
 8007b40:	43da      	mvns	r2, r3
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	4013      	ands	r3, r2
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	bf14      	ite	ne
 8007b4c:	2301      	movne	r3, #1
 8007b4e:	2300      	moveq	r3, #0
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	e00b      	b.n	8007b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	699b      	ldr	r3, [r3, #24]
 8007b5a:	43da      	mvns	r2, r3
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	4013      	ands	r3, r2
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	bf14      	ite	ne
 8007b66:	2301      	movne	r3, #1
 8007b68:	2300      	moveq	r3, #0
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f47f af6d 	bne.w	8007a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007b72:	2300      	movs	r3, #0
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3710      	adds	r7, #16
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b084      	sub	sp, #16
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b88:	e034      	b.n	8007bf4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b8a:	68f8      	ldr	r0, [r7, #12]
 8007b8c:	f000 f8e3 	bl	8007d56 <I2C_IsAcknowledgeFailed>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d001      	beq.n	8007b9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e034      	b.n	8007c04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba0:	d028      	beq.n	8007bf4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ba2:	f7fd f8a1 	bl	8004ce8 <HAL_GetTick>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	1ad3      	subs	r3, r2, r3
 8007bac:	68ba      	ldr	r2, [r7, #8]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d302      	bcc.n	8007bb8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d11d      	bne.n	8007bf4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	695b      	ldr	r3, [r3, #20]
 8007bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bc2:	2b80      	cmp	r3, #128	@ 0x80
 8007bc4:	d016      	beq.n	8007bf4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2220      	movs	r2, #32
 8007bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be0:	f043 0220 	orr.w	r2, r3, #32
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e007      	b.n	8007c04 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	695b      	ldr	r3, [r3, #20]
 8007bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bfe:	2b80      	cmp	r3, #128	@ 0x80
 8007c00:	d1c3      	bne.n	8007b8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c02:	2300      	movs	r3, #0
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}

08007c0c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	60f8      	str	r0, [r7, #12]
 8007c14:	60b9      	str	r1, [r7, #8]
 8007c16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c18:	e034      	b.n	8007c84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c1a:	68f8      	ldr	r0, [r7, #12]
 8007c1c:	f000 f89b 	bl	8007d56 <I2C_IsAcknowledgeFailed>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d001      	beq.n	8007c2a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e034      	b.n	8007c94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c30:	d028      	beq.n	8007c84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c32:	f7fd f859 	bl	8004ce8 <HAL_GetTick>
 8007c36:	4602      	mov	r2, r0
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	68ba      	ldr	r2, [r7, #8]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d302      	bcc.n	8007c48 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d11d      	bne.n	8007c84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	f003 0304 	and.w	r3, r3, #4
 8007c52:	2b04      	cmp	r3, #4
 8007c54:	d016      	beq.n	8007c84 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2220      	movs	r2, #32
 8007c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c70:	f043 0220 	orr.w	r2, r3, #32
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e007      	b.n	8007c94 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	f003 0304 	and.w	r3, r3, #4
 8007c8e:	2b04      	cmp	r3, #4
 8007c90:	d1c3      	bne.n	8007c1a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3710      	adds	r7, #16
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	60f8      	str	r0, [r7, #12]
 8007ca4:	60b9      	str	r1, [r7, #8]
 8007ca6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007ca8:	e049      	b.n	8007d3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	695b      	ldr	r3, [r3, #20]
 8007cb0:	f003 0310 	and.w	r3, r3, #16
 8007cb4:	2b10      	cmp	r3, #16
 8007cb6:	d119      	bne.n	8007cec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f06f 0210 	mvn.w	r2, #16
 8007cc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e030      	b.n	8007d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cec:	f7fc fffc 	bl	8004ce8 <HAL_GetTick>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	1ad3      	subs	r3, r2, r3
 8007cf6:	68ba      	ldr	r2, [r7, #8]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d302      	bcc.n	8007d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d11d      	bne.n	8007d3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	695b      	ldr	r3, [r3, #20]
 8007d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d0c:	2b40      	cmp	r3, #64	@ 0x40
 8007d0e:	d016      	beq.n	8007d3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2200      	movs	r2, #0
 8007d14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2a:	f043 0220 	orr.w	r2, r3, #32
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e007      	b.n	8007d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	695b      	ldr	r3, [r3, #20]
 8007d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d48:	2b40      	cmp	r3, #64	@ 0x40
 8007d4a:	d1ae      	bne.n	8007caa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b083      	sub	sp, #12
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	695b      	ldr	r3, [r3, #20]
 8007d64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d6c:	d11b      	bne.n	8007da6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007d76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2220      	movs	r2, #32
 8007d82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d92:	f043 0204 	orr.w	r2, r3, #4
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e000      	b.n	8007da8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b082      	sub	sp, #8
 8007db8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	603b      	str	r3, [r7, #0]
 8007dc2:	4b20      	ldr	r3, [pc, #128]	@ (8007e44 <HAL_PWREx_EnableOverDrive+0x90>)
 8007dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8007e44 <HAL_PWREx_EnableOverDrive+0x90>)
 8007dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8007dce:	4b1d      	ldr	r3, [pc, #116]	@ (8007e44 <HAL_PWREx_EnableOverDrive+0x90>)
 8007dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dd6:	603b      	str	r3, [r7, #0]
 8007dd8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007dda:	4b1b      	ldr	r3, [pc, #108]	@ (8007e48 <HAL_PWREx_EnableOverDrive+0x94>)
 8007ddc:	2201      	movs	r2, #1
 8007dde:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007de0:	f7fc ff82 	bl	8004ce8 <HAL_GetTick>
 8007de4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007de6:	e009      	b.n	8007dfc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007de8:	f7fc ff7e 	bl	8004ce8 <HAL_GetTick>
 8007dec:	4602      	mov	r2, r0
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	1ad3      	subs	r3, r2, r3
 8007df2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007df6:	d901      	bls.n	8007dfc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	e01f      	b.n	8007e3c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007dfc:	4b13      	ldr	r3, [pc, #76]	@ (8007e4c <HAL_PWREx_EnableOverDrive+0x98>)
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e08:	d1ee      	bne.n	8007de8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007e0a:	4b11      	ldr	r3, [pc, #68]	@ (8007e50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007e10:	f7fc ff6a 	bl	8004ce8 <HAL_GetTick>
 8007e14:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007e16:	e009      	b.n	8007e2c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007e18:	f7fc ff66 	bl	8004ce8 <HAL_GetTick>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	1ad3      	subs	r3, r2, r3
 8007e22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e26:	d901      	bls.n	8007e2c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e007      	b.n	8007e3c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007e2c:	4b07      	ldr	r3, [pc, #28]	@ (8007e4c <HAL_PWREx_EnableOverDrive+0x98>)
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e38:	d1ee      	bne.n	8007e18 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3708      	adds	r7, #8
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}
 8007e44:	40023800 	.word	0x40023800
 8007e48:	420e0040 	.word	0x420e0040
 8007e4c:	40007000 	.word	0x40007000
 8007e50:	420e0044 	.word	0x420e0044

08007e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d101      	bne.n	8007e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e64:	2301      	movs	r3, #1
 8007e66:	e0cc      	b.n	8008002 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e68:	4b68      	ldr	r3, [pc, #416]	@ (800800c <HAL_RCC_ClockConfig+0x1b8>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f003 030f 	and.w	r3, r3, #15
 8007e70:	683a      	ldr	r2, [r7, #0]
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d90c      	bls.n	8007e90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e76:	4b65      	ldr	r3, [pc, #404]	@ (800800c <HAL_RCC_ClockConfig+0x1b8>)
 8007e78:	683a      	ldr	r2, [r7, #0]
 8007e7a:	b2d2      	uxtb	r2, r2
 8007e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e7e:	4b63      	ldr	r3, [pc, #396]	@ (800800c <HAL_RCC_ClockConfig+0x1b8>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 030f 	and.w	r3, r3, #15
 8007e86:	683a      	ldr	r2, [r7, #0]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d001      	beq.n	8007e90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e0b8      	b.n	8008002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f003 0302 	and.w	r3, r3, #2
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d020      	beq.n	8007ede <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0304 	and.w	r3, r3, #4
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d005      	beq.n	8007eb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007ea8:	4b59      	ldr	r3, [pc, #356]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	4a58      	ldr	r2, [pc, #352]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007eae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007eb2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f003 0308 	and.w	r3, r3, #8
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d005      	beq.n	8007ecc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ec0:	4b53      	ldr	r3, [pc, #332]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	4a52      	ldr	r2, [pc, #328]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007ec6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007eca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ecc:	4b50      	ldr	r3, [pc, #320]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	689b      	ldr	r3, [r3, #8]
 8007ed8:	494d      	ldr	r1, [pc, #308]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007eda:	4313      	orrs	r3, r2
 8007edc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0301 	and.w	r3, r3, #1
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d044      	beq.n	8007f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d107      	bne.n	8007f02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ef2:	4b47      	ldr	r3, [pc, #284]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d119      	bne.n	8007f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e07f      	b.n	8008002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d003      	beq.n	8007f12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f0e:	2b03      	cmp	r3, #3
 8007f10:	d107      	bne.n	8007f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f12:	4b3f      	ldr	r3, [pc, #252]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d109      	bne.n	8007f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e06f      	b.n	8008002 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f22:	4b3b      	ldr	r3, [pc, #236]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 0302 	and.w	r3, r3, #2
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d101      	bne.n	8007f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e067      	b.n	8008002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f32:	4b37      	ldr	r3, [pc, #220]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f023 0203 	bic.w	r2, r3, #3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	4934      	ldr	r1, [pc, #208]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007f40:	4313      	orrs	r3, r2
 8007f42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007f44:	f7fc fed0 	bl	8004ce8 <HAL_GetTick>
 8007f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f4a:	e00a      	b.n	8007f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f4c:	f7fc fecc 	bl	8004ce8 <HAL_GetTick>
 8007f50:	4602      	mov	r2, r0
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	1ad3      	subs	r3, r2, r3
 8007f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d901      	bls.n	8007f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e04f      	b.n	8008002 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f62:	4b2b      	ldr	r3, [pc, #172]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	f003 020c 	and.w	r2, r3, #12
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d1eb      	bne.n	8007f4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f74:	4b25      	ldr	r3, [pc, #148]	@ (800800c <HAL_RCC_ClockConfig+0x1b8>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 030f 	and.w	r3, r3, #15
 8007f7c:	683a      	ldr	r2, [r7, #0]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d20c      	bcs.n	8007f9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f82:	4b22      	ldr	r3, [pc, #136]	@ (800800c <HAL_RCC_ClockConfig+0x1b8>)
 8007f84:	683a      	ldr	r2, [r7, #0]
 8007f86:	b2d2      	uxtb	r2, r2
 8007f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f8a:	4b20      	ldr	r3, [pc, #128]	@ (800800c <HAL_RCC_ClockConfig+0x1b8>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f003 030f 	and.w	r3, r3, #15
 8007f92:	683a      	ldr	r2, [r7, #0]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d001      	beq.n	8007f9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e032      	b.n	8008002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f003 0304 	and.w	r3, r3, #4
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d008      	beq.n	8007fba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007fa8:	4b19      	ldr	r3, [pc, #100]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	4916      	ldr	r1, [pc, #88]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f003 0308 	and.w	r3, r3, #8
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d009      	beq.n	8007fda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007fc6:	4b12      	ldr	r3, [pc, #72]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	00db      	lsls	r3, r3, #3
 8007fd4:	490e      	ldr	r1, [pc, #56]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007fda:	f000 f855 	bl	8008088 <HAL_RCC_GetSysClockFreq>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8008010 <HAL_RCC_ClockConfig+0x1bc>)
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	091b      	lsrs	r3, r3, #4
 8007fe6:	f003 030f 	and.w	r3, r3, #15
 8007fea:	490a      	ldr	r1, [pc, #40]	@ (8008014 <HAL_RCC_ClockConfig+0x1c0>)
 8007fec:	5ccb      	ldrb	r3, [r1, r3]
 8007fee:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff2:	4a09      	ldr	r2, [pc, #36]	@ (8008018 <HAL_RCC_ClockConfig+0x1c4>)
 8007ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007ff6:	4b09      	ldr	r3, [pc, #36]	@ (800801c <HAL_RCC_ClockConfig+0x1c8>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f7fc fe30 	bl	8004c60 <HAL_InitTick>

  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	40023c00 	.word	0x40023c00
 8008010:	40023800 	.word	0x40023800
 8008014:	0800e390 	.word	0x0800e390
 8008018:	2000005c 	.word	0x2000005c
 800801c:	20000070 	.word	0x20000070

08008020 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008020:	b480      	push	{r7}
 8008022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008024:	4b03      	ldr	r3, [pc, #12]	@ (8008034 <HAL_RCC_GetHCLKFreq+0x14>)
 8008026:	681b      	ldr	r3, [r3, #0]
}
 8008028:	4618      	mov	r0, r3
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	2000005c 	.word	0x2000005c

08008038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800803c:	f7ff fff0 	bl	8008020 <HAL_RCC_GetHCLKFreq>
 8008040:	4602      	mov	r2, r0
 8008042:	4b05      	ldr	r3, [pc, #20]	@ (8008058 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	0a9b      	lsrs	r3, r3, #10
 8008048:	f003 0307 	and.w	r3, r3, #7
 800804c:	4903      	ldr	r1, [pc, #12]	@ (800805c <HAL_RCC_GetPCLK1Freq+0x24>)
 800804e:	5ccb      	ldrb	r3, [r1, r3]
 8008050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008054:	4618      	mov	r0, r3
 8008056:	bd80      	pop	{r7, pc}
 8008058:	40023800 	.word	0x40023800
 800805c:	0800e3a0 	.word	0x0800e3a0

08008060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008064:	f7ff ffdc 	bl	8008020 <HAL_RCC_GetHCLKFreq>
 8008068:	4602      	mov	r2, r0
 800806a:	4b05      	ldr	r3, [pc, #20]	@ (8008080 <HAL_RCC_GetPCLK2Freq+0x20>)
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	0b5b      	lsrs	r3, r3, #13
 8008070:	f003 0307 	and.w	r3, r3, #7
 8008074:	4903      	ldr	r1, [pc, #12]	@ (8008084 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008076:	5ccb      	ldrb	r3, [r1, r3]
 8008078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800807c:	4618      	mov	r0, r3
 800807e:	bd80      	pop	{r7, pc}
 8008080:	40023800 	.word	0x40023800
 8008084:	0800e3a0 	.word	0x0800e3a0

08008088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800808c:	b0ae      	sub	sp, #184	@ 0xb8
 800808e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8008096:	2300      	movs	r3, #0
 8008098:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80080a2:	2300      	movs	r3, #0
 80080a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80080a8:	2300      	movs	r3, #0
 80080aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80080ae:	4bcb      	ldr	r3, [pc, #812]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	f003 030c 	and.w	r3, r3, #12
 80080b6:	2b0c      	cmp	r3, #12
 80080b8:	f200 8206 	bhi.w	80084c8 <HAL_RCC_GetSysClockFreq+0x440>
 80080bc:	a201      	add	r2, pc, #4	@ (adr r2, 80080c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80080be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c2:	bf00      	nop
 80080c4:	080080f9 	.word	0x080080f9
 80080c8:	080084c9 	.word	0x080084c9
 80080cc:	080084c9 	.word	0x080084c9
 80080d0:	080084c9 	.word	0x080084c9
 80080d4:	08008101 	.word	0x08008101
 80080d8:	080084c9 	.word	0x080084c9
 80080dc:	080084c9 	.word	0x080084c9
 80080e0:	080084c9 	.word	0x080084c9
 80080e4:	08008109 	.word	0x08008109
 80080e8:	080084c9 	.word	0x080084c9
 80080ec:	080084c9 	.word	0x080084c9
 80080f0:	080084c9 	.word	0x080084c9
 80080f4:	080082f9 	.word	0x080082f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80080f8:	4bb9      	ldr	r3, [pc, #740]	@ (80083e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80080fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80080fe:	e1e7      	b.n	80084d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008100:	4bb8      	ldr	r3, [pc, #736]	@ (80083e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008102:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008106:	e1e3      	b.n	80084d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008108:	4bb4      	ldr	r3, [pc, #720]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008110:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008114:	4bb1      	ldr	r3, [pc, #708]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800811c:	2b00      	cmp	r3, #0
 800811e:	d071      	beq.n	8008204 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008120:	4bae      	ldr	r3, [pc, #696]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	099b      	lsrs	r3, r3, #6
 8008126:	2200      	movs	r2, #0
 8008128:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800812c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8008130:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008134:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008138:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800813c:	2300      	movs	r3, #0
 800813e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008142:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008146:	4622      	mov	r2, r4
 8008148:	462b      	mov	r3, r5
 800814a:	f04f 0000 	mov.w	r0, #0
 800814e:	f04f 0100 	mov.w	r1, #0
 8008152:	0159      	lsls	r1, r3, #5
 8008154:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008158:	0150      	lsls	r0, r2, #5
 800815a:	4602      	mov	r2, r0
 800815c:	460b      	mov	r3, r1
 800815e:	4621      	mov	r1, r4
 8008160:	1a51      	subs	r1, r2, r1
 8008162:	6439      	str	r1, [r7, #64]	@ 0x40
 8008164:	4629      	mov	r1, r5
 8008166:	eb63 0301 	sbc.w	r3, r3, r1
 800816a:	647b      	str	r3, [r7, #68]	@ 0x44
 800816c:	f04f 0200 	mov.w	r2, #0
 8008170:	f04f 0300 	mov.w	r3, #0
 8008174:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8008178:	4649      	mov	r1, r9
 800817a:	018b      	lsls	r3, r1, #6
 800817c:	4641      	mov	r1, r8
 800817e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008182:	4641      	mov	r1, r8
 8008184:	018a      	lsls	r2, r1, #6
 8008186:	4641      	mov	r1, r8
 8008188:	1a51      	subs	r1, r2, r1
 800818a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800818c:	4649      	mov	r1, r9
 800818e:	eb63 0301 	sbc.w	r3, r3, r1
 8008192:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008194:	f04f 0200 	mov.w	r2, #0
 8008198:	f04f 0300 	mov.w	r3, #0
 800819c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80081a0:	4649      	mov	r1, r9
 80081a2:	00cb      	lsls	r3, r1, #3
 80081a4:	4641      	mov	r1, r8
 80081a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081aa:	4641      	mov	r1, r8
 80081ac:	00ca      	lsls	r2, r1, #3
 80081ae:	4610      	mov	r0, r2
 80081b0:	4619      	mov	r1, r3
 80081b2:	4603      	mov	r3, r0
 80081b4:	4622      	mov	r2, r4
 80081b6:	189b      	adds	r3, r3, r2
 80081b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80081ba:	462b      	mov	r3, r5
 80081bc:	460a      	mov	r2, r1
 80081be:	eb42 0303 	adc.w	r3, r2, r3
 80081c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80081c4:	f04f 0200 	mov.w	r2, #0
 80081c8:	f04f 0300 	mov.w	r3, #0
 80081cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80081d0:	4629      	mov	r1, r5
 80081d2:	024b      	lsls	r3, r1, #9
 80081d4:	4621      	mov	r1, r4
 80081d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80081da:	4621      	mov	r1, r4
 80081dc:	024a      	lsls	r2, r1, #9
 80081de:	4610      	mov	r0, r2
 80081e0:	4619      	mov	r1, r3
 80081e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081e6:	2200      	movs	r2, #0
 80081e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80081ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80081f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80081f4:	f7f8 fd68 	bl	8000cc8 <__aeabi_uldivmod>
 80081f8:	4602      	mov	r2, r0
 80081fa:	460b      	mov	r3, r1
 80081fc:	4613      	mov	r3, r2
 80081fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008202:	e067      	b.n	80082d4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008204:	4b75      	ldr	r3, [pc, #468]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	099b      	lsrs	r3, r3, #6
 800820a:	2200      	movs	r2, #0
 800820c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008210:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8008214:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008218:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800821c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800821e:	2300      	movs	r3, #0
 8008220:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008222:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8008226:	4622      	mov	r2, r4
 8008228:	462b      	mov	r3, r5
 800822a:	f04f 0000 	mov.w	r0, #0
 800822e:	f04f 0100 	mov.w	r1, #0
 8008232:	0159      	lsls	r1, r3, #5
 8008234:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008238:	0150      	lsls	r0, r2, #5
 800823a:	4602      	mov	r2, r0
 800823c:	460b      	mov	r3, r1
 800823e:	4621      	mov	r1, r4
 8008240:	1a51      	subs	r1, r2, r1
 8008242:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008244:	4629      	mov	r1, r5
 8008246:	eb63 0301 	sbc.w	r3, r3, r1
 800824a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800824c:	f04f 0200 	mov.w	r2, #0
 8008250:	f04f 0300 	mov.w	r3, #0
 8008254:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8008258:	4649      	mov	r1, r9
 800825a:	018b      	lsls	r3, r1, #6
 800825c:	4641      	mov	r1, r8
 800825e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008262:	4641      	mov	r1, r8
 8008264:	018a      	lsls	r2, r1, #6
 8008266:	4641      	mov	r1, r8
 8008268:	ebb2 0a01 	subs.w	sl, r2, r1
 800826c:	4649      	mov	r1, r9
 800826e:	eb63 0b01 	sbc.w	fp, r3, r1
 8008272:	f04f 0200 	mov.w	r2, #0
 8008276:	f04f 0300 	mov.w	r3, #0
 800827a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800827e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008282:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008286:	4692      	mov	sl, r2
 8008288:	469b      	mov	fp, r3
 800828a:	4623      	mov	r3, r4
 800828c:	eb1a 0303 	adds.w	r3, sl, r3
 8008290:	623b      	str	r3, [r7, #32]
 8008292:	462b      	mov	r3, r5
 8008294:	eb4b 0303 	adc.w	r3, fp, r3
 8008298:	627b      	str	r3, [r7, #36]	@ 0x24
 800829a:	f04f 0200 	mov.w	r2, #0
 800829e:	f04f 0300 	mov.w	r3, #0
 80082a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80082a6:	4629      	mov	r1, r5
 80082a8:	028b      	lsls	r3, r1, #10
 80082aa:	4621      	mov	r1, r4
 80082ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80082b0:	4621      	mov	r1, r4
 80082b2:	028a      	lsls	r2, r1, #10
 80082b4:	4610      	mov	r0, r2
 80082b6:	4619      	mov	r1, r3
 80082b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082bc:	2200      	movs	r2, #0
 80082be:	673b      	str	r3, [r7, #112]	@ 0x70
 80082c0:	677a      	str	r2, [r7, #116]	@ 0x74
 80082c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80082c6:	f7f8 fcff 	bl	8000cc8 <__aeabi_uldivmod>
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	4613      	mov	r3, r2
 80082d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80082d4:	4b41      	ldr	r3, [pc, #260]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	0c1b      	lsrs	r3, r3, #16
 80082da:	f003 0303 	and.w	r3, r3, #3
 80082de:	3301      	adds	r3, #1
 80082e0:	005b      	lsls	r3, r3, #1
 80082e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80082e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80082ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80082ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80082f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80082f6:	e0eb      	b.n	80084d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80082f8:	4b38      	ldr	r3, [pc, #224]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008300:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008304:	4b35      	ldr	r3, [pc, #212]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800830c:	2b00      	cmp	r3, #0
 800830e:	d06b      	beq.n	80083e8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008310:	4b32      	ldr	r3, [pc, #200]	@ (80083dc <HAL_RCC_GetSysClockFreq+0x354>)
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	099b      	lsrs	r3, r3, #6
 8008316:	2200      	movs	r2, #0
 8008318:	66bb      	str	r3, [r7, #104]	@ 0x68
 800831a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800831c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800831e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008322:	663b      	str	r3, [r7, #96]	@ 0x60
 8008324:	2300      	movs	r3, #0
 8008326:	667b      	str	r3, [r7, #100]	@ 0x64
 8008328:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800832c:	4622      	mov	r2, r4
 800832e:	462b      	mov	r3, r5
 8008330:	f04f 0000 	mov.w	r0, #0
 8008334:	f04f 0100 	mov.w	r1, #0
 8008338:	0159      	lsls	r1, r3, #5
 800833a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800833e:	0150      	lsls	r0, r2, #5
 8008340:	4602      	mov	r2, r0
 8008342:	460b      	mov	r3, r1
 8008344:	4621      	mov	r1, r4
 8008346:	1a51      	subs	r1, r2, r1
 8008348:	61b9      	str	r1, [r7, #24]
 800834a:	4629      	mov	r1, r5
 800834c:	eb63 0301 	sbc.w	r3, r3, r1
 8008350:	61fb      	str	r3, [r7, #28]
 8008352:	f04f 0200 	mov.w	r2, #0
 8008356:	f04f 0300 	mov.w	r3, #0
 800835a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800835e:	4659      	mov	r1, fp
 8008360:	018b      	lsls	r3, r1, #6
 8008362:	4651      	mov	r1, sl
 8008364:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008368:	4651      	mov	r1, sl
 800836a:	018a      	lsls	r2, r1, #6
 800836c:	4651      	mov	r1, sl
 800836e:	ebb2 0801 	subs.w	r8, r2, r1
 8008372:	4659      	mov	r1, fp
 8008374:	eb63 0901 	sbc.w	r9, r3, r1
 8008378:	f04f 0200 	mov.w	r2, #0
 800837c:	f04f 0300 	mov.w	r3, #0
 8008380:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008384:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008388:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800838c:	4690      	mov	r8, r2
 800838e:	4699      	mov	r9, r3
 8008390:	4623      	mov	r3, r4
 8008392:	eb18 0303 	adds.w	r3, r8, r3
 8008396:	613b      	str	r3, [r7, #16]
 8008398:	462b      	mov	r3, r5
 800839a:	eb49 0303 	adc.w	r3, r9, r3
 800839e:	617b      	str	r3, [r7, #20]
 80083a0:	f04f 0200 	mov.w	r2, #0
 80083a4:	f04f 0300 	mov.w	r3, #0
 80083a8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80083ac:	4629      	mov	r1, r5
 80083ae:	024b      	lsls	r3, r1, #9
 80083b0:	4621      	mov	r1, r4
 80083b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80083b6:	4621      	mov	r1, r4
 80083b8:	024a      	lsls	r2, r1, #9
 80083ba:	4610      	mov	r0, r2
 80083bc:	4619      	mov	r1, r3
 80083be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083c2:	2200      	movs	r2, #0
 80083c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083c6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80083c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80083cc:	f7f8 fc7c 	bl	8000cc8 <__aeabi_uldivmod>
 80083d0:	4602      	mov	r2, r0
 80083d2:	460b      	mov	r3, r1
 80083d4:	4613      	mov	r3, r2
 80083d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083da:	e065      	b.n	80084a8 <HAL_RCC_GetSysClockFreq+0x420>
 80083dc:	40023800 	.word	0x40023800
 80083e0:	00f42400 	.word	0x00f42400
 80083e4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80083e8:	4b3d      	ldr	r3, [pc, #244]	@ (80084e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	099b      	lsrs	r3, r3, #6
 80083ee:	2200      	movs	r2, #0
 80083f0:	4618      	mov	r0, r3
 80083f2:	4611      	mov	r1, r2
 80083f4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80083f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80083fa:	2300      	movs	r3, #0
 80083fc:	657b      	str	r3, [r7, #84]	@ 0x54
 80083fe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008402:	4642      	mov	r2, r8
 8008404:	464b      	mov	r3, r9
 8008406:	f04f 0000 	mov.w	r0, #0
 800840a:	f04f 0100 	mov.w	r1, #0
 800840e:	0159      	lsls	r1, r3, #5
 8008410:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008414:	0150      	lsls	r0, r2, #5
 8008416:	4602      	mov	r2, r0
 8008418:	460b      	mov	r3, r1
 800841a:	4641      	mov	r1, r8
 800841c:	1a51      	subs	r1, r2, r1
 800841e:	60b9      	str	r1, [r7, #8]
 8008420:	4649      	mov	r1, r9
 8008422:	eb63 0301 	sbc.w	r3, r3, r1
 8008426:	60fb      	str	r3, [r7, #12]
 8008428:	f04f 0200 	mov.w	r2, #0
 800842c:	f04f 0300 	mov.w	r3, #0
 8008430:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008434:	4659      	mov	r1, fp
 8008436:	018b      	lsls	r3, r1, #6
 8008438:	4651      	mov	r1, sl
 800843a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800843e:	4651      	mov	r1, sl
 8008440:	018a      	lsls	r2, r1, #6
 8008442:	4651      	mov	r1, sl
 8008444:	1a54      	subs	r4, r2, r1
 8008446:	4659      	mov	r1, fp
 8008448:	eb63 0501 	sbc.w	r5, r3, r1
 800844c:	f04f 0200 	mov.w	r2, #0
 8008450:	f04f 0300 	mov.w	r3, #0
 8008454:	00eb      	lsls	r3, r5, #3
 8008456:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800845a:	00e2      	lsls	r2, r4, #3
 800845c:	4614      	mov	r4, r2
 800845e:	461d      	mov	r5, r3
 8008460:	4643      	mov	r3, r8
 8008462:	18e3      	adds	r3, r4, r3
 8008464:	603b      	str	r3, [r7, #0]
 8008466:	464b      	mov	r3, r9
 8008468:	eb45 0303 	adc.w	r3, r5, r3
 800846c:	607b      	str	r3, [r7, #4]
 800846e:	f04f 0200 	mov.w	r2, #0
 8008472:	f04f 0300 	mov.w	r3, #0
 8008476:	e9d7 4500 	ldrd	r4, r5, [r7]
 800847a:	4629      	mov	r1, r5
 800847c:	028b      	lsls	r3, r1, #10
 800847e:	4621      	mov	r1, r4
 8008480:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008484:	4621      	mov	r1, r4
 8008486:	028a      	lsls	r2, r1, #10
 8008488:	4610      	mov	r0, r2
 800848a:	4619      	mov	r1, r3
 800848c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008490:	2200      	movs	r2, #0
 8008492:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008494:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008496:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800849a:	f7f8 fc15 	bl	8000cc8 <__aeabi_uldivmod>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	4613      	mov	r3, r2
 80084a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80084a8:	4b0d      	ldr	r3, [pc, #52]	@ (80084e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	0f1b      	lsrs	r3, r3, #28
 80084ae:	f003 0307 	and.w	r3, r3, #7
 80084b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80084b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80084ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80084be:	fbb2 f3f3 	udiv	r3, r2, r3
 80084c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80084c6:	e003      	b.n	80084d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80084c8:	4b06      	ldr	r3, [pc, #24]	@ (80084e4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80084ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80084ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80084d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	37b8      	adds	r7, #184	@ 0xb8
 80084d8:	46bd      	mov	sp, r7
 80084da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084de:	bf00      	nop
 80084e0:	40023800 	.word	0x40023800
 80084e4:	00f42400 	.word	0x00f42400

080084e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b086      	sub	sp, #24
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d101      	bne.n	80084fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e28d      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f003 0301 	and.w	r3, r3, #1
 8008502:	2b00      	cmp	r3, #0
 8008504:	f000 8083 	beq.w	800860e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008508:	4b94      	ldr	r3, [pc, #592]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	f003 030c 	and.w	r3, r3, #12
 8008510:	2b04      	cmp	r3, #4
 8008512:	d019      	beq.n	8008548 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008514:	4b91      	ldr	r3, [pc, #580]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	f003 030c 	and.w	r3, r3, #12
        || \
 800851c:	2b08      	cmp	r3, #8
 800851e:	d106      	bne.n	800852e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008520:	4b8e      	ldr	r3, [pc, #568]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008528:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800852c:	d00c      	beq.n	8008548 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800852e:	4b8b      	ldr	r3, [pc, #556]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008536:	2b0c      	cmp	r3, #12
 8008538:	d112      	bne.n	8008560 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800853a:	4b88      	ldr	r3, [pc, #544]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008542:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008546:	d10b      	bne.n	8008560 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008548:	4b84      	ldr	r3, [pc, #528]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008550:	2b00      	cmp	r3, #0
 8008552:	d05b      	beq.n	800860c <HAL_RCC_OscConfig+0x124>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d157      	bne.n	800860c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e25a      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008568:	d106      	bne.n	8008578 <HAL_RCC_OscConfig+0x90>
 800856a:	4b7c      	ldr	r3, [pc, #496]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a7b      	ldr	r2, [pc, #492]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008574:	6013      	str	r3, [r2, #0]
 8008576:	e01d      	b.n	80085b4 <HAL_RCC_OscConfig+0xcc>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008580:	d10c      	bne.n	800859c <HAL_RCC_OscConfig+0xb4>
 8008582:	4b76      	ldr	r3, [pc, #472]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a75      	ldr	r2, [pc, #468]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008588:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800858c:	6013      	str	r3, [r2, #0]
 800858e:	4b73      	ldr	r3, [pc, #460]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a72      	ldr	r2, [pc, #456]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	e00b      	b.n	80085b4 <HAL_RCC_OscConfig+0xcc>
 800859c:	4b6f      	ldr	r3, [pc, #444]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a6e      	ldr	r2, [pc, #440]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80085a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085a6:	6013      	str	r3, [r2, #0]
 80085a8:	4b6c      	ldr	r3, [pc, #432]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a6b      	ldr	r2, [pc, #428]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80085ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80085b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d013      	beq.n	80085e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085bc:	f7fc fb94 	bl	8004ce8 <HAL_GetTick>
 80085c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085c2:	e008      	b.n	80085d6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085c4:	f7fc fb90 	bl	8004ce8 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	2b64      	cmp	r3, #100	@ 0x64
 80085d0:	d901      	bls.n	80085d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80085d2:	2303      	movs	r3, #3
 80085d4:	e21f      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085d6:	4b61      	ldr	r3, [pc, #388]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d0f0      	beq.n	80085c4 <HAL_RCC_OscConfig+0xdc>
 80085e2:	e014      	b.n	800860e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085e4:	f7fc fb80 	bl	8004ce8 <HAL_GetTick>
 80085e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085ea:	e008      	b.n	80085fe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085ec:	f7fc fb7c 	bl	8004ce8 <HAL_GetTick>
 80085f0:	4602      	mov	r2, r0
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	1ad3      	subs	r3, r2, r3
 80085f6:	2b64      	cmp	r3, #100	@ 0x64
 80085f8:	d901      	bls.n	80085fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e20b      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085fe:	4b57      	ldr	r3, [pc, #348]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1f0      	bne.n	80085ec <HAL_RCC_OscConfig+0x104>
 800860a:	e000      	b.n	800860e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800860c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 0302 	and.w	r3, r3, #2
 8008616:	2b00      	cmp	r3, #0
 8008618:	d06f      	beq.n	80086fa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800861a:	4b50      	ldr	r3, [pc, #320]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	f003 030c 	and.w	r3, r3, #12
 8008622:	2b00      	cmp	r3, #0
 8008624:	d017      	beq.n	8008656 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008626:	4b4d      	ldr	r3, [pc, #308]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	f003 030c 	and.w	r3, r3, #12
        || \
 800862e:	2b08      	cmp	r3, #8
 8008630:	d105      	bne.n	800863e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008632:	4b4a      	ldr	r3, [pc, #296]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00b      	beq.n	8008656 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800863e:	4b47      	ldr	r3, [pc, #284]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008646:	2b0c      	cmp	r3, #12
 8008648:	d11c      	bne.n	8008684 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800864a:	4b44      	ldr	r3, [pc, #272]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008652:	2b00      	cmp	r3, #0
 8008654:	d116      	bne.n	8008684 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008656:	4b41      	ldr	r3, [pc, #260]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 0302 	and.w	r3, r3, #2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d005      	beq.n	800866e <HAL_RCC_OscConfig+0x186>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d001      	beq.n	800866e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e1d3      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800866e:	4b3b      	ldr	r3, [pc, #236]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	00db      	lsls	r3, r3, #3
 800867c:	4937      	ldr	r1, [pc, #220]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 800867e:	4313      	orrs	r3, r2
 8008680:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008682:	e03a      	b.n	80086fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d020      	beq.n	80086ce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800868c:	4b34      	ldr	r3, [pc, #208]	@ (8008760 <HAL_RCC_OscConfig+0x278>)
 800868e:	2201      	movs	r2, #1
 8008690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008692:	f7fc fb29 	bl	8004ce8 <HAL_GetTick>
 8008696:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008698:	e008      	b.n	80086ac <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800869a:	f7fc fb25 	bl	8004ce8 <HAL_GetTick>
 800869e:	4602      	mov	r2, r0
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	1ad3      	subs	r3, r2, r3
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d901      	bls.n	80086ac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80086a8:	2303      	movs	r3, #3
 80086aa:	e1b4      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086ac:	4b2b      	ldr	r3, [pc, #172]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d0f0      	beq.n	800869a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086b8:	4b28      	ldr	r3, [pc, #160]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	00db      	lsls	r3, r3, #3
 80086c6:	4925      	ldr	r1, [pc, #148]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80086c8:	4313      	orrs	r3, r2
 80086ca:	600b      	str	r3, [r1, #0]
 80086cc:	e015      	b.n	80086fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086ce:	4b24      	ldr	r3, [pc, #144]	@ (8008760 <HAL_RCC_OscConfig+0x278>)
 80086d0:	2200      	movs	r2, #0
 80086d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086d4:	f7fc fb08 	bl	8004ce8 <HAL_GetTick>
 80086d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086da:	e008      	b.n	80086ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086dc:	f7fc fb04 	bl	8004ce8 <HAL_GetTick>
 80086e0:	4602      	mov	r2, r0
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	1ad3      	subs	r3, r2, r3
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d901      	bls.n	80086ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80086ea:	2303      	movs	r3, #3
 80086ec:	e193      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086ee:	4b1b      	ldr	r3, [pc, #108]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 0302 	and.w	r3, r3, #2
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d1f0      	bne.n	80086dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f003 0308 	and.w	r3, r3, #8
 8008702:	2b00      	cmp	r3, #0
 8008704:	d036      	beq.n	8008774 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	695b      	ldr	r3, [r3, #20]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d016      	beq.n	800873c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800870e:	4b15      	ldr	r3, [pc, #84]	@ (8008764 <HAL_RCC_OscConfig+0x27c>)
 8008710:	2201      	movs	r2, #1
 8008712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008714:	f7fc fae8 	bl	8004ce8 <HAL_GetTick>
 8008718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800871a:	e008      	b.n	800872e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800871c:	f7fc fae4 	bl	8004ce8 <HAL_GetTick>
 8008720:	4602      	mov	r2, r0
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	1ad3      	subs	r3, r2, r3
 8008726:	2b02      	cmp	r3, #2
 8008728:	d901      	bls.n	800872e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800872a:	2303      	movs	r3, #3
 800872c:	e173      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800872e:	4b0b      	ldr	r3, [pc, #44]	@ (800875c <HAL_RCC_OscConfig+0x274>)
 8008730:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008732:	f003 0302 	and.w	r3, r3, #2
 8008736:	2b00      	cmp	r3, #0
 8008738:	d0f0      	beq.n	800871c <HAL_RCC_OscConfig+0x234>
 800873a:	e01b      	b.n	8008774 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800873c:	4b09      	ldr	r3, [pc, #36]	@ (8008764 <HAL_RCC_OscConfig+0x27c>)
 800873e:	2200      	movs	r2, #0
 8008740:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008742:	f7fc fad1 	bl	8004ce8 <HAL_GetTick>
 8008746:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008748:	e00e      	b.n	8008768 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800874a:	f7fc facd 	bl	8004ce8 <HAL_GetTick>
 800874e:	4602      	mov	r2, r0
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	1ad3      	subs	r3, r2, r3
 8008754:	2b02      	cmp	r3, #2
 8008756:	d907      	bls.n	8008768 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008758:	2303      	movs	r3, #3
 800875a:	e15c      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
 800875c:	40023800 	.word	0x40023800
 8008760:	42470000 	.word	0x42470000
 8008764:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008768:	4b8a      	ldr	r3, [pc, #552]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800876a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800876c:	f003 0302 	and.w	r3, r3, #2
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1ea      	bne.n	800874a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0304 	and.w	r3, r3, #4
 800877c:	2b00      	cmp	r3, #0
 800877e:	f000 8097 	beq.w	80088b0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008782:	2300      	movs	r3, #0
 8008784:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008786:	4b83      	ldr	r3, [pc, #524]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800878a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800878e:	2b00      	cmp	r3, #0
 8008790:	d10f      	bne.n	80087b2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008792:	2300      	movs	r3, #0
 8008794:	60bb      	str	r3, [r7, #8]
 8008796:	4b7f      	ldr	r3, [pc, #508]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879a:	4a7e      	ldr	r2, [pc, #504]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800879c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80087a2:	4b7c      	ldr	r3, [pc, #496]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 80087a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087aa:	60bb      	str	r3, [r7, #8]
 80087ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087ae:	2301      	movs	r3, #1
 80087b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087b2:	4b79      	ldr	r3, [pc, #484]	@ (8008998 <HAL_RCC_OscConfig+0x4b0>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d118      	bne.n	80087f0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80087be:	4b76      	ldr	r3, [pc, #472]	@ (8008998 <HAL_RCC_OscConfig+0x4b0>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a75      	ldr	r2, [pc, #468]	@ (8008998 <HAL_RCC_OscConfig+0x4b0>)
 80087c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087ca:	f7fc fa8d 	bl	8004ce8 <HAL_GetTick>
 80087ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087d0:	e008      	b.n	80087e4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087d2:	f7fc fa89 	bl	8004ce8 <HAL_GetTick>
 80087d6:	4602      	mov	r2, r0
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	1ad3      	subs	r3, r2, r3
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d901      	bls.n	80087e4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80087e0:	2303      	movs	r3, #3
 80087e2:	e118      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087e4:	4b6c      	ldr	r3, [pc, #432]	@ (8008998 <HAL_RCC_OscConfig+0x4b0>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d0f0      	beq.n	80087d2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d106      	bne.n	8008806 <HAL_RCC_OscConfig+0x31e>
 80087f8:	4b66      	ldr	r3, [pc, #408]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 80087fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087fc:	4a65      	ldr	r2, [pc, #404]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 80087fe:	f043 0301 	orr.w	r3, r3, #1
 8008802:	6713      	str	r3, [r2, #112]	@ 0x70
 8008804:	e01c      	b.n	8008840 <HAL_RCC_OscConfig+0x358>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	2b05      	cmp	r3, #5
 800880c:	d10c      	bne.n	8008828 <HAL_RCC_OscConfig+0x340>
 800880e:	4b61      	ldr	r3, [pc, #388]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008812:	4a60      	ldr	r2, [pc, #384]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008814:	f043 0304 	orr.w	r3, r3, #4
 8008818:	6713      	str	r3, [r2, #112]	@ 0x70
 800881a:	4b5e      	ldr	r3, [pc, #376]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800881c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800881e:	4a5d      	ldr	r2, [pc, #372]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008820:	f043 0301 	orr.w	r3, r3, #1
 8008824:	6713      	str	r3, [r2, #112]	@ 0x70
 8008826:	e00b      	b.n	8008840 <HAL_RCC_OscConfig+0x358>
 8008828:	4b5a      	ldr	r3, [pc, #360]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800882a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882c:	4a59      	ldr	r2, [pc, #356]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800882e:	f023 0301 	bic.w	r3, r3, #1
 8008832:	6713      	str	r3, [r2, #112]	@ 0x70
 8008834:	4b57      	ldr	r3, [pc, #348]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008838:	4a56      	ldr	r2, [pc, #344]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800883a:	f023 0304 	bic.w	r3, r3, #4
 800883e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d015      	beq.n	8008874 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008848:	f7fc fa4e 	bl	8004ce8 <HAL_GetTick>
 800884c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800884e:	e00a      	b.n	8008866 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008850:	f7fc fa4a 	bl	8004ce8 <HAL_GetTick>
 8008854:	4602      	mov	r2, r0
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	1ad3      	subs	r3, r2, r3
 800885a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800885e:	4293      	cmp	r3, r2
 8008860:	d901      	bls.n	8008866 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e0d7      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008866:	4b4b      	ldr	r3, [pc, #300]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800886a:	f003 0302 	and.w	r3, r3, #2
 800886e:	2b00      	cmp	r3, #0
 8008870:	d0ee      	beq.n	8008850 <HAL_RCC_OscConfig+0x368>
 8008872:	e014      	b.n	800889e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008874:	f7fc fa38 	bl	8004ce8 <HAL_GetTick>
 8008878:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800887a:	e00a      	b.n	8008892 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800887c:	f7fc fa34 	bl	8004ce8 <HAL_GetTick>
 8008880:	4602      	mov	r2, r0
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	1ad3      	subs	r3, r2, r3
 8008886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800888a:	4293      	cmp	r3, r2
 800888c:	d901      	bls.n	8008892 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800888e:	2303      	movs	r3, #3
 8008890:	e0c1      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008892:	4b40      	ldr	r3, [pc, #256]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008896:	f003 0302 	and.w	r3, r3, #2
 800889a:	2b00      	cmp	r3, #0
 800889c:	d1ee      	bne.n	800887c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800889e:	7dfb      	ldrb	r3, [r7, #23]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d105      	bne.n	80088b0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80088a4:	4b3b      	ldr	r3, [pc, #236]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 80088a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088a8:	4a3a      	ldr	r2, [pc, #232]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 80088aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	699b      	ldr	r3, [r3, #24]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 80ad 	beq.w	8008a14 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80088ba:	4b36      	ldr	r3, [pc, #216]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 80088bc:	689b      	ldr	r3, [r3, #8]
 80088be:	f003 030c 	and.w	r3, r3, #12
 80088c2:	2b08      	cmp	r3, #8
 80088c4:	d060      	beq.n	8008988 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	699b      	ldr	r3, [r3, #24]
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d145      	bne.n	800895a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088ce:	4b33      	ldr	r3, [pc, #204]	@ (800899c <HAL_RCC_OscConfig+0x4b4>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088d4:	f7fc fa08 	bl	8004ce8 <HAL_GetTick>
 80088d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088da:	e008      	b.n	80088ee <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088dc:	f7fc fa04 	bl	8004ce8 <HAL_GetTick>
 80088e0:	4602      	mov	r2, r0
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	1ad3      	subs	r3, r2, r3
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d901      	bls.n	80088ee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80088ea:	2303      	movs	r3, #3
 80088ec:	e093      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088ee:	4b29      	ldr	r3, [pc, #164]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d1f0      	bne.n	80088dc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	69da      	ldr	r2, [r3, #28]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a1b      	ldr	r3, [r3, #32]
 8008902:	431a      	orrs	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008908:	019b      	lsls	r3, r3, #6
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008910:	085b      	lsrs	r3, r3, #1
 8008912:	3b01      	subs	r3, #1
 8008914:	041b      	lsls	r3, r3, #16
 8008916:	431a      	orrs	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800891c:	061b      	lsls	r3, r3, #24
 800891e:	431a      	orrs	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008924:	071b      	lsls	r3, r3, #28
 8008926:	491b      	ldr	r1, [pc, #108]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 8008928:	4313      	orrs	r3, r2
 800892a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800892c:	4b1b      	ldr	r3, [pc, #108]	@ (800899c <HAL_RCC_OscConfig+0x4b4>)
 800892e:	2201      	movs	r2, #1
 8008930:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008932:	f7fc f9d9 	bl	8004ce8 <HAL_GetTick>
 8008936:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008938:	e008      	b.n	800894c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800893a:	f7fc f9d5 	bl	8004ce8 <HAL_GetTick>
 800893e:	4602      	mov	r2, r0
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	1ad3      	subs	r3, r2, r3
 8008944:	2b02      	cmp	r3, #2
 8008946:	d901      	bls.n	800894c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008948:	2303      	movs	r3, #3
 800894a:	e064      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800894c:	4b11      	ldr	r3, [pc, #68]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008954:	2b00      	cmp	r3, #0
 8008956:	d0f0      	beq.n	800893a <HAL_RCC_OscConfig+0x452>
 8008958:	e05c      	b.n	8008a14 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800895a:	4b10      	ldr	r3, [pc, #64]	@ (800899c <HAL_RCC_OscConfig+0x4b4>)
 800895c:	2200      	movs	r2, #0
 800895e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008960:	f7fc f9c2 	bl	8004ce8 <HAL_GetTick>
 8008964:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008966:	e008      	b.n	800897a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008968:	f7fc f9be 	bl	8004ce8 <HAL_GetTick>
 800896c:	4602      	mov	r2, r0
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	2b02      	cmp	r3, #2
 8008974:	d901      	bls.n	800897a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008976:	2303      	movs	r3, #3
 8008978:	e04d      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800897a:	4b06      	ldr	r3, [pc, #24]	@ (8008994 <HAL_RCC_OscConfig+0x4ac>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1f0      	bne.n	8008968 <HAL_RCC_OscConfig+0x480>
 8008986:	e045      	b.n	8008a14 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	699b      	ldr	r3, [r3, #24]
 800898c:	2b01      	cmp	r3, #1
 800898e:	d107      	bne.n	80089a0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e040      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
 8008994:	40023800 	.word	0x40023800
 8008998:	40007000 	.word	0x40007000
 800899c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80089a0:	4b1f      	ldr	r3, [pc, #124]	@ (8008a20 <HAL_RCC_OscConfig+0x538>)
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	699b      	ldr	r3, [r3, #24]
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d030      	beq.n	8008a10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d129      	bne.n	8008a10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089c6:	429a      	cmp	r2, r3
 80089c8:	d122      	bne.n	8008a10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80089d0:	4013      	ands	r3, r2
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80089d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089d8:	4293      	cmp	r3, r2
 80089da:	d119      	bne.n	8008a10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089e6:	085b      	lsrs	r3, r3, #1
 80089e8:	3b01      	subs	r3, #1
 80089ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d10f      	bne.n	8008a10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d107      	bne.n	8008a10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a0a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d001      	beq.n	8008a14 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	e000      	b.n	8008a16 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	3718      	adds	r7, #24
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	40023800 	.word	0x40023800

08008a24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d101      	bne.n	8008a36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	e041      	b.n	8008aba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a3c:	b2db      	uxtb	r3, r3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d106      	bne.n	8008a50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f7fa ff2e 	bl	80038ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2202      	movs	r2, #2
 8008a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	3304      	adds	r3, #4
 8008a60:	4619      	mov	r1, r3
 8008a62:	4610      	mov	r0, r2
 8008a64:	f000 faec 	bl	8009040 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2201      	movs	r2, #1
 8008a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2201      	movs	r2, #1
 8008a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2201      	movs	r2, #1
 8008a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008ab8:	2300      	movs	r3, #0
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3708      	adds	r7, #8
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
	...

08008ac4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d109      	bne.n	8008ae8 <HAL_TIM_PWM_Start+0x24>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	bf14      	ite	ne
 8008ae0:	2301      	movne	r3, #1
 8008ae2:	2300      	moveq	r3, #0
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	e022      	b.n	8008b2e <HAL_TIM_PWM_Start+0x6a>
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	2b04      	cmp	r3, #4
 8008aec:	d109      	bne.n	8008b02 <HAL_TIM_PWM_Start+0x3e>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008af4:	b2db      	uxtb	r3, r3
 8008af6:	2b01      	cmp	r3, #1
 8008af8:	bf14      	ite	ne
 8008afa:	2301      	movne	r3, #1
 8008afc:	2300      	moveq	r3, #0
 8008afe:	b2db      	uxtb	r3, r3
 8008b00:	e015      	b.n	8008b2e <HAL_TIM_PWM_Start+0x6a>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	2b08      	cmp	r3, #8
 8008b06:	d109      	bne.n	8008b1c <HAL_TIM_PWM_Start+0x58>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	bf14      	ite	ne
 8008b14:	2301      	movne	r3, #1
 8008b16:	2300      	moveq	r3, #0
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	e008      	b.n	8008b2e <HAL_TIM_PWM_Start+0x6a>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	bf14      	ite	ne
 8008b28:	2301      	movne	r3, #1
 8008b2a:	2300      	moveq	r3, #0
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d001      	beq.n	8008b36 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
 8008b34:	e07c      	b.n	8008c30 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d104      	bne.n	8008b46 <HAL_TIM_PWM_Start+0x82>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2202      	movs	r2, #2
 8008b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b44:	e013      	b.n	8008b6e <HAL_TIM_PWM_Start+0xaa>
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	2b04      	cmp	r3, #4
 8008b4a:	d104      	bne.n	8008b56 <HAL_TIM_PWM_Start+0x92>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2202      	movs	r2, #2
 8008b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b54:	e00b      	b.n	8008b6e <HAL_TIM_PWM_Start+0xaa>
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	2b08      	cmp	r3, #8
 8008b5a:	d104      	bne.n	8008b66 <HAL_TIM_PWM_Start+0xa2>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2202      	movs	r2, #2
 8008b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b64:	e003      	b.n	8008b6e <HAL_TIM_PWM_Start+0xaa>
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2202      	movs	r2, #2
 8008b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2201      	movs	r2, #1
 8008b74:	6839      	ldr	r1, [r7, #0]
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 fcbe 	bl	80094f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a2d      	ldr	r2, [pc, #180]	@ (8008c38 <HAL_TIM_PWM_Start+0x174>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d004      	beq.n	8008b90 <HAL_TIM_PWM_Start+0xcc>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8008c3c <HAL_TIM_PWM_Start+0x178>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d101      	bne.n	8008b94 <HAL_TIM_PWM_Start+0xd0>
 8008b90:	2301      	movs	r3, #1
 8008b92:	e000      	b.n	8008b96 <HAL_TIM_PWM_Start+0xd2>
 8008b94:	2300      	movs	r3, #0
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d007      	beq.n	8008baa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008ba8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a22      	ldr	r2, [pc, #136]	@ (8008c38 <HAL_TIM_PWM_Start+0x174>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d022      	beq.n	8008bfa <HAL_TIM_PWM_Start+0x136>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bbc:	d01d      	beq.n	8008bfa <HAL_TIM_PWM_Start+0x136>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a1f      	ldr	r2, [pc, #124]	@ (8008c40 <HAL_TIM_PWM_Start+0x17c>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d018      	beq.n	8008bfa <HAL_TIM_PWM_Start+0x136>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8008c44 <HAL_TIM_PWM_Start+0x180>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d013      	beq.n	8008bfa <HAL_TIM_PWM_Start+0x136>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8008c48 <HAL_TIM_PWM_Start+0x184>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d00e      	beq.n	8008bfa <HAL_TIM_PWM_Start+0x136>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a16      	ldr	r2, [pc, #88]	@ (8008c3c <HAL_TIM_PWM_Start+0x178>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d009      	beq.n	8008bfa <HAL_TIM_PWM_Start+0x136>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a18      	ldr	r2, [pc, #96]	@ (8008c4c <HAL_TIM_PWM_Start+0x188>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d004      	beq.n	8008bfa <HAL_TIM_PWM_Start+0x136>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a16      	ldr	r2, [pc, #88]	@ (8008c50 <HAL_TIM_PWM_Start+0x18c>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d111      	bne.n	8008c1e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	689b      	ldr	r3, [r3, #8]
 8008c00:	f003 0307 	and.w	r3, r3, #7
 8008c04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2b06      	cmp	r3, #6
 8008c0a:	d010      	beq.n	8008c2e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f042 0201 	orr.w	r2, r2, #1
 8008c1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c1c:	e007      	b.n	8008c2e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f042 0201 	orr.w	r2, r2, #1
 8008c2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3710      	adds	r7, #16
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}
 8008c38:	40010000 	.word	0x40010000
 8008c3c:	40010400 	.word	0x40010400
 8008c40:	40000400 	.word	0x40000400
 8008c44:	40000800 	.word	0x40000800
 8008c48:	40000c00 	.word	0x40000c00
 8008c4c:	40014000 	.word	0x40014000
 8008c50:	40001800 	.word	0x40001800

08008c54 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b086      	sub	sp, #24
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d101      	bne.n	8008c68 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008c64:	2301      	movs	r3, #1
 8008c66:	e097      	b.n	8008d98 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d106      	bne.n	8008c82 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f7fa fd9b 	bl	80037b8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2202      	movs	r2, #2
 8008c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	6812      	ldr	r2, [r2, #0]
 8008c94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c98:	f023 0307 	bic.w	r3, r3, #7
 8008c9c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	3304      	adds	r3, #4
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	4610      	mov	r0, r2
 8008caa:	f000 f9c9 	bl	8009040 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	699b      	ldr	r3, [r3, #24]
 8008cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	6a1b      	ldr	r3, [r3, #32]
 8008cc4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	697a      	ldr	r2, [r7, #20]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cd6:	f023 0303 	bic.w	r3, r3, #3
 8008cda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	689a      	ldr	r2, [r3, #8]
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	699b      	ldr	r3, [r3, #24]
 8008ce4:	021b      	lsls	r3, r3, #8
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	693a      	ldr	r2, [r7, #16]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008cf4:	f023 030c 	bic.w	r3, r3, #12
 8008cf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	68da      	ldr	r2, [r3, #12]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	69db      	ldr	r3, [r3, #28]
 8008d0e:	021b      	lsls	r3, r3, #8
 8008d10:	4313      	orrs	r3, r2
 8008d12:	693a      	ldr	r2, [r7, #16]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	011a      	lsls	r2, r3, #4
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	6a1b      	ldr	r3, [r3, #32]
 8008d22:	031b      	lsls	r3, r3, #12
 8008d24:	4313      	orrs	r3, r2
 8008d26:	693a      	ldr	r2, [r7, #16]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008d32:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008d3a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	685a      	ldr	r2, [r3, #4]
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	695b      	ldr	r3, [r3, #20]
 8008d44:	011b      	lsls	r3, r3, #4
 8008d46:	4313      	orrs	r3, r2
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	697a      	ldr	r2, [r7, #20]
 8008d54:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	68fa      	ldr	r2, [r7, #12]
 8008d64:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2201      	movs	r2, #1
 8008d72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2201      	movs	r2, #1
 8008d82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2201      	movs	r2, #1
 8008d8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2201      	movs	r2, #1
 8008d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d96:	2300      	movs	r3, #0
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3718      	adds	r7, #24
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008db0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008db8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008dc0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008dc8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d110      	bne.n	8008df2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008dd0:	7bfb      	ldrb	r3, [r7, #15]
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d102      	bne.n	8008ddc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008dd6:	7b7b      	ldrb	r3, [r7, #13]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d001      	beq.n	8008de0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	e069      	b.n	8008eb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2202      	movs	r2, #2
 8008de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2202      	movs	r2, #2
 8008dec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008df0:	e031      	b.n	8008e56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	2b04      	cmp	r3, #4
 8008df6:	d110      	bne.n	8008e1a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008df8:	7bbb      	ldrb	r3, [r7, #14]
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d102      	bne.n	8008e04 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008dfe:	7b3b      	ldrb	r3, [r7, #12]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d001      	beq.n	8008e08 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e055      	b.n	8008eb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2202      	movs	r2, #2
 8008e0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2202      	movs	r2, #2
 8008e14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e18:	e01d      	b.n	8008e56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e1a:	7bfb      	ldrb	r3, [r7, #15]
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d108      	bne.n	8008e32 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e20:	7bbb      	ldrb	r3, [r7, #14]
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d105      	bne.n	8008e32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e26:	7b7b      	ldrb	r3, [r7, #13]
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d102      	bne.n	8008e32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e2c:	7b3b      	ldrb	r3, [r7, #12]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d001      	beq.n	8008e36 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e03e      	b.n	8008eb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2202      	movs	r2, #2
 8008e3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2202      	movs	r2, #2
 8008e42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2202      	movs	r2, #2
 8008e4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2202      	movs	r2, #2
 8008e52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d003      	beq.n	8008e64 <HAL_TIM_Encoder_Start+0xc4>
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	2b04      	cmp	r3, #4
 8008e60:	d008      	beq.n	8008e74 <HAL_TIM_Encoder_Start+0xd4>
 8008e62:	e00f      	b.n	8008e84 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2201      	movs	r2, #1
 8008e6a:	2100      	movs	r1, #0
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f000 fb43 	bl	80094f8 <TIM_CCxChannelCmd>
      break;
 8008e72:	e016      	b.n	8008ea2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	2104      	movs	r1, #4
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f000 fb3b 	bl	80094f8 <TIM_CCxChannelCmd>
      break;
 8008e82:	e00e      	b.n	8008ea2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2201      	movs	r2, #1
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f000 fb33 	bl	80094f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2201      	movs	r2, #1
 8008e98:	2104      	movs	r1, #4
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f000 fb2c 	bl	80094f8 <TIM_CCxChannelCmd>
      break;
 8008ea0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f042 0201 	orr.w	r2, r2, #1
 8008eb0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3710      	adds	r7, #16
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b086      	sub	sp, #24
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	60f8      	str	r0, [r7, #12]
 8008ec4:	60b9      	str	r1, [r7, #8]
 8008ec6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d101      	bne.n	8008eda <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008ed6:	2302      	movs	r3, #2
 8008ed8:	e0ae      	b.n	8009038 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2201      	movs	r2, #1
 8008ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2b0c      	cmp	r3, #12
 8008ee6:	f200 809f 	bhi.w	8009028 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008eea:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef0:	08008f25 	.word	0x08008f25
 8008ef4:	08009029 	.word	0x08009029
 8008ef8:	08009029 	.word	0x08009029
 8008efc:	08009029 	.word	0x08009029
 8008f00:	08008f65 	.word	0x08008f65
 8008f04:	08009029 	.word	0x08009029
 8008f08:	08009029 	.word	0x08009029
 8008f0c:	08009029 	.word	0x08009029
 8008f10:	08008fa7 	.word	0x08008fa7
 8008f14:	08009029 	.word	0x08009029
 8008f18:	08009029 	.word	0x08009029
 8008f1c:	08009029 	.word	0x08009029
 8008f20:	08008fe7 	.word	0x08008fe7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	68b9      	ldr	r1, [r7, #8]
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f000 f934 	bl	8009198 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	699a      	ldr	r2, [r3, #24]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f042 0208 	orr.w	r2, r2, #8
 8008f3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	699a      	ldr	r2, [r3, #24]
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f022 0204 	bic.w	r2, r2, #4
 8008f4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	6999      	ldr	r1, [r3, #24]
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	691a      	ldr	r2, [r3, #16]
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	430a      	orrs	r2, r1
 8008f60:	619a      	str	r2, [r3, #24]
      break;
 8008f62:	e064      	b.n	800902e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68b9      	ldr	r1, [r7, #8]
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f000 f984 	bl	8009278 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	699a      	ldr	r2, [r3, #24]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	699a      	ldr	r2, [r3, #24]
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6999      	ldr	r1, [r3, #24]
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	691b      	ldr	r3, [r3, #16]
 8008f9a:	021a      	lsls	r2, r3, #8
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	619a      	str	r2, [r3, #24]
      break;
 8008fa4:	e043      	b.n	800902e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68b9      	ldr	r1, [r7, #8]
 8008fac:	4618      	mov	r0, r3
 8008fae:	f000 f9d9 	bl	8009364 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	69da      	ldr	r2, [r3, #28]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f042 0208 	orr.w	r2, r2, #8
 8008fc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	69da      	ldr	r2, [r3, #28]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f022 0204 	bic.w	r2, r2, #4
 8008fd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	69d9      	ldr	r1, [r3, #28]
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	691a      	ldr	r2, [r3, #16]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	430a      	orrs	r2, r1
 8008fe2:	61da      	str	r2, [r3, #28]
      break;
 8008fe4:	e023      	b.n	800902e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	68b9      	ldr	r1, [r7, #8]
 8008fec:	4618      	mov	r0, r3
 8008fee:	f000 fa2d 	bl	800944c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	69da      	ldr	r2, [r3, #28]
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009000:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	69da      	ldr	r2, [r3, #28]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009010:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	69d9      	ldr	r1, [r3, #28]
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	691b      	ldr	r3, [r3, #16]
 800901c:	021a      	lsls	r2, r3, #8
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	430a      	orrs	r2, r1
 8009024:	61da      	str	r2, [r3, #28]
      break;
 8009026:	e002      	b.n	800902e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	75fb      	strb	r3, [r7, #23]
      break;
 800902c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009036:	7dfb      	ldrb	r3, [r7, #23]
}
 8009038:	4618      	mov	r0, r3
 800903a:	3718      	adds	r7, #24
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009040:	b480      	push	{r7}
 8009042:	b085      	sub	sp, #20
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
 8009048:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a46      	ldr	r2, [pc, #280]	@ (800916c <TIM_Base_SetConfig+0x12c>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d013      	beq.n	8009080 <TIM_Base_SetConfig+0x40>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800905e:	d00f      	beq.n	8009080 <TIM_Base_SetConfig+0x40>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	4a43      	ldr	r2, [pc, #268]	@ (8009170 <TIM_Base_SetConfig+0x130>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d00b      	beq.n	8009080 <TIM_Base_SetConfig+0x40>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	4a42      	ldr	r2, [pc, #264]	@ (8009174 <TIM_Base_SetConfig+0x134>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d007      	beq.n	8009080 <TIM_Base_SetConfig+0x40>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	4a41      	ldr	r2, [pc, #260]	@ (8009178 <TIM_Base_SetConfig+0x138>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d003      	beq.n	8009080 <TIM_Base_SetConfig+0x40>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	4a40      	ldr	r2, [pc, #256]	@ (800917c <TIM_Base_SetConfig+0x13c>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d108      	bne.n	8009092 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	4313      	orrs	r3, r2
 8009090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a35      	ldr	r2, [pc, #212]	@ (800916c <TIM_Base_SetConfig+0x12c>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d02b      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090a0:	d027      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	4a32      	ldr	r2, [pc, #200]	@ (8009170 <TIM_Base_SetConfig+0x130>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d023      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	4a31      	ldr	r2, [pc, #196]	@ (8009174 <TIM_Base_SetConfig+0x134>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d01f      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	4a30      	ldr	r2, [pc, #192]	@ (8009178 <TIM_Base_SetConfig+0x138>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d01b      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4a2f      	ldr	r2, [pc, #188]	@ (800917c <TIM_Base_SetConfig+0x13c>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d017      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	4a2e      	ldr	r2, [pc, #184]	@ (8009180 <TIM_Base_SetConfig+0x140>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d013      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4a2d      	ldr	r2, [pc, #180]	@ (8009184 <TIM_Base_SetConfig+0x144>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d00f      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	4a2c      	ldr	r2, [pc, #176]	@ (8009188 <TIM_Base_SetConfig+0x148>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d00b      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	4a2b      	ldr	r2, [pc, #172]	@ (800918c <TIM_Base_SetConfig+0x14c>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d007      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	4a2a      	ldr	r2, [pc, #168]	@ (8009190 <TIM_Base_SetConfig+0x150>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d003      	beq.n	80090f2 <TIM_Base_SetConfig+0xb2>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4a29      	ldr	r2, [pc, #164]	@ (8009194 <TIM_Base_SetConfig+0x154>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d108      	bne.n	8009104 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	68fa      	ldr	r2, [r7, #12]
 8009100:	4313      	orrs	r3, r2
 8009102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	695b      	ldr	r3, [r3, #20]
 800910e:	4313      	orrs	r3, r2
 8009110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	68fa      	ldr	r2, [r7, #12]
 8009116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	689a      	ldr	r2, [r3, #8]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a10      	ldr	r2, [pc, #64]	@ (800916c <TIM_Base_SetConfig+0x12c>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d003      	beq.n	8009138 <TIM_Base_SetConfig+0xf8>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a12      	ldr	r2, [pc, #72]	@ (800917c <TIM_Base_SetConfig+0x13c>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d103      	bne.n	8009140 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	691a      	ldr	r2, [r3, #16]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2201      	movs	r2, #1
 8009144:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	691b      	ldr	r3, [r3, #16]
 800914a:	f003 0301 	and.w	r3, r3, #1
 800914e:	2b01      	cmp	r3, #1
 8009150:	d105      	bne.n	800915e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	f023 0201 	bic.w	r2, r3, #1
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	611a      	str	r2, [r3, #16]
  }
}
 800915e:	bf00      	nop
 8009160:	3714      	adds	r7, #20
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr
 800916a:	bf00      	nop
 800916c:	40010000 	.word	0x40010000
 8009170:	40000400 	.word	0x40000400
 8009174:	40000800 	.word	0x40000800
 8009178:	40000c00 	.word	0x40000c00
 800917c:	40010400 	.word	0x40010400
 8009180:	40014000 	.word	0x40014000
 8009184:	40014400 	.word	0x40014400
 8009188:	40014800 	.word	0x40014800
 800918c:	40001800 	.word	0x40001800
 8009190:	40001c00 	.word	0x40001c00
 8009194:	40002000 	.word	0x40002000

08009198 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009198:	b480      	push	{r7}
 800919a:	b087      	sub	sp, #28
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6a1b      	ldr	r3, [r3, #32]
 80091ac:	f023 0201 	bic.w	r2, r3, #1
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	699b      	ldr	r3, [r3, #24]
 80091be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f023 0303 	bic.w	r3, r3, #3
 80091ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	68fa      	ldr	r2, [r7, #12]
 80091d6:	4313      	orrs	r3, r2
 80091d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	f023 0302 	bic.w	r3, r3, #2
 80091e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	697a      	ldr	r2, [r7, #20]
 80091e8:	4313      	orrs	r3, r2
 80091ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	4a20      	ldr	r2, [pc, #128]	@ (8009270 <TIM_OC1_SetConfig+0xd8>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d003      	beq.n	80091fc <TIM_OC1_SetConfig+0x64>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	4a1f      	ldr	r2, [pc, #124]	@ (8009274 <TIM_OC1_SetConfig+0xdc>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d10c      	bne.n	8009216 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	f023 0308 	bic.w	r3, r3, #8
 8009202:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	68db      	ldr	r3, [r3, #12]
 8009208:	697a      	ldr	r2, [r7, #20]
 800920a:	4313      	orrs	r3, r2
 800920c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	f023 0304 	bic.w	r3, r3, #4
 8009214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a15      	ldr	r2, [pc, #84]	@ (8009270 <TIM_OC1_SetConfig+0xd8>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d003      	beq.n	8009226 <TIM_OC1_SetConfig+0x8e>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	4a14      	ldr	r2, [pc, #80]	@ (8009274 <TIM_OC1_SetConfig+0xdc>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d111      	bne.n	800924a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800922c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	695b      	ldr	r3, [r3, #20]
 800923a:	693a      	ldr	r2, [r7, #16]
 800923c:	4313      	orrs	r3, r2
 800923e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	699b      	ldr	r3, [r3, #24]
 8009244:	693a      	ldr	r2, [r7, #16]
 8009246:	4313      	orrs	r3, r2
 8009248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	693a      	ldr	r2, [r7, #16]
 800924e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	685a      	ldr	r2, [r3, #4]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	697a      	ldr	r2, [r7, #20]
 8009262:	621a      	str	r2, [r3, #32]
}
 8009264:	bf00      	nop
 8009266:	371c      	adds	r7, #28
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr
 8009270:	40010000 	.word	0x40010000
 8009274:	40010400 	.word	0x40010400

08009278 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009278:	b480      	push	{r7}
 800927a:	b087      	sub	sp, #28
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6a1b      	ldr	r3, [r3, #32]
 8009286:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a1b      	ldr	r3, [r3, #32]
 800928c:	f023 0210 	bic.w	r2, r3, #16
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	699b      	ldr	r3, [r3, #24]
 800929e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	021b      	lsls	r3, r3, #8
 80092b6:	68fa      	ldr	r2, [r7, #12]
 80092b8:	4313      	orrs	r3, r2
 80092ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	f023 0320 	bic.w	r3, r3, #32
 80092c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	011b      	lsls	r3, r3, #4
 80092ca:	697a      	ldr	r2, [r7, #20]
 80092cc:	4313      	orrs	r3, r2
 80092ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	4a22      	ldr	r2, [pc, #136]	@ (800935c <TIM_OC2_SetConfig+0xe4>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d003      	beq.n	80092e0 <TIM_OC2_SetConfig+0x68>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	4a21      	ldr	r2, [pc, #132]	@ (8009360 <TIM_OC2_SetConfig+0xe8>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d10d      	bne.n	80092fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	68db      	ldr	r3, [r3, #12]
 80092ec:	011b      	lsls	r3, r3, #4
 80092ee:	697a      	ldr	r2, [r7, #20]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4a17      	ldr	r2, [pc, #92]	@ (800935c <TIM_OC2_SetConfig+0xe4>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d003      	beq.n	800930c <TIM_OC2_SetConfig+0x94>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	4a16      	ldr	r2, [pc, #88]	@ (8009360 <TIM_OC2_SetConfig+0xe8>)
 8009308:	4293      	cmp	r3, r2
 800930a:	d113      	bne.n	8009334 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009312:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800931a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	695b      	ldr	r3, [r3, #20]
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	693a      	ldr	r2, [r7, #16]
 8009324:	4313      	orrs	r3, r2
 8009326:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	699b      	ldr	r3, [r3, #24]
 800932c:	009b      	lsls	r3, r3, #2
 800932e:	693a      	ldr	r2, [r7, #16]
 8009330:	4313      	orrs	r3, r2
 8009332:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	693a      	ldr	r2, [r7, #16]
 8009338:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	68fa      	ldr	r2, [r7, #12]
 800933e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	685a      	ldr	r2, [r3, #4]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	697a      	ldr	r2, [r7, #20]
 800934c:	621a      	str	r2, [r3, #32]
}
 800934e:	bf00      	nop
 8009350:	371c      	adds	r7, #28
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	40010000 	.word	0x40010000
 8009360:	40010400 	.word	0x40010400

08009364 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009364:	b480      	push	{r7}
 8009366:	b087      	sub	sp, #28
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a1b      	ldr	r3, [r3, #32]
 8009372:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a1b      	ldr	r3, [r3, #32]
 8009378:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	69db      	ldr	r3, [r3, #28]
 800938a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f023 0303 	bic.w	r3, r3, #3
 800939a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80093ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	021b      	lsls	r3, r3, #8
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a21      	ldr	r2, [pc, #132]	@ (8009444 <TIM_OC3_SetConfig+0xe0>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d003      	beq.n	80093ca <TIM_OC3_SetConfig+0x66>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a20      	ldr	r2, [pc, #128]	@ (8009448 <TIM_OC3_SetConfig+0xe4>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d10d      	bne.n	80093e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80093d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	021b      	lsls	r3, r3, #8
 80093d8:	697a      	ldr	r2, [r7, #20]
 80093da:	4313      	orrs	r3, r2
 80093dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80093e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a16      	ldr	r2, [pc, #88]	@ (8009444 <TIM_OC3_SetConfig+0xe0>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d003      	beq.n	80093f6 <TIM_OC3_SetConfig+0x92>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a15      	ldr	r2, [pc, #84]	@ (8009448 <TIM_OC3_SetConfig+0xe4>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d113      	bne.n	800941e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009404:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	695b      	ldr	r3, [r3, #20]
 800940a:	011b      	lsls	r3, r3, #4
 800940c:	693a      	ldr	r2, [r7, #16]
 800940e:	4313      	orrs	r3, r2
 8009410:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	699b      	ldr	r3, [r3, #24]
 8009416:	011b      	lsls	r3, r3, #4
 8009418:	693a      	ldr	r2, [r7, #16]
 800941a:	4313      	orrs	r3, r2
 800941c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	693a      	ldr	r2, [r7, #16]
 8009422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	68fa      	ldr	r2, [r7, #12]
 8009428:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	685a      	ldr	r2, [r3, #4]
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	697a      	ldr	r2, [r7, #20]
 8009436:	621a      	str	r2, [r3, #32]
}
 8009438:	bf00      	nop
 800943a:	371c      	adds	r7, #28
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr
 8009444:	40010000 	.word	0x40010000
 8009448:	40010400 	.word	0x40010400

0800944c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800944c:	b480      	push	{r7}
 800944e:	b087      	sub	sp, #28
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a1b      	ldr	r3, [r3, #32]
 800945a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6a1b      	ldr	r3, [r3, #32]
 8009460:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	69db      	ldr	r3, [r3, #28]
 8009472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800947a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	021b      	lsls	r3, r3, #8
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	4313      	orrs	r3, r2
 800948e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009496:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	689b      	ldr	r3, [r3, #8]
 800949c:	031b      	lsls	r3, r3, #12
 800949e:	693a      	ldr	r2, [r7, #16]
 80094a0:	4313      	orrs	r3, r2
 80094a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a12      	ldr	r2, [pc, #72]	@ (80094f0 <TIM_OC4_SetConfig+0xa4>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d003      	beq.n	80094b4 <TIM_OC4_SetConfig+0x68>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a11      	ldr	r2, [pc, #68]	@ (80094f4 <TIM_OC4_SetConfig+0xa8>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d109      	bne.n	80094c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80094ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	695b      	ldr	r3, [r3, #20]
 80094c0:	019b      	lsls	r3, r3, #6
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	697a      	ldr	r2, [r7, #20]
 80094cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	68fa      	ldr	r2, [r7, #12]
 80094d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	685a      	ldr	r2, [r3, #4]
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	693a      	ldr	r2, [r7, #16]
 80094e0:	621a      	str	r2, [r3, #32]
}
 80094e2:	bf00      	nop
 80094e4:	371c      	adds	r7, #28
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr
 80094ee:	bf00      	nop
 80094f0:	40010000 	.word	0x40010000
 80094f4:	40010400 	.word	0x40010400

080094f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b087      	sub	sp, #28
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	60f8      	str	r0, [r7, #12]
 8009500:	60b9      	str	r1, [r7, #8]
 8009502:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	f003 031f 	and.w	r3, r3, #31
 800950a:	2201      	movs	r2, #1
 800950c:	fa02 f303 	lsl.w	r3, r2, r3
 8009510:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6a1a      	ldr	r2, [r3, #32]
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	43db      	mvns	r3, r3
 800951a:	401a      	ands	r2, r3
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6a1a      	ldr	r2, [r3, #32]
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	f003 031f 	and.w	r3, r3, #31
 800952a:	6879      	ldr	r1, [r7, #4]
 800952c:	fa01 f303 	lsl.w	r3, r1, r3
 8009530:	431a      	orrs	r2, r3
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	621a      	str	r2, [r3, #32]
}
 8009536:	bf00      	nop
 8009538:	371c      	adds	r7, #28
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr
	...

08009544 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009544:	b480      	push	{r7}
 8009546:	b085      	sub	sp, #20
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009554:	2b01      	cmp	r3, #1
 8009556:	d101      	bne.n	800955c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009558:	2302      	movs	r3, #2
 800955a:	e05a      	b.n	8009612 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2202      	movs	r2, #2
 8009568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	685b      	ldr	r3, [r3, #4]
 8009572:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	689b      	ldr	r3, [r3, #8]
 800957a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009582:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	4313      	orrs	r3, r2
 800958c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a21      	ldr	r2, [pc, #132]	@ (8009620 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d022      	beq.n	80095e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095a8:	d01d      	beq.n	80095e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a1d      	ldr	r2, [pc, #116]	@ (8009624 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d018      	beq.n	80095e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a1b      	ldr	r2, [pc, #108]	@ (8009628 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d013      	beq.n	80095e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4a1a      	ldr	r2, [pc, #104]	@ (800962c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d00e      	beq.n	80095e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a18      	ldr	r2, [pc, #96]	@ (8009630 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d009      	beq.n	80095e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a17      	ldr	r2, [pc, #92]	@ (8009634 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d004      	beq.n	80095e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a15      	ldr	r2, [pc, #84]	@ (8009638 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d10c      	bne.n	8009600 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	68ba      	ldr	r2, [r7, #8]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68ba      	ldr	r2, [r7, #8]
 80095fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2201      	movs	r2, #1
 8009604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009610:	2300      	movs	r3, #0
}
 8009612:	4618      	mov	r0, r3
 8009614:	3714      	adds	r7, #20
 8009616:	46bd      	mov	sp, r7
 8009618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961c:	4770      	bx	lr
 800961e:	bf00      	nop
 8009620:	40010000 	.word	0x40010000
 8009624:	40000400 	.word	0x40000400
 8009628:	40000800 	.word	0x40000800
 800962c:	40000c00 	.word	0x40000c00
 8009630:	40010400 	.word	0x40010400
 8009634:	40014000 	.word	0x40014000
 8009638:	40001800 	.word	0x40001800

0800963c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e042      	b.n	80096d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009654:	b2db      	uxtb	r3, r3
 8009656:	2b00      	cmp	r3, #0
 8009658:	d106      	bne.n	8009668 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f7fa f99e 	bl	80039a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2224      	movs	r2, #36	@ 0x24
 800966c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	68da      	ldr	r2, [r3, #12]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800967e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f000 fd69 	bl	800a158 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	691a      	ldr	r2, [r3, #16]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009694:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	695a      	ldr	r2, [r3, #20]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68da      	ldr	r2, [r3, #12]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	2200      	movs	r2, #0
 80096ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2220      	movs	r2, #32
 80096c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2220      	movs	r2, #32
 80096c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b08a      	sub	sp, #40	@ 0x28
 80096e0:	af02      	add	r7, sp, #8
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	60b9      	str	r1, [r7, #8]
 80096e6:	603b      	str	r3, [r7, #0]
 80096e8:	4613      	mov	r3, r2
 80096ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80096ec:	2300      	movs	r3, #0
 80096ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096f6:	b2db      	uxtb	r3, r3
 80096f8:	2b20      	cmp	r3, #32
 80096fa:	d175      	bne.n	80097e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d002      	beq.n	8009708 <HAL_UART_Transmit+0x2c>
 8009702:	88fb      	ldrh	r3, [r7, #6]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d101      	bne.n	800970c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009708:	2301      	movs	r3, #1
 800970a:	e06e      	b.n	80097ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2200      	movs	r2, #0
 8009710:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2221      	movs	r2, #33	@ 0x21
 8009716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800971a:	f7fb fae5 	bl	8004ce8 <HAL_GetTick>
 800971e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	88fa      	ldrh	r2, [r7, #6]
 8009724:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	88fa      	ldrh	r2, [r7, #6]
 800972a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009734:	d108      	bne.n	8009748 <HAL_UART_Transmit+0x6c>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	691b      	ldr	r3, [r3, #16]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d104      	bne.n	8009748 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800973e:	2300      	movs	r3, #0
 8009740:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	61bb      	str	r3, [r7, #24]
 8009746:	e003      	b.n	8009750 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800974c:	2300      	movs	r3, #0
 800974e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009750:	e02e      	b.n	80097b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	9300      	str	r3, [sp, #0]
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	2200      	movs	r2, #0
 800975a:	2180      	movs	r1, #128	@ 0x80
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f000 fb05 	bl	8009d6c <UART_WaitOnFlagUntilTimeout>
 8009762:	4603      	mov	r3, r0
 8009764:	2b00      	cmp	r3, #0
 8009766:	d005      	beq.n	8009774 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2220      	movs	r2, #32
 800976c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009770:	2303      	movs	r3, #3
 8009772:	e03a      	b.n	80097ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d10b      	bne.n	8009792 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800977a:	69bb      	ldr	r3, [r7, #24]
 800977c:	881b      	ldrh	r3, [r3, #0]
 800977e:	461a      	mov	r2, r3
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009788:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	3302      	adds	r3, #2
 800978e:	61bb      	str	r3, [r7, #24]
 8009790:	e007      	b.n	80097a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009792:	69fb      	ldr	r3, [r7, #28]
 8009794:	781a      	ldrb	r2, [r3, #0]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	3301      	adds	r3, #1
 80097a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	3b01      	subs	r3, #1
 80097aa:	b29a      	uxth	r2, r3
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d1cb      	bne.n	8009752 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	9300      	str	r3, [sp, #0]
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	2200      	movs	r2, #0
 80097c2:	2140      	movs	r1, #64	@ 0x40
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f000 fad1 	bl	8009d6c <UART_WaitOnFlagUntilTimeout>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d005      	beq.n	80097dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2220      	movs	r2, #32
 80097d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80097d8:	2303      	movs	r3, #3
 80097da:	e006      	b.n	80097ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2220      	movs	r2, #32
 80097e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80097e4:	2300      	movs	r3, #0
 80097e6:	e000      	b.n	80097ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80097e8:	2302      	movs	r3, #2
  }
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3720      	adds	r7, #32
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
	...

080097f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b0ba      	sub	sp, #232	@ 0xe8
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800981a:	2300      	movs	r3, #0
 800981c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009820:	2300      	movs	r3, #0
 8009822:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009826:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800982a:	f003 030f 	and.w	r3, r3, #15
 800982e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009832:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009836:	2b00      	cmp	r3, #0
 8009838:	d10f      	bne.n	800985a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800983a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800983e:	f003 0320 	and.w	r3, r3, #32
 8009842:	2b00      	cmp	r3, #0
 8009844:	d009      	beq.n	800985a <HAL_UART_IRQHandler+0x66>
 8009846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800984a:	f003 0320 	and.w	r3, r3, #32
 800984e:	2b00      	cmp	r3, #0
 8009850:	d003      	beq.n	800985a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 fbc2 	bl	8009fdc <UART_Receive_IT>
      return;
 8009858:	e25b      	b.n	8009d12 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800985a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800985e:	2b00      	cmp	r3, #0
 8009860:	f000 80de 	beq.w	8009a20 <HAL_UART_IRQHandler+0x22c>
 8009864:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009868:	f003 0301 	and.w	r3, r3, #1
 800986c:	2b00      	cmp	r3, #0
 800986e:	d106      	bne.n	800987e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009874:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009878:	2b00      	cmp	r3, #0
 800987a:	f000 80d1 	beq.w	8009a20 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800987e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009882:	f003 0301 	and.w	r3, r3, #1
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00b      	beq.n	80098a2 <HAL_UART_IRQHandler+0xae>
 800988a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800988e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009892:	2b00      	cmp	r3, #0
 8009894:	d005      	beq.n	80098a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800989a:	f043 0201 	orr.w	r2, r3, #1
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80098a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098a6:	f003 0304 	and.w	r3, r3, #4
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d00b      	beq.n	80098c6 <HAL_UART_IRQHandler+0xd2>
 80098ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098b2:	f003 0301 	and.w	r3, r3, #1
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d005      	beq.n	80098c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098be:	f043 0202 	orr.w	r2, r3, #2
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80098c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098ca:	f003 0302 	and.w	r3, r3, #2
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d00b      	beq.n	80098ea <HAL_UART_IRQHandler+0xf6>
 80098d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098d6:	f003 0301 	and.w	r3, r3, #1
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d005      	beq.n	80098ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098e2:	f043 0204 	orr.w	r2, r3, #4
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80098ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098ee:	f003 0308 	and.w	r3, r3, #8
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d011      	beq.n	800991a <HAL_UART_IRQHandler+0x126>
 80098f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098fa:	f003 0320 	and.w	r3, r3, #32
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d105      	bne.n	800990e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009906:	f003 0301 	and.w	r3, r3, #1
 800990a:	2b00      	cmp	r3, #0
 800990c:	d005      	beq.n	800991a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009912:	f043 0208 	orr.w	r2, r3, #8
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800991e:	2b00      	cmp	r3, #0
 8009920:	f000 81f2 	beq.w	8009d08 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009928:	f003 0320 	and.w	r3, r3, #32
 800992c:	2b00      	cmp	r3, #0
 800992e:	d008      	beq.n	8009942 <HAL_UART_IRQHandler+0x14e>
 8009930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009934:	f003 0320 	and.w	r3, r3, #32
 8009938:	2b00      	cmp	r3, #0
 800993a:	d002      	beq.n	8009942 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 fb4d 	bl	8009fdc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	695b      	ldr	r3, [r3, #20]
 8009948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800994c:	2b40      	cmp	r3, #64	@ 0x40
 800994e:	bf0c      	ite	eq
 8009950:	2301      	moveq	r3, #1
 8009952:	2300      	movne	r3, #0
 8009954:	b2db      	uxtb	r3, r3
 8009956:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800995e:	f003 0308 	and.w	r3, r3, #8
 8009962:	2b00      	cmp	r3, #0
 8009964:	d103      	bne.n	800996e <HAL_UART_IRQHandler+0x17a>
 8009966:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800996a:	2b00      	cmp	r3, #0
 800996c:	d04f      	beq.n	8009a0e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fa55 	bl	8009e1e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	695b      	ldr	r3, [r3, #20]
 800997a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800997e:	2b40      	cmp	r3, #64	@ 0x40
 8009980:	d141      	bne.n	8009a06 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	3314      	adds	r3, #20
 8009988:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009990:	e853 3f00 	ldrex	r3, [r3]
 8009994:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009998:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800999c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	3314      	adds	r3, #20
 80099aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80099ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80099b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80099ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80099be:	e841 2300 	strex	r3, r2, [r1]
 80099c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80099c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d1d9      	bne.n	8009982 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d013      	beq.n	80099fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099da:	4a7e      	ldr	r2, [pc, #504]	@ (8009bd4 <HAL_UART_IRQHandler+0x3e0>)
 80099dc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7fb fff0 	bl	80059c8 <HAL_DMA_Abort_IT>
 80099e8:	4603      	mov	r3, r0
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d016      	beq.n	8009a1c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80099f8:	4610      	mov	r0, r2
 80099fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099fc:	e00e      	b.n	8009a1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 f99e 	bl	8009d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a04:	e00a      	b.n	8009a1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 f99a 	bl	8009d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a0c:	e006      	b.n	8009a1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 f996 	bl	8009d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2200      	movs	r2, #0
 8009a18:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009a1a:	e175      	b.n	8009d08 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a1c:	bf00      	nop
    return;
 8009a1e:	e173      	b.n	8009d08 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	f040 814f 	bne.w	8009cc8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a2e:	f003 0310 	and.w	r3, r3, #16
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	f000 8148 	beq.w	8009cc8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a3c:	f003 0310 	and.w	r3, r3, #16
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	f000 8141 	beq.w	8009cc8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a46:	2300      	movs	r3, #0
 8009a48:	60bb      	str	r3, [r7, #8]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	60bb      	str	r3, [r7, #8]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	60bb      	str	r3, [r7, #8]
 8009a5a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	695b      	ldr	r3, [r3, #20]
 8009a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a66:	2b40      	cmp	r3, #64	@ 0x40
 8009a68:	f040 80b6 	bne.w	8009bd8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009a78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 8145 	beq.w	8009d0c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	f080 813e 	bcs.w	8009d0c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009a96:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a9c:	69db      	ldr	r3, [r3, #28]
 8009a9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009aa2:	f000 8088 	beq.w	8009bb6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	330c      	adds	r3, #12
 8009aac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009ab4:	e853 3f00 	ldrex	r3, [r3]
 8009ab8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009abc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ac4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	330c      	adds	r3, #12
 8009ace:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009ad2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009ad6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ada:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009ade:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009ae2:	e841 2300 	strex	r3, r2, [r1]
 8009ae6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009aea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d1d9      	bne.n	8009aa6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	3314      	adds	r3, #20
 8009af8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009afc:	e853 3f00 	ldrex	r3, [r3]
 8009b00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009b02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009b04:	f023 0301 	bic.w	r3, r3, #1
 8009b08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	3314      	adds	r3, #20
 8009b12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009b16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009b1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009b1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009b22:	e841 2300 	strex	r3, r2, [r1]
 8009b26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009b28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d1e1      	bne.n	8009af2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	3314      	adds	r3, #20
 8009b34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b38:	e853 3f00 	ldrex	r3, [r3]
 8009b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009b3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	3314      	adds	r3, #20
 8009b4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009b52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009b54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009b58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009b5a:	e841 2300 	strex	r3, r2, [r1]
 8009b5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009b60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1e3      	bne.n	8009b2e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2220      	movs	r2, #32
 8009b6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2200      	movs	r2, #0
 8009b72:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	330c      	adds	r3, #12
 8009b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b7e:	e853 3f00 	ldrex	r3, [r3]
 8009b82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b86:	f023 0310 	bic.w	r3, r3, #16
 8009b8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	330c      	adds	r3, #12
 8009b94:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009b98:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009b9a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ba0:	e841 2300 	strex	r3, r2, [r1]
 8009ba4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d1e3      	bne.n	8009b74 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f7fb fe99 	bl	80058e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2202      	movs	r2, #2
 8009bba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009bc4:	b29b      	uxth	r3, r3
 8009bc6:	1ad3      	subs	r3, r2, r3
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	4619      	mov	r1, r3
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 f8c1 	bl	8009d54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009bd2:	e09b      	b.n	8009d0c <HAL_UART_IRQHandler+0x518>
 8009bd4:	08009ee5 	.word	0x08009ee5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009be0:	b29b      	uxth	r3, r3
 8009be2:	1ad3      	subs	r3, r2, r3
 8009be4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f000 808e 	beq.w	8009d10 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009bf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f000 8089 	beq.w	8009d10 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	330c      	adds	r3, #12
 8009c04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c08:	e853 3f00 	ldrex	r3, [r3]
 8009c0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	330c      	adds	r3, #12
 8009c1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009c22:	647a      	str	r2, [r7, #68]	@ 0x44
 8009c24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c2a:	e841 2300 	strex	r3, r2, [r1]
 8009c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1e3      	bne.n	8009bfe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	3314      	adds	r3, #20
 8009c3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c40:	e853 3f00 	ldrex	r3, [r3]
 8009c44:	623b      	str	r3, [r7, #32]
   return(result);
 8009c46:	6a3b      	ldr	r3, [r7, #32]
 8009c48:	f023 0301 	bic.w	r3, r3, #1
 8009c4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	3314      	adds	r3, #20
 8009c56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009c5a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1e3      	bne.n	8009c36 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2220      	movs	r2, #32
 8009c72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	330c      	adds	r3, #12
 8009c82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c84:	693b      	ldr	r3, [r7, #16]
 8009c86:	e853 3f00 	ldrex	r3, [r3]
 8009c8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	f023 0310 	bic.w	r3, r3, #16
 8009c92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	330c      	adds	r3, #12
 8009c9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009ca0:	61fa      	str	r2, [r7, #28]
 8009ca2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca4:	69b9      	ldr	r1, [r7, #24]
 8009ca6:	69fa      	ldr	r2, [r7, #28]
 8009ca8:	e841 2300 	strex	r3, r2, [r1]
 8009cac:	617b      	str	r3, [r7, #20]
   return(result);
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d1e3      	bne.n	8009c7c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2202      	movs	r2, #2
 8009cb8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009cba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 f847 	bl	8009d54 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009cc6:	e023      	b.n	8009d10 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d009      	beq.n	8009ce8 <HAL_UART_IRQHandler+0x4f4>
 8009cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d003      	beq.n	8009ce8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 f913 	bl	8009f0c <UART_Transmit_IT>
    return;
 8009ce6:	e014      	b.n	8009d12 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d00e      	beq.n	8009d12 <HAL_UART_IRQHandler+0x51e>
 8009cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d008      	beq.n	8009d12 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 f953 	bl	8009fac <UART_EndTransmit_IT>
    return;
 8009d06:	e004      	b.n	8009d12 <HAL_UART_IRQHandler+0x51e>
    return;
 8009d08:	bf00      	nop
 8009d0a:	e002      	b.n	8009d12 <HAL_UART_IRQHandler+0x51e>
      return;
 8009d0c:	bf00      	nop
 8009d0e:	e000      	b.n	8009d12 <HAL_UART_IRQHandler+0x51e>
      return;
 8009d10:	bf00      	nop
  }
}
 8009d12:	37e8      	adds	r7, #232	@ 0xe8
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009d20:	bf00      	nop
 8009d22:	370c      	adds	r7, #12
 8009d24:	46bd      	mov	sp, r7
 8009d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2a:	4770      	bx	lr

08009d2c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b083      	sub	sp, #12
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009d34:	bf00      	nop
 8009d36:	370c      	adds	r7, #12
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d40:	b480      	push	{r7}
 8009d42:	b083      	sub	sp, #12
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009d48:	bf00      	nop
 8009d4a:	370c      	adds	r7, #12
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	460b      	mov	r3, r1
 8009d5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009d60:	bf00      	nop
 8009d62:	370c      	adds	r7, #12
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b086      	sub	sp, #24
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	603b      	str	r3, [r7, #0]
 8009d78:	4613      	mov	r3, r2
 8009d7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d7c:	e03b      	b.n	8009df6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d84:	d037      	beq.n	8009df6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d86:	f7fa ffaf 	bl	8004ce8 <HAL_GetTick>
 8009d8a:	4602      	mov	r2, r0
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	1ad3      	subs	r3, r2, r3
 8009d90:	6a3a      	ldr	r2, [r7, #32]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d302      	bcc.n	8009d9c <UART_WaitOnFlagUntilTimeout+0x30>
 8009d96:	6a3b      	ldr	r3, [r7, #32]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d101      	bne.n	8009da0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d9c:	2303      	movs	r3, #3
 8009d9e:	e03a      	b.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	68db      	ldr	r3, [r3, #12]
 8009da6:	f003 0304 	and.w	r3, r3, #4
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d023      	beq.n	8009df6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	2b80      	cmp	r3, #128	@ 0x80
 8009db2:	d020      	beq.n	8009df6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	2b40      	cmp	r3, #64	@ 0x40
 8009db8:	d01d      	beq.n	8009df6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f003 0308 	and.w	r3, r3, #8
 8009dc4:	2b08      	cmp	r3, #8
 8009dc6:	d116      	bne.n	8009df6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009dc8:	2300      	movs	r3, #0
 8009dca:	617b      	str	r3, [r7, #20]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	617b      	str	r3, [r7, #20]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	617b      	str	r3, [r7, #20]
 8009ddc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dde:	68f8      	ldr	r0, [r7, #12]
 8009de0:	f000 f81d 	bl	8009e1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2208      	movs	r2, #8
 8009de8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009df2:	2301      	movs	r3, #1
 8009df4:	e00f      	b.n	8009e16 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	681a      	ldr	r2, [r3, #0]
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	4013      	ands	r3, r2
 8009e00:	68ba      	ldr	r2, [r7, #8]
 8009e02:	429a      	cmp	r2, r3
 8009e04:	bf0c      	ite	eq
 8009e06:	2301      	moveq	r3, #1
 8009e08:	2300      	movne	r3, #0
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	79fb      	ldrb	r3, [r7, #7]
 8009e10:	429a      	cmp	r2, r3
 8009e12:	d0b4      	beq.n	8009d7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e14:	2300      	movs	r3, #0
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	3718      	adds	r7, #24
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	bd80      	pop	{r7, pc}

08009e1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e1e:	b480      	push	{r7}
 8009e20:	b095      	sub	sp, #84	@ 0x54
 8009e22:	af00      	add	r7, sp, #0
 8009e24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	330c      	adds	r3, #12
 8009e2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e30:	e853 3f00 	ldrex	r3, [r3]
 8009e34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	330c      	adds	r3, #12
 8009e44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009e46:	643a      	str	r2, [r7, #64]	@ 0x40
 8009e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e4e:	e841 2300 	strex	r3, r2, [r1]
 8009e52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d1e5      	bne.n	8009e26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	3314      	adds	r3, #20
 8009e60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e62:	6a3b      	ldr	r3, [r7, #32]
 8009e64:	e853 3f00 	ldrex	r3, [r3]
 8009e68:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e6a:	69fb      	ldr	r3, [r7, #28]
 8009e6c:	f023 0301 	bic.w	r3, r3, #1
 8009e70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	3314      	adds	r3, #20
 8009e78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e82:	e841 2300 	strex	r3, r2, [r1]
 8009e86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d1e5      	bne.n	8009e5a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e92:	2b01      	cmp	r3, #1
 8009e94:	d119      	bne.n	8009eca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	330c      	adds	r3, #12
 8009e9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	e853 3f00 	ldrex	r3, [r3]
 8009ea4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	f023 0310 	bic.w	r3, r3, #16
 8009eac:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	330c      	adds	r3, #12
 8009eb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009eb6:	61ba      	str	r2, [r7, #24]
 8009eb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	6979      	ldr	r1, [r7, #20]
 8009ebc:	69ba      	ldr	r2, [r7, #24]
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	613b      	str	r3, [r7, #16]
   return(result);
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e5      	bne.n	8009e96 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009ed8:	bf00      	nop
 8009eda:	3754      	adds	r7, #84	@ 0x54
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr

08009ee4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2200      	movs	r2, #0
 8009efc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f7ff ff1e 	bl	8009d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f04:	bf00      	nop
 8009f06:	3710      	adds	r7, #16
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b085      	sub	sp, #20
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	2b21      	cmp	r3, #33	@ 0x21
 8009f1e:	d13e      	bne.n	8009f9e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f28:	d114      	bne.n	8009f54 <UART_Transmit_IT+0x48>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	691b      	ldr	r3, [r3, #16]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d110      	bne.n	8009f54 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a1b      	ldr	r3, [r3, #32]
 8009f36:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	881b      	ldrh	r3, [r3, #0]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f46:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6a1b      	ldr	r3, [r3, #32]
 8009f4c:	1c9a      	adds	r2, r3, #2
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	621a      	str	r2, [r3, #32]
 8009f52:	e008      	b.n	8009f66 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6a1b      	ldr	r3, [r3, #32]
 8009f58:	1c59      	adds	r1, r3, #1
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	6211      	str	r1, [r2, #32]
 8009f5e:	781a      	ldrb	r2, [r3, #0]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	3b01      	subs	r3, #1
 8009f6e:	b29b      	uxth	r3, r3
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	4619      	mov	r1, r3
 8009f74:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d10f      	bne.n	8009f9a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	68da      	ldr	r2, [r3, #12]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009f88:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	68da      	ldr	r2, [r3, #12]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f98:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e000      	b.n	8009fa0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009f9e:	2302      	movs	r3, #2
  }
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3714      	adds	r7, #20
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b082      	sub	sp, #8
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	68da      	ldr	r2, [r3, #12]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009fc2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2220      	movs	r2, #32
 8009fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f7ff fea3 	bl	8009d18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009fd2:	2300      	movs	r3, #0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3708      	adds	r7, #8
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b08c      	sub	sp, #48	@ 0x30
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	2b22      	cmp	r3, #34	@ 0x22
 8009fee:	f040 80ae 	bne.w	800a14e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ffa:	d117      	bne.n	800a02c <UART_Receive_IT+0x50>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	691b      	ldr	r3, [r3, #16]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d113      	bne.n	800a02c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a004:	2300      	movs	r3, #0
 800a006:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a00c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	b29b      	uxth	r3, r3
 800a016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a01a:	b29a      	uxth	r2, r3
 800a01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a01e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a024:	1c9a      	adds	r2, r3, #2
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	629a      	str	r2, [r3, #40]	@ 0x28
 800a02a:	e026      	b.n	800a07a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a030:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a032:	2300      	movs	r3, #0
 800a034:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a03e:	d007      	beq.n	800a050 <UART_Receive_IT+0x74>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d10a      	bne.n	800a05e <UART_Receive_IT+0x82>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	691b      	ldr	r3, [r3, #16]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d106      	bne.n	800a05e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	b2da      	uxtb	r2, r3
 800a058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a05a:	701a      	strb	r2, [r3, #0]
 800a05c:	e008      	b.n	800a070 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	b2db      	uxtb	r3, r3
 800a066:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a06e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a074:	1c5a      	adds	r2, r3, #1
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a07e:	b29b      	uxth	r3, r3
 800a080:	3b01      	subs	r3, #1
 800a082:	b29b      	uxth	r3, r3
 800a084:	687a      	ldr	r2, [r7, #4]
 800a086:	4619      	mov	r1, r3
 800a088:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d15d      	bne.n	800a14a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68da      	ldr	r2, [r3, #12]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f022 0220 	bic.w	r2, r2, #32
 800a09c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	68da      	ldr	r2, [r3, #12]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a0ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	695a      	ldr	r2, [r3, #20]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f022 0201 	bic.w	r2, r2, #1
 800a0bc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2220      	movs	r2, #32
 800a0c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d135      	bne.n	800a140 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	330c      	adds	r3, #12
 800a0e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	e853 3f00 	ldrex	r3, [r3]
 800a0e8:	613b      	str	r3, [r7, #16]
   return(result);
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	f023 0310 	bic.w	r3, r3, #16
 800a0f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	330c      	adds	r3, #12
 800a0f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0fa:	623a      	str	r2, [r7, #32]
 800a0fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fe:	69f9      	ldr	r1, [r7, #28]
 800a100:	6a3a      	ldr	r2, [r7, #32]
 800a102:	e841 2300 	strex	r3, r2, [r1]
 800a106:	61bb      	str	r3, [r7, #24]
   return(result);
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d1e5      	bne.n	800a0da <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f003 0310 	and.w	r3, r3, #16
 800a118:	2b10      	cmp	r3, #16
 800a11a:	d10a      	bne.n	800a132 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a11c:	2300      	movs	r3, #0
 800a11e:	60fb      	str	r3, [r7, #12]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	60fb      	str	r3, [r7, #12]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	60fb      	str	r3, [r7, #12]
 800a130:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a136:	4619      	mov	r1, r3
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f7ff fe0b 	bl	8009d54 <HAL_UARTEx_RxEventCallback>
 800a13e:	e002      	b.n	800a146 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f7ff fdf3 	bl	8009d2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a146:	2300      	movs	r3, #0
 800a148:	e002      	b.n	800a150 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a14a:	2300      	movs	r3, #0
 800a14c:	e000      	b.n	800a150 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a14e:	2302      	movs	r3, #2
  }
}
 800a150:	4618      	mov	r0, r3
 800a152:	3730      	adds	r7, #48	@ 0x30
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a15c:	b0c0      	sub	sp, #256	@ 0x100
 800a15e:	af00      	add	r7, sp, #0
 800a160:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	691b      	ldr	r3, [r3, #16]
 800a16c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a174:	68d9      	ldr	r1, [r3, #12]
 800a176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a17a:	681a      	ldr	r2, [r3, #0]
 800a17c:	ea40 0301 	orr.w	r3, r0, r1
 800a180:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a186:	689a      	ldr	r2, [r3, #8]
 800a188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a18c:	691b      	ldr	r3, [r3, #16]
 800a18e:	431a      	orrs	r2, r3
 800a190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a194:	695b      	ldr	r3, [r3, #20]
 800a196:	431a      	orrs	r2, r3
 800a198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a19c:	69db      	ldr	r3, [r3, #28]
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a1a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a1b0:	f021 010c 	bic.w	r1, r1, #12
 800a1b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a1be:	430b      	orrs	r3, r1
 800a1c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a1c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	695b      	ldr	r3, [r3, #20]
 800a1ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a1ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1d2:	6999      	ldr	r1, [r3, #24]
 800a1d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1d8:	681a      	ldr	r2, [r3, #0]
 800a1da:	ea40 0301 	orr.w	r3, r0, r1
 800a1de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a1e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	4b8f      	ldr	r3, [pc, #572]	@ (800a424 <UART_SetConfig+0x2cc>)
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d005      	beq.n	800a1f8 <UART_SetConfig+0xa0>
 800a1ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1f0:	681a      	ldr	r2, [r3, #0]
 800a1f2:	4b8d      	ldr	r3, [pc, #564]	@ (800a428 <UART_SetConfig+0x2d0>)
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d104      	bne.n	800a202 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a1f8:	f7fd ff32 	bl	8008060 <HAL_RCC_GetPCLK2Freq>
 800a1fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a200:	e003      	b.n	800a20a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a202:	f7fd ff19 	bl	8008038 <HAL_RCC_GetPCLK1Freq>
 800a206:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a20a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a20e:	69db      	ldr	r3, [r3, #28]
 800a210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a214:	f040 810c 	bne.w	800a430 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a218:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a21c:	2200      	movs	r2, #0
 800a21e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a222:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a226:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a22a:	4622      	mov	r2, r4
 800a22c:	462b      	mov	r3, r5
 800a22e:	1891      	adds	r1, r2, r2
 800a230:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a232:	415b      	adcs	r3, r3
 800a234:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a236:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a23a:	4621      	mov	r1, r4
 800a23c:	eb12 0801 	adds.w	r8, r2, r1
 800a240:	4629      	mov	r1, r5
 800a242:	eb43 0901 	adc.w	r9, r3, r1
 800a246:	f04f 0200 	mov.w	r2, #0
 800a24a:	f04f 0300 	mov.w	r3, #0
 800a24e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a252:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a256:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a25a:	4690      	mov	r8, r2
 800a25c:	4699      	mov	r9, r3
 800a25e:	4623      	mov	r3, r4
 800a260:	eb18 0303 	adds.w	r3, r8, r3
 800a264:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a268:	462b      	mov	r3, r5
 800a26a:	eb49 0303 	adc.w	r3, r9, r3
 800a26e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	2200      	movs	r2, #0
 800a27a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a27e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a282:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a286:	460b      	mov	r3, r1
 800a288:	18db      	adds	r3, r3, r3
 800a28a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a28c:	4613      	mov	r3, r2
 800a28e:	eb42 0303 	adc.w	r3, r2, r3
 800a292:	657b      	str	r3, [r7, #84]	@ 0x54
 800a294:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a298:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a29c:	f7f6 fd14 	bl	8000cc8 <__aeabi_uldivmod>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	460b      	mov	r3, r1
 800a2a4:	4b61      	ldr	r3, [pc, #388]	@ (800a42c <UART_SetConfig+0x2d4>)
 800a2a6:	fba3 2302 	umull	r2, r3, r3, r2
 800a2aa:	095b      	lsrs	r3, r3, #5
 800a2ac:	011c      	lsls	r4, r3, #4
 800a2ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a2b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a2bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a2c0:	4642      	mov	r2, r8
 800a2c2:	464b      	mov	r3, r9
 800a2c4:	1891      	adds	r1, r2, r2
 800a2c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a2c8:	415b      	adcs	r3, r3
 800a2ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a2d0:	4641      	mov	r1, r8
 800a2d2:	eb12 0a01 	adds.w	sl, r2, r1
 800a2d6:	4649      	mov	r1, r9
 800a2d8:	eb43 0b01 	adc.w	fp, r3, r1
 800a2dc:	f04f 0200 	mov.w	r2, #0
 800a2e0:	f04f 0300 	mov.w	r3, #0
 800a2e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a2e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a2ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a2f0:	4692      	mov	sl, r2
 800a2f2:	469b      	mov	fp, r3
 800a2f4:	4643      	mov	r3, r8
 800a2f6:	eb1a 0303 	adds.w	r3, sl, r3
 800a2fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a2fe:	464b      	mov	r3, r9
 800a300:	eb4b 0303 	adc.w	r3, fp, r3
 800a304:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	2200      	movs	r2, #0
 800a310:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a314:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a318:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a31c:	460b      	mov	r3, r1
 800a31e:	18db      	adds	r3, r3, r3
 800a320:	643b      	str	r3, [r7, #64]	@ 0x40
 800a322:	4613      	mov	r3, r2
 800a324:	eb42 0303 	adc.w	r3, r2, r3
 800a328:	647b      	str	r3, [r7, #68]	@ 0x44
 800a32a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a32e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a332:	f7f6 fcc9 	bl	8000cc8 <__aeabi_uldivmod>
 800a336:	4602      	mov	r2, r0
 800a338:	460b      	mov	r3, r1
 800a33a:	4611      	mov	r1, r2
 800a33c:	4b3b      	ldr	r3, [pc, #236]	@ (800a42c <UART_SetConfig+0x2d4>)
 800a33e:	fba3 2301 	umull	r2, r3, r3, r1
 800a342:	095b      	lsrs	r3, r3, #5
 800a344:	2264      	movs	r2, #100	@ 0x64
 800a346:	fb02 f303 	mul.w	r3, r2, r3
 800a34a:	1acb      	subs	r3, r1, r3
 800a34c:	00db      	lsls	r3, r3, #3
 800a34e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a352:	4b36      	ldr	r3, [pc, #216]	@ (800a42c <UART_SetConfig+0x2d4>)
 800a354:	fba3 2302 	umull	r2, r3, r3, r2
 800a358:	095b      	lsrs	r3, r3, #5
 800a35a:	005b      	lsls	r3, r3, #1
 800a35c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a360:	441c      	add	r4, r3
 800a362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a366:	2200      	movs	r2, #0
 800a368:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a36c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a370:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a374:	4642      	mov	r2, r8
 800a376:	464b      	mov	r3, r9
 800a378:	1891      	adds	r1, r2, r2
 800a37a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a37c:	415b      	adcs	r3, r3
 800a37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a380:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a384:	4641      	mov	r1, r8
 800a386:	1851      	adds	r1, r2, r1
 800a388:	6339      	str	r1, [r7, #48]	@ 0x30
 800a38a:	4649      	mov	r1, r9
 800a38c:	414b      	adcs	r3, r1
 800a38e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a390:	f04f 0200 	mov.w	r2, #0
 800a394:	f04f 0300 	mov.w	r3, #0
 800a398:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a39c:	4659      	mov	r1, fp
 800a39e:	00cb      	lsls	r3, r1, #3
 800a3a0:	4651      	mov	r1, sl
 800a3a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3a6:	4651      	mov	r1, sl
 800a3a8:	00ca      	lsls	r2, r1, #3
 800a3aa:	4610      	mov	r0, r2
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	4642      	mov	r2, r8
 800a3b2:	189b      	adds	r3, r3, r2
 800a3b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a3b8:	464b      	mov	r3, r9
 800a3ba:	460a      	mov	r2, r1
 800a3bc:	eb42 0303 	adc.w	r3, r2, r3
 800a3c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a3c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a3d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a3d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a3d8:	460b      	mov	r3, r1
 800a3da:	18db      	adds	r3, r3, r3
 800a3dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a3de:	4613      	mov	r3, r2
 800a3e0:	eb42 0303 	adc.w	r3, r2, r3
 800a3e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a3e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a3ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a3ee:	f7f6 fc6b 	bl	8000cc8 <__aeabi_uldivmod>
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a42c <UART_SetConfig+0x2d4>)
 800a3f8:	fba3 1302 	umull	r1, r3, r3, r2
 800a3fc:	095b      	lsrs	r3, r3, #5
 800a3fe:	2164      	movs	r1, #100	@ 0x64
 800a400:	fb01 f303 	mul.w	r3, r1, r3
 800a404:	1ad3      	subs	r3, r2, r3
 800a406:	00db      	lsls	r3, r3, #3
 800a408:	3332      	adds	r3, #50	@ 0x32
 800a40a:	4a08      	ldr	r2, [pc, #32]	@ (800a42c <UART_SetConfig+0x2d4>)
 800a40c:	fba2 2303 	umull	r2, r3, r2, r3
 800a410:	095b      	lsrs	r3, r3, #5
 800a412:	f003 0207 	and.w	r2, r3, #7
 800a416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4422      	add	r2, r4
 800a41e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a420:	e106      	b.n	800a630 <UART_SetConfig+0x4d8>
 800a422:	bf00      	nop
 800a424:	40011000 	.word	0x40011000
 800a428:	40011400 	.word	0x40011400
 800a42c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a430:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a434:	2200      	movs	r2, #0
 800a436:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a43a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a43e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a442:	4642      	mov	r2, r8
 800a444:	464b      	mov	r3, r9
 800a446:	1891      	adds	r1, r2, r2
 800a448:	6239      	str	r1, [r7, #32]
 800a44a:	415b      	adcs	r3, r3
 800a44c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a44e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a452:	4641      	mov	r1, r8
 800a454:	1854      	adds	r4, r2, r1
 800a456:	4649      	mov	r1, r9
 800a458:	eb43 0501 	adc.w	r5, r3, r1
 800a45c:	f04f 0200 	mov.w	r2, #0
 800a460:	f04f 0300 	mov.w	r3, #0
 800a464:	00eb      	lsls	r3, r5, #3
 800a466:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a46a:	00e2      	lsls	r2, r4, #3
 800a46c:	4614      	mov	r4, r2
 800a46e:	461d      	mov	r5, r3
 800a470:	4643      	mov	r3, r8
 800a472:	18e3      	adds	r3, r4, r3
 800a474:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a478:	464b      	mov	r3, r9
 800a47a:	eb45 0303 	adc.w	r3, r5, r3
 800a47e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	2200      	movs	r2, #0
 800a48a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a48e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a492:	f04f 0200 	mov.w	r2, #0
 800a496:	f04f 0300 	mov.w	r3, #0
 800a49a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a49e:	4629      	mov	r1, r5
 800a4a0:	008b      	lsls	r3, r1, #2
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a4a8:	4621      	mov	r1, r4
 800a4aa:	008a      	lsls	r2, r1, #2
 800a4ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a4b0:	f7f6 fc0a 	bl	8000cc8 <__aeabi_uldivmod>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	4b60      	ldr	r3, [pc, #384]	@ (800a63c <UART_SetConfig+0x4e4>)
 800a4ba:	fba3 2302 	umull	r2, r3, r3, r2
 800a4be:	095b      	lsrs	r3, r3, #5
 800a4c0:	011c      	lsls	r4, r3, #4
 800a4c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a4cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a4d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a4d4:	4642      	mov	r2, r8
 800a4d6:	464b      	mov	r3, r9
 800a4d8:	1891      	adds	r1, r2, r2
 800a4da:	61b9      	str	r1, [r7, #24]
 800a4dc:	415b      	adcs	r3, r3
 800a4de:	61fb      	str	r3, [r7, #28]
 800a4e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a4e4:	4641      	mov	r1, r8
 800a4e6:	1851      	adds	r1, r2, r1
 800a4e8:	6139      	str	r1, [r7, #16]
 800a4ea:	4649      	mov	r1, r9
 800a4ec:	414b      	adcs	r3, r1
 800a4ee:	617b      	str	r3, [r7, #20]
 800a4f0:	f04f 0200 	mov.w	r2, #0
 800a4f4:	f04f 0300 	mov.w	r3, #0
 800a4f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a4fc:	4659      	mov	r1, fp
 800a4fe:	00cb      	lsls	r3, r1, #3
 800a500:	4651      	mov	r1, sl
 800a502:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a506:	4651      	mov	r1, sl
 800a508:	00ca      	lsls	r2, r1, #3
 800a50a:	4610      	mov	r0, r2
 800a50c:	4619      	mov	r1, r3
 800a50e:	4603      	mov	r3, r0
 800a510:	4642      	mov	r2, r8
 800a512:	189b      	adds	r3, r3, r2
 800a514:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a518:	464b      	mov	r3, r9
 800a51a:	460a      	mov	r2, r1
 800a51c:	eb42 0303 	adc.w	r3, r2, r3
 800a520:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	2200      	movs	r2, #0
 800a52c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a52e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a530:	f04f 0200 	mov.w	r2, #0
 800a534:	f04f 0300 	mov.w	r3, #0
 800a538:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a53c:	4649      	mov	r1, r9
 800a53e:	008b      	lsls	r3, r1, #2
 800a540:	4641      	mov	r1, r8
 800a542:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a546:	4641      	mov	r1, r8
 800a548:	008a      	lsls	r2, r1, #2
 800a54a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a54e:	f7f6 fbbb 	bl	8000cc8 <__aeabi_uldivmod>
 800a552:	4602      	mov	r2, r0
 800a554:	460b      	mov	r3, r1
 800a556:	4611      	mov	r1, r2
 800a558:	4b38      	ldr	r3, [pc, #224]	@ (800a63c <UART_SetConfig+0x4e4>)
 800a55a:	fba3 2301 	umull	r2, r3, r3, r1
 800a55e:	095b      	lsrs	r3, r3, #5
 800a560:	2264      	movs	r2, #100	@ 0x64
 800a562:	fb02 f303 	mul.w	r3, r2, r3
 800a566:	1acb      	subs	r3, r1, r3
 800a568:	011b      	lsls	r3, r3, #4
 800a56a:	3332      	adds	r3, #50	@ 0x32
 800a56c:	4a33      	ldr	r2, [pc, #204]	@ (800a63c <UART_SetConfig+0x4e4>)
 800a56e:	fba2 2303 	umull	r2, r3, r2, r3
 800a572:	095b      	lsrs	r3, r3, #5
 800a574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a578:	441c      	add	r4, r3
 800a57a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a57e:	2200      	movs	r2, #0
 800a580:	673b      	str	r3, [r7, #112]	@ 0x70
 800a582:	677a      	str	r2, [r7, #116]	@ 0x74
 800a584:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a588:	4642      	mov	r2, r8
 800a58a:	464b      	mov	r3, r9
 800a58c:	1891      	adds	r1, r2, r2
 800a58e:	60b9      	str	r1, [r7, #8]
 800a590:	415b      	adcs	r3, r3
 800a592:	60fb      	str	r3, [r7, #12]
 800a594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a598:	4641      	mov	r1, r8
 800a59a:	1851      	adds	r1, r2, r1
 800a59c:	6039      	str	r1, [r7, #0]
 800a59e:	4649      	mov	r1, r9
 800a5a0:	414b      	adcs	r3, r1
 800a5a2:	607b      	str	r3, [r7, #4]
 800a5a4:	f04f 0200 	mov.w	r2, #0
 800a5a8:	f04f 0300 	mov.w	r3, #0
 800a5ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a5b0:	4659      	mov	r1, fp
 800a5b2:	00cb      	lsls	r3, r1, #3
 800a5b4:	4651      	mov	r1, sl
 800a5b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a5ba:	4651      	mov	r1, sl
 800a5bc:	00ca      	lsls	r2, r1, #3
 800a5be:	4610      	mov	r0, r2
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	4642      	mov	r2, r8
 800a5c6:	189b      	adds	r3, r3, r2
 800a5c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a5ca:	464b      	mov	r3, r9
 800a5cc:	460a      	mov	r2, r1
 800a5ce:	eb42 0303 	adc.w	r3, r2, r3
 800a5d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a5d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	663b      	str	r3, [r7, #96]	@ 0x60
 800a5de:	667a      	str	r2, [r7, #100]	@ 0x64
 800a5e0:	f04f 0200 	mov.w	r2, #0
 800a5e4:	f04f 0300 	mov.w	r3, #0
 800a5e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a5ec:	4649      	mov	r1, r9
 800a5ee:	008b      	lsls	r3, r1, #2
 800a5f0:	4641      	mov	r1, r8
 800a5f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a5f6:	4641      	mov	r1, r8
 800a5f8:	008a      	lsls	r2, r1, #2
 800a5fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a5fe:	f7f6 fb63 	bl	8000cc8 <__aeabi_uldivmod>
 800a602:	4602      	mov	r2, r0
 800a604:	460b      	mov	r3, r1
 800a606:	4b0d      	ldr	r3, [pc, #52]	@ (800a63c <UART_SetConfig+0x4e4>)
 800a608:	fba3 1302 	umull	r1, r3, r3, r2
 800a60c:	095b      	lsrs	r3, r3, #5
 800a60e:	2164      	movs	r1, #100	@ 0x64
 800a610:	fb01 f303 	mul.w	r3, r1, r3
 800a614:	1ad3      	subs	r3, r2, r3
 800a616:	011b      	lsls	r3, r3, #4
 800a618:	3332      	adds	r3, #50	@ 0x32
 800a61a:	4a08      	ldr	r2, [pc, #32]	@ (800a63c <UART_SetConfig+0x4e4>)
 800a61c:	fba2 2303 	umull	r2, r3, r2, r3
 800a620:	095b      	lsrs	r3, r3, #5
 800a622:	f003 020f 	and.w	r2, r3, #15
 800a626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	4422      	add	r2, r4
 800a62e:	609a      	str	r2, [r3, #8]
}
 800a630:	bf00      	nop
 800a632:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a636:	46bd      	mov	sp, r7
 800a638:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a63c:	51eb851f 	.word	0x51eb851f

0800a640 <TCS3472_SelectSensor>:
    .yellow_min_ratio_g_to_b = 150, // G must be 1.5x greater than B
    .yellow_r_g_diff_percent = 80   // R and G must be within 20% of each other
};


void TCS3472_SelectSensor(uint8_t channel) {
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	4603      	mov	r3, r0
 800a648:	71fb      	strb	r3, [r7, #7]
    i2c_mux_select(&mux, channel);
 800a64a:	79fb      	ldrb	r3, [r7, #7]
 800a64c:	4619      	mov	r1, r3
 800a64e:	4805      	ldr	r0, [pc, #20]	@ (800a664 <TCS3472_SelectSensor+0x24>)
 800a650:	f7f9 fd12 	bl	8004078 <i2c_mux_select>
    HAL_Delay(2); // Small delay for mux to stabilize
 800a654:	2002      	movs	r0, #2
 800a656:	f7fa fb53 	bl	8004d00 <HAL_Delay>
}
 800a65a:	bf00      	nop
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	2000004c 	.word	0x2000004c

0800a668 <TCS3472_Init>:



/* Initialize TCS3472 sensor */
uint8_t TCS3472_Init(void)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
    /* Check if sensor is responding */
    uint8_t id = TCS3472_GetID();
 800a66e:	f000 f81a 	bl	800a6a6 <TCS3472_GetID>
 800a672:	4603      	mov	r3, r0
 800a674:	71fb      	strb	r3, [r7, #7]
    if (id != 0x44 && id != 0x4D) {
 800a676:	79fb      	ldrb	r3, [r7, #7]
 800a678:	2b44      	cmp	r3, #68	@ 0x44
 800a67a:	d004      	beq.n	800a686 <TCS3472_Init+0x1e>
 800a67c:	79fb      	ldrb	r3, [r7, #7]
 800a67e:	2b4d      	cmp	r3, #77	@ 0x4d
 800a680:	d001      	beq.n	800a686 <TCS3472_Init+0x1e>
        return HAL_ERROR;  // Sensor not detected
 800a682:	2301      	movs	r3, #1
 800a684:	e00b      	b.n	800a69e <TCS3472_Init+0x36>
    }

    /* Power ON the device */
    TCS3472_Enable();
 800a686:	f000 f816 	bl	800a6b6 <TCS3472_Enable>

    /* Set integration time (1 = 2.4ms, 255 = 614.4ms) */
    TCS3472_SetIntegrationTime(0x00);  // Minimum integration time (2.4ms) for fast readings
 800a68a:	2000      	movs	r0, #0
 800a68c:	f000 f822 	bl	800a6d4 <TCS3472_SetIntegrationTime>

    /* Set gain (0 = 1x, 1 = 4x, 2 = 16x, 3 = 60x) */
    TCS3472_SetGain(3);  // 60x gain for better contrast in color detection
 800a690:	2003      	movs	r0, #3
 800a692:	f000 f82d 	bl	800a6f0 <TCS3472_SetGain>

    /* Wait for a moment for the sensor to stabilize */
    HAL_Delay(50);
 800a696:	2032      	movs	r0, #50	@ 0x32
 800a698:	f7fa fb32 	bl	8004d00 <HAL_Delay>

    return HAL_OK;
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3708      	adds	r7, #8
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}

0800a6a6 <TCS3472_GetID>:

/* Get device ID */
uint8_t TCS3472_GetID(void)
{
 800a6a6:	b580      	push	{r7, lr}
 800a6a8:	af00      	add	r7, sp, #0
    return TCS3472_Read8(TCS3472_REG_ID);
 800a6aa:	2012      	movs	r0, #18
 800a6ac:	f000 fb68 	bl	800ad80 <TCS3472_Read8>
 800a6b0:	4603      	mov	r3, r0
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <TCS3472_Enable>:

/* Enable the device */
void TCS3472_Enable(void)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	af00      	add	r7, sp, #0
    /* Power ON */
    TCS3472_Write(TCS3472_REG_ENABLE, TCS3472_ENABLE_PON);
 800a6ba:	2101      	movs	r1, #1
 800a6bc:	2000      	movs	r0, #0
 800a6be:	f000 fb41 	bl	800ad44 <TCS3472_Write>
    HAL_Delay(3);  // Wait 2.4ms for power-up
 800a6c2:	2003      	movs	r0, #3
 800a6c4:	f7fa fb1c 	bl	8004d00 <HAL_Delay>

    /* Enable RGBC sensor */
    TCS3472_Write(TCS3472_REG_ENABLE, TCS3472_ENABLE_PON | TCS3472_ENABLE_AEN);
 800a6c8:	2103      	movs	r1, #3
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	f000 fb3a 	bl	800ad44 <TCS3472_Write>
}
 800a6d0:	bf00      	nop
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <TCS3472_SetIntegrationTime>:
    TCS3472_Write(TCS3472_REG_ENABLE, val & ~(TCS3472_ENABLE_PON | TCS3472_ENABLE_AEN));
}

/* Set integration time */
void TCS3472_SetIntegrationTime(uint8_t time)
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	4603      	mov	r3, r0
 800a6dc:	71fb      	strb	r3, [r7, #7]
    /* Write integration time to the register */
    TCS3472_Write(TCS3472_REG_ATIME, time);
 800a6de:	79fb      	ldrb	r3, [r7, #7]
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	2001      	movs	r0, #1
 800a6e4:	f000 fb2e 	bl	800ad44 <TCS3472_Write>
}
 800a6e8:	bf00      	nop
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <TCS3472_SetGain>:

/* Set gain */
void TCS3472_SetGain(uint8_t gain)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b082      	sub	sp, #8
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	71fb      	strb	r3, [r7, #7]
    /* Check if gain is valid (0-3) */
    if (gain > 3) gain = 3;
 800a6fa:	79fb      	ldrb	r3, [r7, #7]
 800a6fc:	2b03      	cmp	r3, #3
 800a6fe:	d901      	bls.n	800a704 <TCS3472_SetGain+0x14>
 800a700:	2303      	movs	r3, #3
 800a702:	71fb      	strb	r3, [r7, #7]

    /* Write gain to the register */
    TCS3472_Write(TCS3472_REG_CONTROL, gain);
 800a704:	79fb      	ldrb	r3, [r7, #7]
 800a706:	4619      	mov	r1, r3
 800a708:	200f      	movs	r0, #15
 800a70a:	f000 fb1b 	bl	800ad44 <TCS3472_Write>
}
 800a70e:	bf00      	nop
 800a710:	3708      	adds	r7, #8
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <TCS3472_GetRGBC>:

/* Get RGB and Clear values */
void TCS3472_GetRGBC(uint16_t *r, uint16_t *g, uint16_t *b, uint16_t *c)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b084      	sub	sp, #16
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	60f8      	str	r0, [r7, #12]
 800a71e:	60b9      	str	r1, [r7, #8]
 800a720:	607a      	str	r2, [r7, #4]
 800a722:	603b      	str	r3, [r7, #0]
    /* Wait for data to be valid */
    while (!(TCS3472_Read8(TCS3472_REG_STATUS) & 0x01));
 800a724:	bf00      	nop
 800a726:	2013      	movs	r0, #19
 800a728:	f000 fb2a 	bl	800ad80 <TCS3472_Read8>
 800a72c:	4603      	mov	r3, r0
 800a72e:	f003 0301 	and.w	r3, r3, #1
 800a732:	2b00      	cmp	r3, #0
 800a734:	d0f7      	beq.n	800a726 <TCS3472_GetRGBC+0x10>

    /* Read all values */
    *c = TCS3472_Read16(TCS3472_REG_CDATAL);
 800a736:	2014      	movs	r0, #20
 800a738:	f000 fb46 	bl	800adc8 <TCS3472_Read16>
 800a73c:	4603      	mov	r3, r0
 800a73e:	461a      	mov	r2, r3
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	801a      	strh	r2, [r3, #0]
    *r = TCS3472_Read16(TCS3472_REG_RDATAL);
 800a744:	2016      	movs	r0, #22
 800a746:	f000 fb3f 	bl	800adc8 <TCS3472_Read16>
 800a74a:	4603      	mov	r3, r0
 800a74c:	461a      	mov	r2, r3
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	801a      	strh	r2, [r3, #0]
    *g = TCS3472_Read16(TCS3472_REG_GDATAL);
 800a752:	2018      	movs	r0, #24
 800a754:	f000 fb38 	bl	800adc8 <TCS3472_Read16>
 800a758:	4603      	mov	r3, r0
 800a75a:	461a      	mov	r2, r3
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	801a      	strh	r2, [r3, #0]
    *b = TCS3472_Read16(TCS3472_REG_BDATAL);
 800a760:	201a      	movs	r0, #26
 800a762:	f000 fb31 	bl	800adc8 <TCS3472_Read16>
 800a766:	4603      	mov	r3, r0
 800a768:	461a      	mov	r2, r3
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	801a      	strh	r2, [r3, #0]
}
 800a76e:	bf00      	nop
 800a770:	3710      	adds	r7, #16
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
	...

0800a778 <TCS3472_DetectLineColor>:

/* Detect line color based on RGB values */
Color TCS3472_DetectLineColor(uint16_t r, uint16_t g, uint16_t b, uint16_t c)
{
 800a778:	b490      	push	{r4, r7}
 800a77a:	b084      	sub	sp, #16
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4604      	mov	r4, r0
 800a780:	4608      	mov	r0, r1
 800a782:	4611      	mov	r1, r2
 800a784:	461a      	mov	r2, r3
 800a786:	4623      	mov	r3, r4
 800a788:	80fb      	strh	r3, [r7, #6]
 800a78a:	4603      	mov	r3, r0
 800a78c:	80bb      	strh	r3, [r7, #4]
 800a78e:	460b      	mov	r3, r1
 800a790:	807b      	strh	r3, [r7, #2]
 800a792:	4613      	mov	r3, r2
 800a794:	803b      	strh	r3, [r7, #0]
    /* If overall brightness is very low, it's black (background) */
    if (c < color_config.black_threshold) {
 800a796:	4b2e      	ldr	r3, [pc, #184]	@ (800a850 <TCS3472_DetectLineColor+0xd8>)
 800a798:	881b      	ldrh	r3, [r3, #0]
 800a79a:	883a      	ldrh	r2, [r7, #0]
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d201      	bcs.n	800a7a4 <TCS3472_DetectLineColor+0x2c>
        return BLACK;
 800a7a0:	2305      	movs	r3, #5
 800a7a2:	e04f      	b.n	800a844 <TCS3472_DetectLineColor+0xcc>
    }

    /* If overall brightness is high, check if it's white or green */
    if (c > color_config.white_threshold) {
 800a7a4:	4b2a      	ldr	r3, [pc, #168]	@ (800a850 <TCS3472_DetectLineColor+0xd8>)
 800a7a6:	885b      	ldrh	r3, [r3, #2]
 800a7a8:	883a      	ldrh	r2, [r7, #0]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d949      	bls.n	800a842 <TCS3472_DetectLineColor+0xca>
        /* Calculate green-to-red ratio (multiplied by 100 to avoid floating point) */
        uint16_t g_to_r_ratio = 0;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	81fb      	strh	r3, [r7, #14]

        /* Avoid division by zero */
        if (r > 10) {
 800a7b2:	88fb      	ldrh	r3, [r7, #6]
 800a7b4:	2b0a      	cmp	r3, #10
 800a7b6:	d907      	bls.n	800a7c8 <TCS3472_DetectLineColor+0x50>
            g_to_r_ratio = (g * 100) / r;
 800a7b8:	88bb      	ldrh	r3, [r7, #4]
 800a7ba:	2264      	movs	r2, #100	@ 0x64
 800a7bc:	fb03 f202 	mul.w	r2, r3, r2
 800a7c0:	88fb      	ldrh	r3, [r7, #6]
 800a7c2:	fb92 f3f3 	sdiv	r3, r2, r3
 800a7c6:	81fb      	strh	r3, [r7, #14]
        }

        /* If green is significantly higher than red, it's green */
        if (g_to_r_ratio >= color_config.green_ratio_min &&
 800a7c8:	4b21      	ldr	r3, [pc, #132]	@ (800a850 <TCS3472_DetectLineColor+0xd8>)
 800a7ca:	889b      	ldrh	r3, [r3, #4]
 800a7cc:	89fa      	ldrh	r2, [r7, #14]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d30e      	bcc.n	800a7f0 <TCS3472_DetectLineColor+0x78>
            g_to_r_ratio <= color_config.green_ratio_max &&
 800a7d2:	4b1f      	ldr	r3, [pc, #124]	@ (800a850 <TCS3472_DetectLineColor+0xd8>)
 800a7d4:	88db      	ldrh	r3, [r3, #6]
        if (g_to_r_ratio >= color_config.green_ratio_min &&
 800a7d6:	89fa      	ldrh	r2, [r7, #14]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d809      	bhi.n	800a7f0 <TCS3472_DetectLineColor+0x78>
            g_to_r_ratio <= color_config.green_ratio_max &&
 800a7dc:	88ba      	ldrh	r2, [r7, #4]
 800a7de:	88fb      	ldrh	r3, [r7, #6]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d905      	bls.n	800a7f0 <TCS3472_DetectLineColor+0x78>
            g > r && g > b) {
 800a7e4:	88ba      	ldrh	r2, [r7, #4]
 800a7e6:	887b      	ldrh	r3, [r7, #2]
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d901      	bls.n	800a7f0 <TCS3472_DetectLineColor+0x78>
            return GREEN;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e029      	b.n	800a844 <TCS3472_DetectLineColor+0xcc>
        }

        /* If all colors are relatively balanced and bright, it's white */
        if (r > 500 && g > 500 && b > 500 &&
 800a7f0:	88fb      	ldrh	r3, [r7, #6]
 800a7f2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a7f6:	d924      	bls.n	800a842 <TCS3472_DetectLineColor+0xca>
 800a7f8:	88bb      	ldrh	r3, [r7, #4]
 800a7fa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a7fe:	d920      	bls.n	800a842 <TCS3472_DetectLineColor+0xca>
 800a800:	887b      	ldrh	r3, [r7, #2]
 800a802:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800a806:	d91c      	bls.n	800a842 <TCS3472_DetectLineColor+0xca>
            (r * 100) / c > 20 && (g * 100) / c > 20 && (b * 100) / c > 20) {
 800a808:	88fb      	ldrh	r3, [r7, #6]
 800a80a:	2264      	movs	r2, #100	@ 0x64
 800a80c:	fb03 f202 	mul.w	r2, r3, r2
 800a810:	883b      	ldrh	r3, [r7, #0]
 800a812:	fb92 f3f3 	sdiv	r3, r2, r3
        if (r > 500 && g > 500 && b > 500 &&
 800a816:	2b14      	cmp	r3, #20
 800a818:	dd13      	ble.n	800a842 <TCS3472_DetectLineColor+0xca>
            (r * 100) / c > 20 && (g * 100) / c > 20 && (b * 100) / c > 20) {
 800a81a:	88bb      	ldrh	r3, [r7, #4]
 800a81c:	2264      	movs	r2, #100	@ 0x64
 800a81e:	fb03 f202 	mul.w	r2, r3, r2
 800a822:	883b      	ldrh	r3, [r7, #0]
 800a824:	fb92 f3f3 	sdiv	r3, r2, r3
 800a828:	2b14      	cmp	r3, #20
 800a82a:	dd0a      	ble.n	800a842 <TCS3472_DetectLineColor+0xca>
 800a82c:	887b      	ldrh	r3, [r7, #2]
 800a82e:	2264      	movs	r2, #100	@ 0x64
 800a830:	fb03 f202 	mul.w	r2, r3, r2
 800a834:	883b      	ldrh	r3, [r7, #0]
 800a836:	fb92 f3f3 	sdiv	r3, r2, r3
 800a83a:	2b14      	cmp	r3, #20
 800a83c:	dd01      	ble.n	800a842 <TCS3472_DetectLineColor+0xca>
            return WHITE;
 800a83e:	2300      	movs	r3, #0
 800a840:	e000      	b.n	800a844 <TCS3472_DetectLineColor+0xcc>
        }
    }

    /* If we can't identify the color */
    return COLOR_UNKNOWN;
 800a842:	2300      	movs	r3, #0
}
 800a844:	4618      	mov	r0, r3
 800a846:	3710      	adds	r7, #16
 800a848:	46bd      	mov	sp, r7
 800a84a:	bc90      	pop	{r4, r7}
 800a84c:	4770      	bx	lr
 800a84e:	bf00      	nop
 800a850:	20000078 	.word	0x20000078
 800a854:	00000000 	.word	0x00000000

0800a858 <TCS3472_CalibrateColors>:

/* Calibration function - to be called during setup or when a button is pressed */
void TCS3472_CalibrateColors(void)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b098      	sub	sp, #96	@ 0x60
 800a85c:	af00      	add	r7, sp, #0
    //char buffer[100];
    uint16_t r, g, b, c;
    uint16_t black_readings[5] = {0};
 800a85e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a862:	2200      	movs	r2, #0
 800a864:	601a      	str	r2, [r3, #0]
 800a866:	605a      	str	r2, [r3, #4]
 800a868:	811a      	strh	r2, [r3, #8]
    uint16_t white_readings[5] = {0};
 800a86a:	f107 031c 	add.w	r3, r7, #28
 800a86e:	2200      	movs	r2, #0
 800a870:	601a      	str	r2, [r3, #0]
 800a872:	605a      	str	r2, [r3, #4]
 800a874:	811a      	strh	r2, [r3, #8]
    uint16_t green_readings_r[5] = {0};
 800a876:	f107 0310 	add.w	r3, r7, #16
 800a87a:	2200      	movs	r2, #0
 800a87c:	601a      	str	r2, [r3, #0]
 800a87e:	605a      	str	r2, [r3, #4]
 800a880:	811a      	strh	r2, [r3, #8]
    uint16_t green_readings_g[5] = {0};
 800a882:	1d3b      	adds	r3, r7, #4
 800a884:	2200      	movs	r2, #0
 800a886:	601a      	str	r2, [r3, #0]
 800a888:	605a      	str	r2, [r3, #4]
 800a88a:	811a      	strh	r2, [r3, #8]

    /* Send calibration instructions */
//    sprintf(buffer, "Starting calibration sequence...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800a88c:	f7f9 fe42 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800a890:	48bd      	ldr	r0, [pc, #756]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800a892:	f7f9 fe71 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800a896:	2219      	movs	r2, #25
 800a898:	2102      	movs	r1, #2
 800a89a:	48bc      	ldr	r0, [pc, #752]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800a89c:	f7f9 fe42 	bl	8004524 <display_message>


    /* 1. Calibrate BLACK background */
//    sprintf(buffer, "Place sensor over BLACK surface and press USER button (PA0)...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_message("Black", 2, 40);
 800a8a0:	2228      	movs	r2, #40	@ 0x28
 800a8a2:	2102      	movs	r1, #2
 800a8a4:	48ba      	ldr	r0, [pc, #744]	@ (800ab90 <TCS3472_CalibrateColors+0x338>)
 800a8a6:	f7f9 fe3d 	bl	8004524 <display_message>
    display_message("Press OK to Start", 2, 52);
 800a8aa:	2234      	movs	r2, #52	@ 0x34
 800a8ac:	2102      	movs	r1, #2
 800a8ae:	48b9      	ldr	r0, [pc, #740]	@ (800ab94 <TCS3472_CalibrateColors+0x33c>)
 800a8b0:	f7f9 fe38 	bl	8004524 <display_message>
    while(okbtncount == prevokbtncount){
 800a8b4:	bf00      	nop
 800a8b6:	4bb8      	ldr	r3, [pc, #736]	@ (800ab98 <TCS3472_CalibrateColors+0x340>)
 800a8b8:	681a      	ldr	r2, [r3, #0]
 800a8ba:	4bb8      	ldr	r3, [pc, #736]	@ (800ab9c <TCS3472_CalibrateColors+0x344>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d0f9      	beq.n	800a8b6 <TCS3472_CalibrateColors+0x5e>

    }

	Reset_buttons();
 800a8c2:	f7f6 fd71 	bl	80013a8 <Reset_buttons>

	display_clear();
 800a8c6:	f7f9 fe25 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800a8ca:	48af      	ldr	r0, [pc, #700]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800a8cc:	f7f9 fe54 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800a8d0:	2219      	movs	r2, #25
 800a8d2:	2102      	movs	r1, #2
 800a8d4:	48ad      	ldr	r0, [pc, #692]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800a8d6:	f7f9 fe25 	bl	8004524 <display_message>
	display_message("Black", 2, 40);
 800a8da:	2228      	movs	r2, #40	@ 0x28
 800a8dc:	2102      	movs	r1, #2
 800a8de:	48ac      	ldr	r0, [pc, #688]	@ (800ab90 <TCS3472_CalibrateColors+0x338>)
 800a8e0:	f7f9 fe20 	bl	8004524 <display_message>
	display_message("Calibrating...", 2, 52);
 800a8e4:	2234      	movs	r2, #52	@ 0x34
 800a8e6:	2102      	movs	r1, #2
 800a8e8:	48ad      	ldr	r0, [pc, #692]	@ (800aba0 <TCS3472_CalibrateColors+0x348>)
 800a8ea:	f7f9 fe1b 	bl	8004524 <display_message>

	HAL_Delay(1000);
 800a8ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a8f2:	f7fa fa05 	bl	8004d00 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800a8f6:	2001      	movs	r0, #1
 800a8f8:	f7ff fea2 	bl	800a640 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800a8fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a900:	f7fa f9fe 	bl	8004d00 <HAL_Delay>
    /* Wait for button press */
    //while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET);
    //HAL_Delay(2000); // Debounce

    /* Take 5 readings of black background */
    for (int i = 0; i < 5; i++) {
 800a904:	2300      	movs	r3, #0
 800a906:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a908:	e016      	b.n	800a938 <TCS3472_CalibrateColors+0xe0>
        TCS3472_GetRGBC(&r, &g, &b, &c);
 800a90a:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 800a90e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800a912:	f107 0136 	add.w	r1, r7, #54	@ 0x36
 800a916:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800a91a:	f7ff fefc 	bl	800a716 <TCS3472_GetRGBC>
        black_readings[i] = c;
 800a91e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800a920:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a922:	005b      	lsls	r3, r3, #1
 800a924:	3360      	adds	r3, #96	@ 0x60
 800a926:	443b      	add	r3, r7
 800a928:	f823 2c38 	strh.w	r2, [r3, #-56]
        HAL_Delay(50);
 800a92c:	2032      	movs	r0, #50	@ 0x32
 800a92e:	f7fa f9e7 	bl	8004d00 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800a932:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a934:	3301      	adds	r3, #1
 800a936:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a938:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a93a:	2b04      	cmp	r3, #4
 800a93c:	dde5      	ble.n	800a90a <TCS3472_CalibrateColors+0xb2>
    }

    /* Calculate average */
    uint32_t black_sum = 0;
 800a93e:	2300      	movs	r3, #0
 800a940:	65bb      	str	r3, [r7, #88]	@ 0x58
    for (int i = 0; i < 5; i++) {
 800a942:	2300      	movs	r3, #0
 800a944:	657b      	str	r3, [r7, #84]	@ 0x54
 800a946:	e00c      	b.n	800a962 <TCS3472_CalibrateColors+0x10a>
        black_sum += black_readings[i];
 800a948:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a94a:	005b      	lsls	r3, r3, #1
 800a94c:	3360      	adds	r3, #96	@ 0x60
 800a94e:	443b      	add	r3, r7
 800a950:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800a954:	461a      	mov	r2, r3
 800a956:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a958:	4413      	add	r3, r2
 800a95a:	65bb      	str	r3, [r7, #88]	@ 0x58
    for (int i = 0; i < 5; i++) {
 800a95c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a95e:	3301      	adds	r3, #1
 800a960:	657b      	str	r3, [r7, #84]	@ 0x54
 800a962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a964:	2b04      	cmp	r3, #4
 800a966:	ddef      	ble.n	800a948 <TCS3472_CalibrateColors+0xf0>
    }
    color_config.black_threshold = (black_sum / 5) * 1.5; // 50% margin
 800a968:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a96a:	4a8e      	ldr	r2, [pc, #568]	@ (800aba4 <TCS3472_CalibrateColors+0x34c>)
 800a96c:	fba2 2303 	umull	r2, r3, r2, r3
 800a970:	089b      	lsrs	r3, r3, #2
 800a972:	4618      	mov	r0, r3
 800a974:	f7f5 fde6 	bl	8000544 <__aeabi_ui2d>
 800a978:	f04f 0200 	mov.w	r2, #0
 800a97c:	4b8a      	ldr	r3, [pc, #552]	@ (800aba8 <TCS3472_CalibrateColors+0x350>)
 800a97e:	f7f5 fe5b 	bl	8000638 <__aeabi_dmul>
 800a982:	4602      	mov	r2, r0
 800a984:	460b      	mov	r3, r1
 800a986:	4610      	mov	r0, r2
 800a988:	4619      	mov	r1, r3
 800a98a:	f7f6 f92d 	bl	8000be8 <__aeabi_d2uiz>
 800a98e:	4603      	mov	r3, r0
 800a990:	b29a      	uxth	r2, r3
 800a992:	4b86      	ldr	r3, [pc, #536]	@ (800abac <TCS3472_CalibrateColors+0x354>)
 800a994:	801a      	strh	r2, [r3, #0]

//    sprintf(buffer, "BLACK calibrated: threshold = %d\r\n", color_config.black_threshold);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800a996:	f7f9 fdbd 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800a99a:	487b      	ldr	r0, [pc, #492]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800a99c:	f7f9 fdec 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800a9a0:	2219      	movs	r2, #25
 800a9a2:	2102      	movs	r1, #2
 800a9a4:	4879      	ldr	r0, [pc, #484]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800a9a6:	f7f9 fdbd 	bl	8004524 <display_message>
	display_message("Black", 2, 40);
 800a9aa:	2228      	movs	r2, #40	@ 0x28
 800a9ac:	2102      	movs	r1, #2
 800a9ae:	4878      	ldr	r0, [pc, #480]	@ (800ab90 <TCS3472_CalibrateColors+0x338>)
 800a9b0:	f7f9 fdb8 	bl	8004524 <display_message>
	display_message("Calibrated.", 2, 52);
 800a9b4:	2234      	movs	r2, #52	@ 0x34
 800a9b6:	2102      	movs	r1, #2
 800a9b8:	487d      	ldr	r0, [pc, #500]	@ (800abb0 <TCS3472_CalibrateColors+0x358>)
 800a9ba:	f7f9 fdb3 	bl	8004524 <display_message>
    HAL_Delay(2000);
 800a9be:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800a9c2:	f7fa f99d 	bl	8004d00 <HAL_Delay>

    /* 2. Calibrate WHITE line */
//    sprintf(buffer, "Place sensor over WHITE line and press USER button (PA0)...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);

    display_clear();
 800a9c6:	f7f9 fda5 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800a9ca:	486f      	ldr	r0, [pc, #444]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800a9cc:	f7f9 fdd4 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800a9d0:	2219      	movs	r2, #25
 800a9d2:	2102      	movs	r1, #2
 800a9d4:	486d      	ldr	r0, [pc, #436]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800a9d6:	f7f9 fda5 	bl	8004524 <display_message>
	display_message("White", 2, 40);
 800a9da:	2228      	movs	r2, #40	@ 0x28
 800a9dc:	2102      	movs	r1, #2
 800a9de:	4875      	ldr	r0, [pc, #468]	@ (800abb4 <TCS3472_CalibrateColors+0x35c>)
 800a9e0:	f7f9 fda0 	bl	8004524 <display_message>
	display_message("Press OK to Start", 2, 52);
 800a9e4:	2234      	movs	r2, #52	@ 0x34
 800a9e6:	2102      	movs	r1, #2
 800a9e8:	486a      	ldr	r0, [pc, #424]	@ (800ab94 <TCS3472_CalibrateColors+0x33c>)
 800a9ea:	f7f9 fd9b 	bl	8004524 <display_message>
	while(okbtncount == prevokbtncount);
 800a9ee:	bf00      	nop
 800a9f0:	4b69      	ldr	r3, [pc, #420]	@ (800ab98 <TCS3472_CalibrateColors+0x340>)
 800a9f2:	681a      	ldr	r2, [r3, #0]
 800a9f4:	4b69      	ldr	r3, [pc, #420]	@ (800ab9c <TCS3472_CalibrateColors+0x344>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d0f9      	beq.n	800a9f0 <TCS3472_CalibrateColors+0x198>
	Reset_buttons();
 800a9fc:	f7f6 fcd4 	bl	80013a8 <Reset_buttons>

	display_clear();
 800aa00:	f7f9 fd88 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800aa04:	4860      	ldr	r0, [pc, #384]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800aa06:	f7f9 fdb7 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800aa0a:	2219      	movs	r2, #25
 800aa0c:	2102      	movs	r1, #2
 800aa0e:	485f      	ldr	r0, [pc, #380]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800aa10:	f7f9 fd88 	bl	8004524 <display_message>
	display_message("White", 2, 40);
 800aa14:	2228      	movs	r2, #40	@ 0x28
 800aa16:	2102      	movs	r1, #2
 800aa18:	4866      	ldr	r0, [pc, #408]	@ (800abb4 <TCS3472_CalibrateColors+0x35c>)
 800aa1a:	f7f9 fd83 	bl	8004524 <display_message>
	display_message("Calibrating...", 2, 52);
 800aa1e:	2234      	movs	r2, #52	@ 0x34
 800aa20:	2102      	movs	r1, #2
 800aa22:	485f      	ldr	r0, [pc, #380]	@ (800aba0 <TCS3472_CalibrateColors+0x348>)
 800aa24:	f7f9 fd7e 	bl	8004524 <display_message>

	HAL_Delay(1000);
 800aa28:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800aa2c:	f7fa f968 	bl	8004d00 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800aa30:	2001      	movs	r0, #1
 800aa32:	f7ff fe05 	bl	800a640 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800aa36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800aa3a:	f7fa f961 	bl	8004d00 <HAL_Delay>
    /* Wait for button press */
    //while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET);
    //HAL_Delay(2000); // Debounce

    /* Take 5 readings of white line */
    for (int i = 0; i < 5; i++) {
 800aa3e:	2300      	movs	r3, #0
 800aa40:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa42:	e016      	b.n	800aa72 <TCS3472_CalibrateColors+0x21a>
        TCS3472_GetRGBC(&r, &g, &b, &c);
 800aa44:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 800aa48:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800aa4c:	f107 0136 	add.w	r1, r7, #54	@ 0x36
 800aa50:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800aa54:	f7ff fe5f 	bl	800a716 <TCS3472_GetRGBC>
        white_readings[i] = c;
 800aa58:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800aa5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa5c:	005b      	lsls	r3, r3, #1
 800aa5e:	3360      	adds	r3, #96	@ 0x60
 800aa60:	443b      	add	r3, r7
 800aa62:	f823 2c44 	strh.w	r2, [r3, #-68]
        HAL_Delay(50);
 800aa66:	2032      	movs	r0, #50	@ 0x32
 800aa68:	f7fa f94a 	bl	8004d00 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800aa6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa6e:	3301      	adds	r3, #1
 800aa70:	653b      	str	r3, [r7, #80]	@ 0x50
 800aa72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa74:	2b04      	cmp	r3, #4
 800aa76:	dde5      	ble.n	800aa44 <TCS3472_CalibrateColors+0x1ec>
    }

    /* Calculate average */
    uint32_t white_sum = 0;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = 0; i < 5; i++) {
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa80:	e00c      	b.n	800aa9c <TCS3472_CalibrateColors+0x244>
        white_sum += white_readings[i];
 800aa82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa84:	005b      	lsls	r3, r3, #1
 800aa86:	3360      	adds	r3, #96	@ 0x60
 800aa88:	443b      	add	r3, r7
 800aa8a:	f833 3c44 	ldrh.w	r3, [r3, #-68]
 800aa8e:	461a      	mov	r2, r3
 800aa90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa92:	4413      	add	r3, r2
 800aa94:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (int i = 0; i < 5; i++) {
 800aa96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa98:	3301      	adds	r3, #1
 800aa9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa9e:	2b04      	cmp	r3, #4
 800aaa0:	ddef      	ble.n	800aa82 <TCS3472_CalibrateColors+0x22a>
    }
    color_config.white_threshold = (white_sum / 5) * 0.8; // 20% margin
 800aaa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aaa4:	4a3f      	ldr	r2, [pc, #252]	@ (800aba4 <TCS3472_CalibrateColors+0x34c>)
 800aaa6:	fba2 2303 	umull	r2, r3, r2, r3
 800aaaa:	089b      	lsrs	r3, r3, #2
 800aaac:	4618      	mov	r0, r3
 800aaae:	f7f5 fd49 	bl	8000544 <__aeabi_ui2d>
 800aab2:	a333      	add	r3, pc, #204	@ (adr r3, 800ab80 <TCS3472_CalibrateColors+0x328>)
 800aab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab8:	f7f5 fdbe 	bl	8000638 <__aeabi_dmul>
 800aabc:	4602      	mov	r2, r0
 800aabe:	460b      	mov	r3, r1
 800aac0:	4610      	mov	r0, r2
 800aac2:	4619      	mov	r1, r3
 800aac4:	f7f6 f890 	bl	8000be8 <__aeabi_d2uiz>
 800aac8:	4603      	mov	r3, r0
 800aaca:	b29a      	uxth	r2, r3
 800aacc:	4b37      	ldr	r3, [pc, #220]	@ (800abac <TCS3472_CalibrateColors+0x354>)
 800aace:	805a      	strh	r2, [r3, #2]

//    sprintf(buffer, "WHITE calibrated: threshold = %d\r\n", color_config.white_threshold);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800aad0:	f7f9 fd20 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800aad4:	482c      	ldr	r0, [pc, #176]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800aad6:	f7f9 fd4f 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800aada:	2219      	movs	r2, #25
 800aadc:	2102      	movs	r1, #2
 800aade:	482b      	ldr	r0, [pc, #172]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800aae0:	f7f9 fd20 	bl	8004524 <display_message>
	display_message("White", 2, 40);
 800aae4:	2228      	movs	r2, #40	@ 0x28
 800aae6:	2102      	movs	r1, #2
 800aae8:	4832      	ldr	r0, [pc, #200]	@ (800abb4 <TCS3472_CalibrateColors+0x35c>)
 800aaea:	f7f9 fd1b 	bl	8004524 <display_message>
	display_message("Calibrated.", 2, 52);
 800aaee:	2234      	movs	r2, #52	@ 0x34
 800aaf0:	2102      	movs	r1, #2
 800aaf2:	482f      	ldr	r0, [pc, #188]	@ (800abb0 <TCS3472_CalibrateColors+0x358>)
 800aaf4:	f7f9 fd16 	bl	8004524 <display_message>
	HAL_Delay(2000);
 800aaf8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800aafc:	f7fa f900 	bl	8004d00 <HAL_Delay>
    //AL_Delay(1000);

    /* 3. Calibrate GREEN line */
//    sprintf(buffer, "Place sensor over GREEN line and press USER button (PA0)...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800ab00:	f7f9 fd08 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800ab04:	4820      	ldr	r0, [pc, #128]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800ab06:	f7f9 fd37 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800ab0a:	2219      	movs	r2, #25
 800ab0c:	2102      	movs	r1, #2
 800ab0e:	481f      	ldr	r0, [pc, #124]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800ab10:	f7f9 fd08 	bl	8004524 <display_message>
	display_message("Green", 2, 40);
 800ab14:	2228      	movs	r2, #40	@ 0x28
 800ab16:	2102      	movs	r1, #2
 800ab18:	4827      	ldr	r0, [pc, #156]	@ (800abb8 <TCS3472_CalibrateColors+0x360>)
 800ab1a:	f7f9 fd03 	bl	8004524 <display_message>
	display_message("Press OK to Start", 2, 52);
 800ab1e:	2234      	movs	r2, #52	@ 0x34
 800ab20:	2102      	movs	r1, #2
 800ab22:	481c      	ldr	r0, [pc, #112]	@ (800ab94 <TCS3472_CalibrateColors+0x33c>)
 800ab24:	f7f9 fcfe 	bl	8004524 <display_message>
	while(okbtncount == prevokbtncount);
 800ab28:	bf00      	nop
 800ab2a:	4b1b      	ldr	r3, [pc, #108]	@ (800ab98 <TCS3472_CalibrateColors+0x340>)
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	4b1b      	ldr	r3, [pc, #108]	@ (800ab9c <TCS3472_CalibrateColors+0x344>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d0f9      	beq.n	800ab2a <TCS3472_CalibrateColors+0x2d2>
	Reset_buttons();
 800ab36:	f7f6 fc37 	bl	80013a8 <Reset_buttons>

	display_clear();
 800ab3a:	f7f9 fceb 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800ab3e:	4812      	ldr	r0, [pc, #72]	@ (800ab88 <TCS3472_CalibrateColors+0x330>)
 800ab40:	f7f9 fd1a 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800ab44:	2219      	movs	r2, #25
 800ab46:	2102      	movs	r1, #2
 800ab48:	4810      	ldr	r0, [pc, #64]	@ (800ab8c <TCS3472_CalibrateColors+0x334>)
 800ab4a:	f7f9 fceb 	bl	8004524 <display_message>
	display_message("Green", 2, 40);
 800ab4e:	2228      	movs	r2, #40	@ 0x28
 800ab50:	2102      	movs	r1, #2
 800ab52:	4819      	ldr	r0, [pc, #100]	@ (800abb8 <TCS3472_CalibrateColors+0x360>)
 800ab54:	f7f9 fce6 	bl	8004524 <display_message>
	display_message("Calibrating...", 2, 52);
 800ab58:	2234      	movs	r2, #52	@ 0x34
 800ab5a:	2102      	movs	r1, #2
 800ab5c:	4810      	ldr	r0, [pc, #64]	@ (800aba0 <TCS3472_CalibrateColors+0x348>)
 800ab5e:	f7f9 fce1 	bl	8004524 <display_message>

    /* Wait for button press */
    //while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET);
    //HAL_Delay(2000); // Debounce

	HAL_Delay(1000);
 800ab62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800ab66:	f7fa f8cb 	bl	8004d00 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800ab6a:	2001      	movs	r0, #1
 800ab6c:	f7ff fd68 	bl	800a640 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800ab70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800ab74:	f7fa f8c4 	bl	8004d00 <HAL_Delay>

    /* Take 5 readings of green line */
    for (int i = 0; i < 5; i++) {
 800ab78:	2300      	movs	r3, #0
 800ab7a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab7c:	e03c      	b.n	800abf8 <TCS3472_CalibrateColors+0x3a0>
 800ab7e:	bf00      	nop
 800ab80:	9999999a 	.word	0x9999999a
 800ab84:	3fe99999 	.word	0x3fe99999
 800ab88:	0800e184 	.word	0x0800e184
 800ab8c:	0800e190 	.word	0x0800e190
 800ab90:	0800e1a4 	.word	0x0800e1a4
 800ab94:	0800e1ac 	.word	0x0800e1ac
 800ab98:	2000028c 	.word	0x2000028c
 800ab9c:	20000290 	.word	0x20000290
 800aba0:	0800e1c0 	.word	0x0800e1c0
 800aba4:	cccccccd 	.word	0xcccccccd
 800aba8:	3ff80000 	.word	0x3ff80000
 800abac:	20000078 	.word	0x20000078
 800abb0:	0800e1d0 	.word	0x0800e1d0
 800abb4:	0800e1dc 	.word	0x0800e1dc
 800abb8:	0800e1e4 	.word	0x0800e1e4
        TCS3472_GetRGBC(&r, &g, &b, &c);
 800abbc:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 800abc0:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800abc4:	f107 0136 	add.w	r1, r7, #54	@ 0x36
 800abc8:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800abcc:	f7ff fda3 	bl	800a716 <TCS3472_GetRGBC>
        green_readings_r[i] = r;
 800abd0:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800abd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abd4:	005b      	lsls	r3, r3, #1
 800abd6:	3360      	adds	r3, #96	@ 0x60
 800abd8:	443b      	add	r3, r7
 800abda:	f823 2c50 	strh.w	r2, [r3, #-80]
        green_readings_g[i] = g;
 800abde:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800abe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abe2:	005b      	lsls	r3, r3, #1
 800abe4:	3360      	adds	r3, #96	@ 0x60
 800abe6:	443b      	add	r3, r7
 800abe8:	f823 2c5c 	strh.w	r2, [r3, #-92]
        HAL_Delay(50);
 800abec:	2032      	movs	r0, #50	@ 0x32
 800abee:	f7fa f887 	bl	8004d00 <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800abf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abf4:	3301      	adds	r3, #1
 800abf6:	647b      	str	r3, [r7, #68]	@ 0x44
 800abf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abfa:	2b04      	cmp	r3, #4
 800abfc:	ddde      	ble.n	800abbc <TCS3472_CalibrateColors+0x364>
    }

    /* Calculate average G/R ratio */
    uint32_t g_r_ratio_sum = 0;
 800abfe:	2300      	movs	r3, #0
 800ac00:	643b      	str	r3, [r7, #64]	@ 0x40
    for (int i = 0; i < 5; i++) {
 800ac02:	2300      	movs	r3, #0
 800ac04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac06:	e020      	b.n	800ac4a <TCS3472_CalibrateColors+0x3f2>
        if (green_readings_r[i] > 10) { // Avoid division by zero
 800ac08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac0a:	005b      	lsls	r3, r3, #1
 800ac0c:	3360      	adds	r3, #96	@ 0x60
 800ac0e:	443b      	add	r3, r7
 800ac10:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 800ac14:	2b0a      	cmp	r3, #10
 800ac16:	d915      	bls.n	800ac44 <TCS3472_CalibrateColors+0x3ec>
            g_r_ratio_sum += (green_readings_g[i] * 100) / green_readings_r[i];
 800ac18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac1a:	005b      	lsls	r3, r3, #1
 800ac1c:	3360      	adds	r3, #96	@ 0x60
 800ac1e:	443b      	add	r3, r7
 800ac20:	f833 3c5c 	ldrh.w	r3, [r3, #-92]
 800ac24:	461a      	mov	r2, r3
 800ac26:	2364      	movs	r3, #100	@ 0x64
 800ac28:	fb03 f202 	mul.w	r2, r3, r2
 800ac2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac2e:	005b      	lsls	r3, r3, #1
 800ac30:	3360      	adds	r3, #96	@ 0x60
 800ac32:	443b      	add	r3, r7
 800ac34:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 800ac38:	fb92 f3f3 	sdiv	r3, r2, r3
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac40:	4413      	add	r3, r2
 800ac42:	643b      	str	r3, [r7, #64]	@ 0x40
    for (int i = 0; i < 5; i++) {
 800ac44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac46:	3301      	adds	r3, #1
 800ac48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac4c:	2b04      	cmp	r3, #4
 800ac4e:	dddb      	ble.n	800ac08 <TCS3472_CalibrateColors+0x3b0>
        }
    }
    uint16_t avg_g_r_ratio = g_r_ratio_sum / 5;
 800ac50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac52:	4a35      	ldr	r2, [pc, #212]	@ (800ad28 <TCS3472_CalibrateColors+0x4d0>)
 800ac54:	fba2 2303 	umull	r2, r3, r2, r3
 800ac58:	089b      	lsrs	r3, r3, #2
 800ac5a:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* Set min and max with 10% margin on each side */
    color_config.green_ratio_min = avg_g_r_ratio * 0.9;
 800ac5c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f7f5 fc80 	bl	8000564 <__aeabi_i2d>
 800ac64:	a32c      	add	r3, pc, #176	@ (adr r3, 800ad18 <TCS3472_CalibrateColors+0x4c0>)
 800ac66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6a:	f7f5 fce5 	bl	8000638 <__aeabi_dmul>
 800ac6e:	4602      	mov	r2, r0
 800ac70:	460b      	mov	r3, r1
 800ac72:	4610      	mov	r0, r2
 800ac74:	4619      	mov	r1, r3
 800ac76:	f7f5 ffb7 	bl	8000be8 <__aeabi_d2uiz>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	b29a      	uxth	r2, r3
 800ac7e:	4b2b      	ldr	r3, [pc, #172]	@ (800ad2c <TCS3472_CalibrateColors+0x4d4>)
 800ac80:	809a      	strh	r2, [r3, #4]
    color_config.green_ratio_max = avg_g_r_ratio * 1.1;
 800ac82:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ac84:	4618      	mov	r0, r3
 800ac86:	f7f5 fc6d 	bl	8000564 <__aeabi_i2d>
 800ac8a:	a325      	add	r3, pc, #148	@ (adr r3, 800ad20 <TCS3472_CalibrateColors+0x4c8>)
 800ac8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac90:	f7f5 fcd2 	bl	8000638 <__aeabi_dmul>
 800ac94:	4602      	mov	r2, r0
 800ac96:	460b      	mov	r3, r1
 800ac98:	4610      	mov	r0, r2
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	f7f5 ffa4 	bl	8000be8 <__aeabi_d2uiz>
 800aca0:	4603      	mov	r3, r0
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	4b21      	ldr	r3, [pc, #132]	@ (800ad2c <TCS3472_CalibrateColors+0x4d4>)
 800aca6:	80da      	strh	r2, [r3, #6]

//    sprintf(buffer, "GREEN calibrated: G/R ratio range = %d-%d\r\n",
//            color_config.green_ratio_min, color_config.green_ratio_max);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
    display_clear();
 800aca8:	f7f9 fc34 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800acac:	4820      	ldr	r0, [pc, #128]	@ (800ad30 <TCS3472_CalibrateColors+0x4d8>)
 800acae:	f7f9 fc63 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800acb2:	2219      	movs	r2, #25
 800acb4:	2102      	movs	r1, #2
 800acb6:	481f      	ldr	r0, [pc, #124]	@ (800ad34 <TCS3472_CalibrateColors+0x4dc>)
 800acb8:	f7f9 fc34 	bl	8004524 <display_message>
	display_message("Green", 2, 40);
 800acbc:	2228      	movs	r2, #40	@ 0x28
 800acbe:	2102      	movs	r1, #2
 800acc0:	481d      	ldr	r0, [pc, #116]	@ (800ad38 <TCS3472_CalibrateColors+0x4e0>)
 800acc2:	f7f9 fc2f 	bl	8004524 <display_message>
	display_message("Calibrated.", 2, 52);
 800acc6:	2234      	movs	r2, #52	@ 0x34
 800acc8:	2102      	movs	r1, #2
 800acca:	481c      	ldr	r0, [pc, #112]	@ (800ad3c <TCS3472_CalibrateColors+0x4e4>)
 800accc:	f7f9 fc2a 	bl	8004524 <display_message>
	HAL_Delay(2000);
 800acd0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800acd4:	f7fa f814 	bl	8004d00 <HAL_Delay>

    /* Mark as calibrated */
    color_config.is_calibrated = 1;
 800acd8:	4b14      	ldr	r3, [pc, #80]	@ (800ad2c <TCS3472_CalibrateColors+0x4d4>)
 800acda:	2201      	movs	r2, #1
 800acdc:	721a      	strb	r2, [r3, #8]

//    sprintf(buffer, "Calibration complete!\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(1000);

    display_clear();
 800acde:	f7f9 fc19 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800ace2:	4813      	ldr	r0, [pc, #76]	@ (800ad30 <TCS3472_CalibrateColors+0x4d8>)
 800ace4:	f7f9 fc48 	bl	8004578 <display_headding>
	display_message("Line Color sensor", 2, 25);
 800ace8:	2219      	movs	r2, #25
 800acea:	2102      	movs	r1, #2
 800acec:	4811      	ldr	r0, [pc, #68]	@ (800ad34 <TCS3472_CalibrateColors+0x4dc>)
 800acee:	f7f9 fc19 	bl	8004524 <display_message>
	display_message("All lines", 2, 40);
 800acf2:	2228      	movs	r2, #40	@ 0x28
 800acf4:	2102      	movs	r1, #2
 800acf6:	4812      	ldr	r0, [pc, #72]	@ (800ad40 <TCS3472_CalibrateColors+0x4e8>)
 800acf8:	f7f9 fc14 	bl	8004524 <display_message>
	display_message("Calibrated.", 2, 52);
 800acfc:	2234      	movs	r2, #52	@ 0x34
 800acfe:	2102      	movs	r1, #2
 800ad00:	480e      	ldr	r0, [pc, #56]	@ (800ad3c <TCS3472_CalibrateColors+0x4e4>)
 800ad02:	f7f9 fc0f 	bl	8004524 <display_message>
	HAL_Delay(5000);
 800ad06:	f241 3088 	movw	r0, #5000	@ 0x1388
 800ad0a:	f7f9 fff9 	bl	8004d00 <HAL_Delay>
}
 800ad0e:	bf00      	nop
 800ad10:	3760      	adds	r7, #96	@ 0x60
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}
 800ad16:	bf00      	nop
 800ad18:	cccccccd 	.word	0xcccccccd
 800ad1c:	3feccccc 	.word	0x3feccccc
 800ad20:	9999999a 	.word	0x9999999a
 800ad24:	3ff19999 	.word	0x3ff19999
 800ad28:	cccccccd 	.word	0xcccccccd
 800ad2c:	20000078 	.word	0x20000078
 800ad30:	0800e184 	.word	0x0800e184
 800ad34:	0800e190 	.word	0x0800e190
 800ad38:	0800e1e4 	.word	0x0800e1e4
 800ad3c:	0800e1d0 	.word	0x0800e1d0
 800ad40:	0800e1ec 	.word	0x0800e1ec

0800ad44 <TCS3472_Write>:

/* Write a byte to the TCS3472 register */
void TCS3472_Write(uint8_t reg, uint8_t value)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b086      	sub	sp, #24
 800ad48:	af02      	add	r7, sp, #8
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	460a      	mov	r2, r1
 800ad4e:	71fb      	strb	r3, [r7, #7]
 800ad50:	4613      	mov	r3, r2
 800ad52:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2];
    data[0] = TCS3472_COMMAND_BIT | reg;
 800ad54:	79fb      	ldrb	r3, [r7, #7]
 800ad56:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 800ad5e:	79bb      	ldrb	r3, [r7, #6]
 800ad60:	737b      	strb	r3, [r7, #13]

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, data, 2, 100);
 800ad62:	f107 020c 	add.w	r2, r7, #12
 800ad66:	2364      	movs	r3, #100	@ 0x64
 800ad68:	9300      	str	r3, [sp, #0]
 800ad6a:	2302      	movs	r3, #2
 800ad6c:	2152      	movs	r1, #82	@ 0x52
 800ad6e:	4803      	ldr	r0, [pc, #12]	@ (800ad7c <TCS3472_Write+0x38>)
 800ad70:	f7fb fb92 	bl	8006498 <HAL_I2C_Master_Transmit>
}
 800ad74:	bf00      	nop
 800ad76:	3710      	adds	r7, #16
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	20000320 	.word	0x20000320

0800ad80 <TCS3472_Read8>:

/* Read 8-bit value from TCS3472 register */
uint8_t TCS3472_Read8(uint8_t reg)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b086      	sub	sp, #24
 800ad84:	af02      	add	r7, sp, #8
 800ad86:	4603      	mov	r3, r0
 800ad88:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = TCS3472_COMMAND_BIT | reg;
 800ad8a:	79fb      	ldrb	r3, [r7, #7]
 800ad8c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ad90:	b2db      	uxtb	r3, r3
 800ad92:	73fb      	strb	r3, [r7, #15]
    uint8_t value;

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, &cmd, 1, 100);
 800ad94:	f107 020f 	add.w	r2, r7, #15
 800ad98:	2364      	movs	r3, #100	@ 0x64
 800ad9a:	9300      	str	r3, [sp, #0]
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	2152      	movs	r1, #82	@ 0x52
 800ada0:	4808      	ldr	r0, [pc, #32]	@ (800adc4 <TCS3472_Read8+0x44>)
 800ada2:	f7fb fb79 	bl	8006498 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS3472_ADDR, &value, 1, 100);
 800ada6:	f107 020e 	add.w	r2, r7, #14
 800adaa:	2364      	movs	r3, #100	@ 0x64
 800adac:	9300      	str	r3, [sp, #0]
 800adae:	2301      	movs	r3, #1
 800adb0:	2152      	movs	r1, #82	@ 0x52
 800adb2:	4804      	ldr	r0, [pc, #16]	@ (800adc4 <TCS3472_Read8+0x44>)
 800adb4:	f7fb fc6e 	bl	8006694 <HAL_I2C_Master_Receive>

    return value;
 800adb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3710      	adds	r7, #16
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	20000320 	.word	0x20000320

0800adc8 <TCS3472_Read16>:

/* Read 16-bit value from TCS3472 register */
uint16_t TCS3472_Read16(uint8_t reg)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b086      	sub	sp, #24
 800adcc:	af02      	add	r7, sp, #8
 800adce:	4603      	mov	r3, r0
 800add0:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = TCS3472_COMMAND_BIT | reg;
 800add2:	79fb      	ldrb	r3, [r7, #7]
 800add4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800add8:	b2db      	uxtb	r3, r3
 800adda:	73fb      	strb	r3, [r7, #15]
    uint8_t data[2];

    HAL_I2C_Master_Transmit(&hi2c1, TCS3472_ADDR, &cmd, 1, 100);
 800addc:	f107 020f 	add.w	r2, r7, #15
 800ade0:	2364      	movs	r3, #100	@ 0x64
 800ade2:	9300      	str	r3, [sp, #0]
 800ade4:	2301      	movs	r3, #1
 800ade6:	2152      	movs	r1, #82	@ 0x52
 800ade8:	480c      	ldr	r0, [pc, #48]	@ (800ae1c <TCS3472_Read16+0x54>)
 800adea:	f7fb fb55 	bl	8006498 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS3472_ADDR, data, 2, 100);
 800adee:	f107 020c 	add.w	r2, r7, #12
 800adf2:	2364      	movs	r3, #100	@ 0x64
 800adf4:	9300      	str	r3, [sp, #0]
 800adf6:	2302      	movs	r3, #2
 800adf8:	2152      	movs	r1, #82	@ 0x52
 800adfa:	4808      	ldr	r0, [pc, #32]	@ (800ae1c <TCS3472_Read16+0x54>)
 800adfc:	f7fb fc4a 	bl	8006694 <HAL_I2C_Master_Receive>

    return (data[1] << 8) | data[0];
 800ae00:	7b7b      	ldrb	r3, [r7, #13]
 800ae02:	b21b      	sxth	r3, r3
 800ae04:	021b      	lsls	r3, r3, #8
 800ae06:	b21a      	sxth	r2, r3
 800ae08:	7b3b      	ldrb	r3, [r7, #12]
 800ae0a:	b21b      	sxth	r3, r3
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	b21b      	sxth	r3, r3
 800ae10:	b29b      	uxth	r3, r3
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3710      	adds	r7, #16
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	20000320 	.word	0x20000320

0800ae20 <TCS3472_DetectObjectColor>:

/* This function is called when a HAL error occurs */


/* Detect object color based on RGB values */
Color TCS3472_DetectObjectColor(uint16_t r, uint16_t g, uint16_t b, uint16_t c) {
 800ae20:	b490      	push	{r4, r7}
 800ae22:	b086      	sub	sp, #24
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	4604      	mov	r4, r0
 800ae28:	4608      	mov	r0, r1
 800ae2a:	4611      	mov	r1, r2
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	4623      	mov	r3, r4
 800ae30:	80fb      	strh	r3, [r7, #6]
 800ae32:	4603      	mov	r3, r0
 800ae34:	80bb      	strh	r3, [r7, #4]
 800ae36:	460b      	mov	r3, r1
 800ae38:	807b      	strh	r3, [r7, #2]
 800ae3a:	4613      	mov	r3, r2
 800ae3c:	803b      	strh	r3, [r7, #0]
    /* Avoid division by zero */
    if (r < 10) r = 10;
 800ae3e:	88fb      	ldrh	r3, [r7, #6]
 800ae40:	2b09      	cmp	r3, #9
 800ae42:	d801      	bhi.n	800ae48 <TCS3472_DetectObjectColor+0x28>
 800ae44:	230a      	movs	r3, #10
 800ae46:	80fb      	strh	r3, [r7, #6]
    if (g < 10) g = 10;
 800ae48:	88bb      	ldrh	r3, [r7, #4]
 800ae4a:	2b09      	cmp	r3, #9
 800ae4c:	d801      	bhi.n	800ae52 <TCS3472_DetectObjectColor+0x32>
 800ae4e:	230a      	movs	r3, #10
 800ae50:	80bb      	strh	r3, [r7, #4]
    if (b < 10) b = 10;
 800ae52:	887b      	ldrh	r3, [r7, #2]
 800ae54:	2b09      	cmp	r3, #9
 800ae56:	d801      	bhi.n	800ae5c <TCS3472_DetectObjectColor+0x3c>
 800ae58:	230a      	movs	r3, #10
 800ae5a:	807b      	strh	r3, [r7, #2]

    /* Calculate ratios (multiplied by 100 to avoid floating point) */
    uint16_t r_to_g_ratio = (r * 100) / g;
 800ae5c:	88fb      	ldrh	r3, [r7, #6]
 800ae5e:	2264      	movs	r2, #100	@ 0x64
 800ae60:	fb03 f202 	mul.w	r2, r3, r2
 800ae64:	88bb      	ldrh	r3, [r7, #4]
 800ae66:	fb92 f3f3 	sdiv	r3, r2, r3
 800ae6a:	82bb      	strh	r3, [r7, #20]
    uint16_t r_to_b_ratio = (r * 100) / b;
 800ae6c:	88fb      	ldrh	r3, [r7, #6]
 800ae6e:	2264      	movs	r2, #100	@ 0x64
 800ae70:	fb03 f202 	mul.w	r2, r3, r2
 800ae74:	887b      	ldrh	r3, [r7, #2]
 800ae76:	fb92 f3f3 	sdiv	r3, r2, r3
 800ae7a:	827b      	strh	r3, [r7, #18]
    uint16_t g_to_b_ratio = (g * 100) / b;
 800ae7c:	88bb      	ldrh	r3, [r7, #4]
 800ae7e:	2264      	movs	r2, #100	@ 0x64
 800ae80:	fb03 f202 	mul.w	r2, r3, r2
 800ae84:	887b      	ldrh	r3, [r7, #2]
 800ae86:	fb92 f3f3 	sdiv	r3, r2, r3
 800ae8a:	823b      	strh	r3, [r7, #16]
    uint16_t b_to_r_ratio = (b * 100) / r;
 800ae8c:	887b      	ldrh	r3, [r7, #2]
 800ae8e:	2264      	movs	r2, #100	@ 0x64
 800ae90:	fb03 f202 	mul.w	r2, r3, r2
 800ae94:	88fb      	ldrh	r3, [r7, #6]
 800ae96:	fb92 f3f3 	sdiv	r3, r2, r3
 800ae9a:	81fb      	strh	r3, [r7, #14]
    uint16_t b_to_g_ratio = (b * 100) / g;
 800ae9c:	887b      	ldrh	r3, [r7, #2]
 800ae9e:	2264      	movs	r2, #100	@ 0x64
 800aea0:	fb03 f202 	mul.w	r2, r3, r2
 800aea4:	88bb      	ldrh	r3, [r7, #4]
 800aea6:	fb92 f3f3 	sdiv	r3, r2, r3
 800aeaa:	81bb      	strh	r3, [r7, #12]

    /* Calculate how close R and G are to each other as a percentage */
    uint16_t r_g_similarity;
    if (r > g) {
 800aeac:	88fa      	ldrh	r2, [r7, #6]
 800aeae:	88bb      	ldrh	r3, [r7, #4]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d908      	bls.n	800aec6 <TCS3472_DetectObjectColor+0xa6>
        r_g_similarity = (g * 100) / r;
 800aeb4:	88bb      	ldrh	r3, [r7, #4]
 800aeb6:	2264      	movs	r2, #100	@ 0x64
 800aeb8:	fb03 f202 	mul.w	r2, r3, r2
 800aebc:	88fb      	ldrh	r3, [r7, #6]
 800aebe:	fb92 f3f3 	sdiv	r3, r2, r3
 800aec2:	82fb      	strh	r3, [r7, #22]
 800aec4:	e007      	b.n	800aed6 <TCS3472_DetectObjectColor+0xb6>
    } else {
        r_g_similarity = (r * 100) / g;
 800aec6:	88fb      	ldrh	r3, [r7, #6]
 800aec8:	2264      	movs	r2, #100	@ 0x64
 800aeca:	fb03 f202 	mul.w	r2, r3, r2
 800aece:	88bb      	ldrh	r3, [r7, #4]
 800aed0:	fb92 f3f3 	sdiv	r3, r2, r3
 800aed4:	82fb      	strh	r3, [r7, #22]
            r_to_g_ratio, r_to_b_ratio, g_to_b_ratio, b_to_r_ratio, b_to_g_ratio, r_g_similarity);
    HAL_UART_Transmit(&huart3, (uint8_t*)debug, strlen(debug), HAL_MAX_DELAY);
    */

    /* White detection */
    if (c > object_color_config.white_min_c &&
 800aed6:	4b2a      	ldr	r3, [pc, #168]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800aed8:	881b      	ldrh	r3, [r3, #0]
 800aeda:	883a      	ldrh	r2, [r7, #0]
 800aedc:	429a      	cmp	r2, r3
 800aede:	d91e      	bls.n	800af1e <TCS3472_DetectObjectColor+0xfe>
 800aee0:	88fb      	ldrh	r3, [r7, #6]
 800aee2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aee6:	d91a      	bls.n	800af1e <TCS3472_DetectObjectColor+0xfe>
        r > 1000 && g > 1000 && b > 1000 &&
 800aee8:	88bb      	ldrh	r3, [r7, #4]
 800aeea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aeee:	d916      	bls.n	800af1e <TCS3472_DetectObjectColor+0xfe>
 800aef0:	887b      	ldrh	r3, [r7, #2]
 800aef2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800aef6:	d912      	bls.n	800af1e <TCS3472_DetectObjectColor+0xfe>
 800aef8:	8afb      	ldrh	r3, [r7, #22]
 800aefa:	2b50      	cmp	r3, #80	@ 0x50
 800aefc:	d90f      	bls.n	800af1e <TCS3472_DetectObjectColor+0xfe>
        r_g_similarity > 80 && /* R and G within 20% of each other */
        (b * 100) / ((r + g) / 2) > 80) { /* B is at least 80% of average of R and G */
 800aefe:	887b      	ldrh	r3, [r7, #2]
 800af00:	2264      	movs	r2, #100	@ 0x64
 800af02:	fb03 f202 	mul.w	r2, r3, r2
 800af06:	88f9      	ldrh	r1, [r7, #6]
 800af08:	88bb      	ldrh	r3, [r7, #4]
 800af0a:	440b      	add	r3, r1
 800af0c:	0fd9      	lsrs	r1, r3, #31
 800af0e:	440b      	add	r3, r1
 800af10:	105b      	asrs	r3, r3, #1
 800af12:	fb92 f3f3 	sdiv	r3, r2, r3
        r_g_similarity > 80 && /* R and G within 20% of each other */
 800af16:	2b50      	cmp	r3, #80	@ 0x50
 800af18:	dd01      	ble.n	800af1e <TCS3472_DetectObjectColor+0xfe>
        return WHITE;
 800af1a:	2300      	movs	r3, #0
 800af1c:	e02a      	b.n	800af74 <TCS3472_DetectObjectColor+0x154>
    }

    /* Red detection */
    if (r_to_g_ratio > object_color_config.red_min_ratio_r_to_g &&
 800af1e:	4b18      	ldr	r3, [pc, #96]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800af20:	885b      	ldrh	r3, [r3, #2]
 800af22:	8aba      	ldrh	r2, [r7, #20]
 800af24:	429a      	cmp	r2, r3
 800af26:	d906      	bls.n	800af36 <TCS3472_DetectObjectColor+0x116>
        r_to_b_ratio > object_color_config.red_min_ratio_r_to_b) {
 800af28:	4b15      	ldr	r3, [pc, #84]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800af2a:	889b      	ldrh	r3, [r3, #4]
    if (r_to_g_ratio > object_color_config.red_min_ratio_r_to_g &&
 800af2c:	8a7a      	ldrh	r2, [r7, #18]
 800af2e:	429a      	cmp	r2, r3
 800af30:	d901      	bls.n	800af36 <TCS3472_DetectObjectColor+0x116>
        return RED;
 800af32:	2304      	movs	r3, #4
 800af34:	e01e      	b.n	800af74 <TCS3472_DetectObjectColor+0x154>
    }

    /* Blue detection */
    if (b_to_r_ratio > object_color_config.blue_min_ratio_b_to_r &&
 800af36:	4b12      	ldr	r3, [pc, #72]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800af38:	88db      	ldrh	r3, [r3, #6]
 800af3a:	89fa      	ldrh	r2, [r7, #14]
 800af3c:	429a      	cmp	r2, r3
 800af3e:	d906      	bls.n	800af4e <TCS3472_DetectObjectColor+0x12e>
        b_to_g_ratio > object_color_config.blue_min_ratio_b_to_g) {
 800af40:	4b0f      	ldr	r3, [pc, #60]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800af42:	891b      	ldrh	r3, [r3, #8]
    if (b_to_r_ratio > object_color_config.blue_min_ratio_b_to_r &&
 800af44:	89ba      	ldrh	r2, [r7, #12]
 800af46:	429a      	cmp	r2, r3
 800af48:	d901      	bls.n	800af4e <TCS3472_DetectObjectColor+0x12e>
        return BLUE;
 800af4a:	2303      	movs	r3, #3
 800af4c:	e012      	b.n	800af74 <TCS3472_DetectObjectColor+0x154>
    }

    /* Yellow-Orange detection */
    if (r_to_b_ratio > object_color_config.yellow_min_ratio_r_to_b &&
 800af4e:	4b0c      	ldr	r3, [pc, #48]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800af50:	895b      	ldrh	r3, [r3, #10]
 800af52:	8a7a      	ldrh	r2, [r7, #18]
 800af54:	429a      	cmp	r2, r3
 800af56:	d90c      	bls.n	800af72 <TCS3472_DetectObjectColor+0x152>
        g_to_b_ratio > object_color_config.yellow_min_ratio_g_to_b &&
 800af58:	4b09      	ldr	r3, [pc, #36]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800af5a:	899b      	ldrh	r3, [r3, #12]
    if (r_to_b_ratio > object_color_config.yellow_min_ratio_r_to_b &&
 800af5c:	8a3a      	ldrh	r2, [r7, #16]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d907      	bls.n	800af72 <TCS3472_DetectObjectColor+0x152>
        r_g_similarity > object_color_config.yellow_r_g_diff_percent) {
 800af62:	4b07      	ldr	r3, [pc, #28]	@ (800af80 <TCS3472_DetectObjectColor+0x160>)
 800af64:	7b9b      	ldrb	r3, [r3, #14]
 800af66:	461a      	mov	r2, r3
        g_to_b_ratio > object_color_config.yellow_min_ratio_g_to_b &&
 800af68:	8afb      	ldrh	r3, [r7, #22]
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d901      	bls.n	800af72 <TCS3472_DetectObjectColor+0x152>
        return YELLOW;
 800af6e:	2302      	movs	r3, #2
 800af70:	e000      	b.n	800af74 <TCS3472_DetectObjectColor+0x154>
    }

    /* If we can't identify the color */
    return UNKNOWN;
 800af72:	2306      	movs	r3, #6
}
 800af74:	4618      	mov	r0, r3
 800af76:	3718      	adds	r7, #24
 800af78:	46bd      	mov	sp, r7
 800af7a:	bc90      	pop	{r4, r7}
 800af7c:	4770      	bx	lr
 800af7e:	bf00      	nop
 800af80:	20000084 	.word	0x20000084
 800af84:	00000000 	.word	0x00000000

0800af88 <TCS3472_CalibrateObjectColors>:


/* Calibration function for object colors - simplified version */
void TCS3472_CalibrateObjectColors(void) {
 800af88:	b580      	push	{r7, lr}
 800af8a:	b082      	sub	sp, #8
 800af8c:	af00      	add	r7, sp, #0

    /* Send calibration instructions */
//    sprintf(buffer, "Starting object color calibration sequence...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);

    display_clear();
 800af8e:	f7f9 fac1 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800af92:	4845      	ldr	r0, [pc, #276]	@ (800b0a8 <TCS3472_CalibrateObjectColors+0x120>)
 800af94:	f7f9 faf0 	bl	8004578 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800af98:	2219      	movs	r2, #25
 800af9a:	2102      	movs	r1, #2
 800af9c:	4843      	ldr	r0, [pc, #268]	@ (800b0ac <TCS3472_CalibrateObjectColors+0x124>)
 800af9e:	f7f9 fac1 	bl	8004524 <display_message>
	display_message("White", 2, 40);
 800afa2:	2228      	movs	r2, #40	@ 0x28
 800afa4:	2102      	movs	r1, #2
 800afa6:	4842      	ldr	r0, [pc, #264]	@ (800b0b0 <TCS3472_CalibrateObjectColors+0x128>)
 800afa8:	f7f9 fabc 	bl	8004524 <display_message>
	display_message("Press OK to Start", 2, 52);
 800afac:	2234      	movs	r2, #52	@ 0x34
 800afae:	2102      	movs	r1, #2
 800afb0:	4840      	ldr	r0, [pc, #256]	@ (800b0b4 <TCS3472_CalibrateObjectColors+0x12c>)
 800afb2:	f7f9 fab7 	bl	8004524 <display_message>
	while(okbtncount == prevokbtncount);
 800afb6:	bf00      	nop
 800afb8:	4b3f      	ldr	r3, [pc, #252]	@ (800b0b8 <TCS3472_CalibrateObjectColors+0x130>)
 800afba:	681a      	ldr	r2, [r3, #0]
 800afbc:	4b3f      	ldr	r3, [pc, #252]	@ (800b0bc <TCS3472_CalibrateObjectColors+0x134>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	d0f9      	beq.n	800afb8 <TCS3472_CalibrateObjectColors+0x30>
	Reset_buttons();
 800afc4:	f7f6 f9f0 	bl	80013a8 <Reset_buttons>

	display_clear();
 800afc8:	f7f9 faa4 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800afcc:	4836      	ldr	r0, [pc, #216]	@ (800b0a8 <TCS3472_CalibrateObjectColors+0x120>)
 800afce:	f7f9 fad3 	bl	8004578 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800afd2:	2219      	movs	r2, #25
 800afd4:	2102      	movs	r1, #2
 800afd6:	4835      	ldr	r0, [pc, #212]	@ (800b0ac <TCS3472_CalibrateObjectColors+0x124>)
 800afd8:	f7f9 faa4 	bl	8004524 <display_message>
	display_message("White", 2, 40);
 800afdc:	2228      	movs	r2, #40	@ 0x28
 800afde:	2102      	movs	r1, #2
 800afe0:	4833      	ldr	r0, [pc, #204]	@ (800b0b0 <TCS3472_CalibrateObjectColors+0x128>)
 800afe2:	f7f9 fa9f 	bl	8004524 <display_message>
	display_message("Calibrating...", 2, 52);
 800afe6:	2234      	movs	r2, #52	@ 0x34
 800afe8:	2102      	movs	r1, #2
 800afea:	4835      	ldr	r0, [pc, #212]	@ (800b0c0 <TCS3472_CalibrateObjectColors+0x138>)
 800afec:	f7f9 fa9a 	bl	8004524 <display_message>

	HAL_Delay(1000);
 800aff0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800aff4:	f7f9 fe84 	bl	8004d00 <HAL_Delay>
	TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 800aff8:	2002      	movs	r0, #2
 800affa:	f7ff fb21 	bl	800a640 <TCS3472_SelectSensor>
	HAL_Delay(1000);
 800affe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b002:	f7f9 fe7d 	bl	8004d00 <HAL_Delay>
//    sprintf(buffer, "Place sensor over WHITE object and wait 5 seconds...\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(5000);

    /* Take reading of white object */
    TCS3472_GetRGBC(&r, &g, &b, &c);
 800b006:	463b      	mov	r3, r7
 800b008:	1cba      	adds	r2, r7, #2
 800b00a:	1d39      	adds	r1, r7, #4
 800b00c:	1db8      	adds	r0, r7, #6
 800b00e:	f7ff fb82 	bl	800a716 <TCS3472_GetRGBC>
    object_color_config.white_min_c = c * 0.8; // 20% margin
 800b012:	883b      	ldrh	r3, [r7, #0]
 800b014:	4618      	mov	r0, r3
 800b016:	f7f5 faa5 	bl	8000564 <__aeabi_i2d>
 800b01a:	a321      	add	r3, pc, #132	@ (adr r3, 800b0a0 <TCS3472_CalibrateObjectColors+0x118>)
 800b01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b020:	f7f5 fb0a 	bl	8000638 <__aeabi_dmul>
 800b024:	4602      	mov	r2, r0
 800b026:	460b      	mov	r3, r1
 800b028:	4610      	mov	r0, r2
 800b02a:	4619      	mov	r1, r3
 800b02c:	f7f5 fddc 	bl	8000be8 <__aeabi_d2uiz>
 800b030:	4603      	mov	r3, r0
 800b032:	b29a      	uxth	r2, r3
 800b034:	4b23      	ldr	r3, [pc, #140]	@ (800b0c4 <TCS3472_CalibrateObjectColors+0x13c>)
 800b036:	801a      	strh	r2, [r3, #0]

//    sprintf(buffer, "WHITE calibrated: min_c = %d | R:%d G:%d B:%d C:%d\r\n",
//            object_color_config.white_min_c, r, g, b, c);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(1000);
    display_clear();
 800b038:	f7f9 fa6c 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800b03c:	481a      	ldr	r0, [pc, #104]	@ (800b0a8 <TCS3472_CalibrateObjectColors+0x120>)
 800b03e:	f7f9 fa9b 	bl	8004578 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800b042:	2219      	movs	r2, #25
 800b044:	2102      	movs	r1, #2
 800b046:	4819      	ldr	r0, [pc, #100]	@ (800b0ac <TCS3472_CalibrateObjectColors+0x124>)
 800b048:	f7f9 fa6c 	bl	8004524 <display_message>
	display_message("White", 2, 40);
 800b04c:	2228      	movs	r2, #40	@ 0x28
 800b04e:	2102      	movs	r1, #2
 800b050:	4817      	ldr	r0, [pc, #92]	@ (800b0b0 <TCS3472_CalibrateObjectColors+0x128>)
 800b052:	f7f9 fa67 	bl	8004524 <display_message>
	display_message("Calibrated.", 2, 52);
 800b056:	2234      	movs	r2, #52	@ 0x34
 800b058:	2102      	movs	r1, #2
 800b05a:	481b      	ldr	r0, [pc, #108]	@ (800b0c8 <TCS3472_CalibrateObjectColors+0x140>)
 800b05c:	f7f9 fa62 	bl	8004524 <display_message>
	HAL_Delay(2000);
 800b060:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b064:	f7f9 fe4c 	bl	8004d00 <HAL_Delay>

//    sprintf(buffer, "Object color calibration complete!\r\n");
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
//    HAL_Delay(1000);

	display_clear();
 800b068:	f7f9 fa54 	bl	8004514 <display_clear>
	display_headding("Calibration");
 800b06c:	480e      	ldr	r0, [pc, #56]	@ (800b0a8 <TCS3472_CalibrateObjectColors+0x120>)
 800b06e:	f7f9 fa83 	bl	8004578 <display_headding>
	display_message("Arm Color sensor", 2, 25);
 800b072:	2219      	movs	r2, #25
 800b074:	2102      	movs	r1, #2
 800b076:	480d      	ldr	r0, [pc, #52]	@ (800b0ac <TCS3472_CalibrateObjectColors+0x124>)
 800b078:	f7f9 fa54 	bl	8004524 <display_message>
	display_message("Calibration", 2, 40);
 800b07c:	2228      	movs	r2, #40	@ 0x28
 800b07e:	2102      	movs	r1, #2
 800b080:	4809      	ldr	r0, [pc, #36]	@ (800b0a8 <TCS3472_CalibrateObjectColors+0x120>)
 800b082:	f7f9 fa4f 	bl	8004524 <display_message>
	display_message("Completed.", 2, 52);
 800b086:	2234      	movs	r2, #52	@ 0x34
 800b088:	2102      	movs	r1, #2
 800b08a:	4810      	ldr	r0, [pc, #64]	@ (800b0cc <TCS3472_CalibrateObjectColors+0x144>)
 800b08c:	f7f9 fa4a 	bl	8004524 <display_message>
	HAL_Delay(2000);
 800b090:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b094:	f7f9 fe34 	bl	8004d00 <HAL_Delay>

    /* Note: Red and Blue calibration requires more complex processing
       and is purposely left out. We'll use predefined values instead. */
}
 800b098:	bf00      	nop
 800b09a:	3708      	adds	r7, #8
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}
 800b0a0:	9999999a 	.word	0x9999999a
 800b0a4:	3fe99999 	.word	0x3fe99999
 800b0a8:	0800e184 	.word	0x0800e184
 800b0ac:	0800e1f8 	.word	0x0800e1f8
 800b0b0:	0800e1dc 	.word	0x0800e1dc
 800b0b4:	0800e1ac 	.word	0x0800e1ac
 800b0b8:	2000028c 	.word	0x2000028c
 800b0bc:	20000290 	.word	0x20000290
 800b0c0:	0800e1c0 	.word	0x0800e1c0
 800b0c4:	20000084 	.word	0x20000084
 800b0c8:	0800e1d0 	.word	0x0800e1d0
 800b0cc:	0800e20c 	.word	0x0800e20c

0800b0d0 <TCS3472_InitAll>:

/* Initialize both TCS3472 color sensors */
uint8_t TCS3472_InitAll(void) {
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b09a      	sub	sp, #104	@ 0x68
 800b0d4:	af00      	add	r7, sp, #0
    uint8_t status = HAL_OK;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    char msg[100];

    /* Initialize line sensor */
    TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800b0dc:	2001      	movs	r0, #1
 800b0de:	f7ff faaf 	bl	800a640 <TCS3472_SelectSensor>
    if (TCS3472_Init() != HAL_OK) {
 800b0e2:	f7ff fac1 	bl	800a668 <TCS3472_Init>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d014      	beq.n	800b116 <TCS3472_InitAll+0x46>
        sprintf(msg, "Line sensor (TCS3472) initialization failed!\r\n");
 800b0ec:	463b      	mov	r3, r7
 800b0ee:	492c      	ldr	r1, [pc, #176]	@ (800b1a0 <TCS3472_InitAll+0xd0>)
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f000 fdc9 	bl	800bc88 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800b0f6:	463b      	mov	r3, r7
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f7f5 f8d9 	bl	80002b0 <strlen>
 800b0fe:	4603      	mov	r3, r0
 800b100:	b29a      	uxth	r2, r3
 800b102:	4639      	mov	r1, r7
 800b104:	f04f 33ff 	mov.w	r3, #4294967295
 800b108:	4826      	ldr	r0, [pc, #152]	@ (800b1a4 <TCS3472_InitAll+0xd4>)
 800b10a:	f7fe fae7 	bl	80096dc <HAL_UART_Transmit>
        status = HAL_ERROR;
 800b10e:	2301      	movs	r3, #1
 800b110:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b114:	e010      	b.n	800b138 <TCS3472_InitAll+0x68>
    } else {
        sprintf(msg, "Line sensor (TCS3472) initialized successfully!\r\n");
 800b116:	463b      	mov	r3, r7
 800b118:	4923      	ldr	r1, [pc, #140]	@ (800b1a8 <TCS3472_InitAll+0xd8>)
 800b11a:	4618      	mov	r0, r3
 800b11c:	f000 fdb4 	bl	800bc88 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800b120:	463b      	mov	r3, r7
 800b122:	4618      	mov	r0, r3
 800b124:	f7f5 f8c4 	bl	80002b0 <strlen>
 800b128:	4603      	mov	r3, r0
 800b12a:	b29a      	uxth	r2, r3
 800b12c:	4639      	mov	r1, r7
 800b12e:	f04f 33ff 	mov.w	r3, #4294967295
 800b132:	481c      	ldr	r0, [pc, #112]	@ (800b1a4 <TCS3472_InitAll+0xd4>)
 800b134:	f7fe fad2 	bl	80096dc <HAL_UART_Transmit>
    }

    /* Initialize object sensor */
    TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 800b138:	2002      	movs	r0, #2
 800b13a:	f7ff fa81 	bl	800a640 <TCS3472_SelectSensor>
    if (TCS3472_Init() != HAL_OK) {
 800b13e:	f7ff fa93 	bl	800a668 <TCS3472_Init>
 800b142:	4603      	mov	r3, r0
 800b144:	2b00      	cmp	r3, #0
 800b146:	d014      	beq.n	800b172 <TCS3472_InitAll+0xa2>
        sprintf(msg, "Object sensor (TCS3472) initialization failed!\r\n");
 800b148:	463b      	mov	r3, r7
 800b14a:	4918      	ldr	r1, [pc, #96]	@ (800b1ac <TCS3472_InitAll+0xdc>)
 800b14c:	4618      	mov	r0, r3
 800b14e:	f000 fd9b 	bl	800bc88 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800b152:	463b      	mov	r3, r7
 800b154:	4618      	mov	r0, r3
 800b156:	f7f5 f8ab 	bl	80002b0 <strlen>
 800b15a:	4603      	mov	r3, r0
 800b15c:	b29a      	uxth	r2, r3
 800b15e:	4639      	mov	r1, r7
 800b160:	f04f 33ff 	mov.w	r3, #4294967295
 800b164:	480f      	ldr	r0, [pc, #60]	@ (800b1a4 <TCS3472_InitAll+0xd4>)
 800b166:	f7fe fab9 	bl	80096dc <HAL_UART_Transmit>
        status = HAL_ERROR;
 800b16a:	2301      	movs	r3, #1
 800b16c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b170:	e010      	b.n	800b194 <TCS3472_InitAll+0xc4>
    } else {
        sprintf(msg, "Object sensor (TCS3472) initialized successfully!\r\n");
 800b172:	463b      	mov	r3, r7
 800b174:	490e      	ldr	r1, [pc, #56]	@ (800b1b0 <TCS3472_InitAll+0xe0>)
 800b176:	4618      	mov	r0, r3
 800b178:	f000 fd86 	bl	800bc88 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800b17c:	463b      	mov	r3, r7
 800b17e:	4618      	mov	r0, r3
 800b180:	f7f5 f896 	bl	80002b0 <strlen>
 800b184:	4603      	mov	r3, r0
 800b186:	b29a      	uxth	r2, r3
 800b188:	4639      	mov	r1, r7
 800b18a:	f04f 33ff 	mov.w	r3, #4294967295
 800b18e:	4805      	ldr	r0, [pc, #20]	@ (800b1a4 <TCS3472_InitAll+0xd4>)
 800b190:	f7fe faa4 	bl	80096dc <HAL_UART_Transmit>
    }

    return status;
 800b194:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3768      	adds	r7, #104	@ 0x68
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}
 800b1a0:	0800e218 	.word	0x0800e218
 800b1a4:	200004e8 	.word	0x200004e8
 800b1a8:	0800e248 	.word	0x0800e248
 800b1ac:	0800e27c 	.word	0x0800e27c
 800b1b0:	0800e2b0 	.word	0x0800e2b0

0800b1b4 <init_color_sensors>:


void init_color_sensors(){
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	af00      	add	r7, sp, #0
	if (TCS3472_InitAll() != HAL_OK) {
 800b1b8:	f7ff ff8a 	bl	800b0d0 <TCS3472_InitAll>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d001      	beq.n	800b1c6 <init_color_sensors+0x12>
		Error_Handler();
 800b1c2:	f7f7 f9c1 	bl	8002548 <Error_Handler>
	}
}
 800b1c6:	bf00      	nop
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <caliberate_color_sensors>:


void caliberate_color_sensors(){
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	af00      	add	r7, sp, #0
	/* Run calibration routine for line sensor */
	TCS3472_SelectSensor(MUX_CHANNEL_LINE_SENSOR);
 800b1ce:	2001      	movs	r0, #1
 800b1d0:	f7ff fa36 	bl	800a640 <TCS3472_SelectSensor>
	TCS3472_CalibrateColors();
 800b1d4:	f7ff fb40 	bl	800a858 <TCS3472_CalibrateColors>

	/* Run simplified calibration for object sensor (just for white) */
	Arm_color_calibration_position();
 800b1d8:	f7f6 f844 	bl	8001264 <Arm_color_calibration_position>
	TCS3472_SelectSensor(MUX_CHANNEL_OBJECT_SENSOR);
 800b1dc:	2002      	movs	r0, #2
 800b1de:	f7ff fa2f 	bl	800a640 <TCS3472_SelectSensor>
	TCS3472_CalibrateObjectColors();
 800b1e2:	f7ff fed1 	bl	800af88 <TCS3472_CalibrateObjectColors>
	return_home();
 800b1e6:	f7f6 f81f 	bl	8001228 <return_home>
}
 800b1ea:	bf00      	nop
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <__cvt>:
 800b1ee:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1f2:	ec57 6b10 	vmov	r6, r7, d0
 800b1f6:	2f00      	cmp	r7, #0
 800b1f8:	460c      	mov	r4, r1
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	463b      	mov	r3, r7
 800b1fe:	bfbb      	ittet	lt
 800b200:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b204:	461f      	movlt	r7, r3
 800b206:	2300      	movge	r3, #0
 800b208:	232d      	movlt	r3, #45	@ 0x2d
 800b20a:	700b      	strb	r3, [r1, #0]
 800b20c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b20e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b212:	4691      	mov	r9, r2
 800b214:	f023 0820 	bic.w	r8, r3, #32
 800b218:	bfbc      	itt	lt
 800b21a:	4632      	movlt	r2, r6
 800b21c:	4616      	movlt	r6, r2
 800b21e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b222:	d005      	beq.n	800b230 <__cvt+0x42>
 800b224:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b228:	d100      	bne.n	800b22c <__cvt+0x3e>
 800b22a:	3401      	adds	r4, #1
 800b22c:	2102      	movs	r1, #2
 800b22e:	e000      	b.n	800b232 <__cvt+0x44>
 800b230:	2103      	movs	r1, #3
 800b232:	ab03      	add	r3, sp, #12
 800b234:	9301      	str	r3, [sp, #4]
 800b236:	ab02      	add	r3, sp, #8
 800b238:	9300      	str	r3, [sp, #0]
 800b23a:	ec47 6b10 	vmov	d0, r6, r7
 800b23e:	4653      	mov	r3, sl
 800b240:	4622      	mov	r2, r4
 800b242:	f000 feb1 	bl	800bfa8 <_dtoa_r>
 800b246:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b24a:	4605      	mov	r5, r0
 800b24c:	d119      	bne.n	800b282 <__cvt+0x94>
 800b24e:	f019 0f01 	tst.w	r9, #1
 800b252:	d00e      	beq.n	800b272 <__cvt+0x84>
 800b254:	eb00 0904 	add.w	r9, r0, r4
 800b258:	2200      	movs	r2, #0
 800b25a:	2300      	movs	r3, #0
 800b25c:	4630      	mov	r0, r6
 800b25e:	4639      	mov	r1, r7
 800b260:	f7f5 fc52 	bl	8000b08 <__aeabi_dcmpeq>
 800b264:	b108      	cbz	r0, 800b26a <__cvt+0x7c>
 800b266:	f8cd 900c 	str.w	r9, [sp, #12]
 800b26a:	2230      	movs	r2, #48	@ 0x30
 800b26c:	9b03      	ldr	r3, [sp, #12]
 800b26e:	454b      	cmp	r3, r9
 800b270:	d31e      	bcc.n	800b2b0 <__cvt+0xc2>
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b276:	1b5b      	subs	r3, r3, r5
 800b278:	4628      	mov	r0, r5
 800b27a:	6013      	str	r3, [r2, #0]
 800b27c:	b004      	add	sp, #16
 800b27e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b282:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b286:	eb00 0904 	add.w	r9, r0, r4
 800b28a:	d1e5      	bne.n	800b258 <__cvt+0x6a>
 800b28c:	7803      	ldrb	r3, [r0, #0]
 800b28e:	2b30      	cmp	r3, #48	@ 0x30
 800b290:	d10a      	bne.n	800b2a8 <__cvt+0xba>
 800b292:	2200      	movs	r2, #0
 800b294:	2300      	movs	r3, #0
 800b296:	4630      	mov	r0, r6
 800b298:	4639      	mov	r1, r7
 800b29a:	f7f5 fc35 	bl	8000b08 <__aeabi_dcmpeq>
 800b29e:	b918      	cbnz	r0, 800b2a8 <__cvt+0xba>
 800b2a0:	f1c4 0401 	rsb	r4, r4, #1
 800b2a4:	f8ca 4000 	str.w	r4, [sl]
 800b2a8:	f8da 3000 	ldr.w	r3, [sl]
 800b2ac:	4499      	add	r9, r3
 800b2ae:	e7d3      	b.n	800b258 <__cvt+0x6a>
 800b2b0:	1c59      	adds	r1, r3, #1
 800b2b2:	9103      	str	r1, [sp, #12]
 800b2b4:	701a      	strb	r2, [r3, #0]
 800b2b6:	e7d9      	b.n	800b26c <__cvt+0x7e>

0800b2b8 <__exponent>:
 800b2b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2ba:	2900      	cmp	r1, #0
 800b2bc:	bfba      	itte	lt
 800b2be:	4249      	neglt	r1, r1
 800b2c0:	232d      	movlt	r3, #45	@ 0x2d
 800b2c2:	232b      	movge	r3, #43	@ 0x2b
 800b2c4:	2909      	cmp	r1, #9
 800b2c6:	7002      	strb	r2, [r0, #0]
 800b2c8:	7043      	strb	r3, [r0, #1]
 800b2ca:	dd29      	ble.n	800b320 <__exponent+0x68>
 800b2cc:	f10d 0307 	add.w	r3, sp, #7
 800b2d0:	461d      	mov	r5, r3
 800b2d2:	270a      	movs	r7, #10
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	fbb1 f6f7 	udiv	r6, r1, r7
 800b2da:	fb07 1416 	mls	r4, r7, r6, r1
 800b2de:	3430      	adds	r4, #48	@ 0x30
 800b2e0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b2e4:	460c      	mov	r4, r1
 800b2e6:	2c63      	cmp	r4, #99	@ 0x63
 800b2e8:	f103 33ff 	add.w	r3, r3, #4294967295
 800b2ec:	4631      	mov	r1, r6
 800b2ee:	dcf1      	bgt.n	800b2d4 <__exponent+0x1c>
 800b2f0:	3130      	adds	r1, #48	@ 0x30
 800b2f2:	1e94      	subs	r4, r2, #2
 800b2f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b2f8:	1c41      	adds	r1, r0, #1
 800b2fa:	4623      	mov	r3, r4
 800b2fc:	42ab      	cmp	r3, r5
 800b2fe:	d30a      	bcc.n	800b316 <__exponent+0x5e>
 800b300:	f10d 0309 	add.w	r3, sp, #9
 800b304:	1a9b      	subs	r3, r3, r2
 800b306:	42ac      	cmp	r4, r5
 800b308:	bf88      	it	hi
 800b30a:	2300      	movhi	r3, #0
 800b30c:	3302      	adds	r3, #2
 800b30e:	4403      	add	r3, r0
 800b310:	1a18      	subs	r0, r3, r0
 800b312:	b003      	add	sp, #12
 800b314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b316:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b31a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b31e:	e7ed      	b.n	800b2fc <__exponent+0x44>
 800b320:	2330      	movs	r3, #48	@ 0x30
 800b322:	3130      	adds	r1, #48	@ 0x30
 800b324:	7083      	strb	r3, [r0, #2]
 800b326:	70c1      	strb	r1, [r0, #3]
 800b328:	1d03      	adds	r3, r0, #4
 800b32a:	e7f1      	b.n	800b310 <__exponent+0x58>

0800b32c <_printf_float>:
 800b32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b330:	b08d      	sub	sp, #52	@ 0x34
 800b332:	460c      	mov	r4, r1
 800b334:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b338:	4616      	mov	r6, r2
 800b33a:	461f      	mov	r7, r3
 800b33c:	4605      	mov	r5, r0
 800b33e:	f000 fd23 	bl	800bd88 <_localeconv_r>
 800b342:	6803      	ldr	r3, [r0, #0]
 800b344:	9304      	str	r3, [sp, #16]
 800b346:	4618      	mov	r0, r3
 800b348:	f7f4 ffb2 	bl	80002b0 <strlen>
 800b34c:	2300      	movs	r3, #0
 800b34e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b350:	f8d8 3000 	ldr.w	r3, [r8]
 800b354:	9005      	str	r0, [sp, #20]
 800b356:	3307      	adds	r3, #7
 800b358:	f023 0307 	bic.w	r3, r3, #7
 800b35c:	f103 0208 	add.w	r2, r3, #8
 800b360:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b364:	f8d4 b000 	ldr.w	fp, [r4]
 800b368:	f8c8 2000 	str.w	r2, [r8]
 800b36c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b370:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b374:	9307      	str	r3, [sp, #28]
 800b376:	f8cd 8018 	str.w	r8, [sp, #24]
 800b37a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b37e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b382:	4b9c      	ldr	r3, [pc, #624]	@ (800b5f4 <_printf_float+0x2c8>)
 800b384:	f04f 32ff 	mov.w	r2, #4294967295
 800b388:	f7f5 fbf0 	bl	8000b6c <__aeabi_dcmpun>
 800b38c:	bb70      	cbnz	r0, 800b3ec <_printf_float+0xc0>
 800b38e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b392:	4b98      	ldr	r3, [pc, #608]	@ (800b5f4 <_printf_float+0x2c8>)
 800b394:	f04f 32ff 	mov.w	r2, #4294967295
 800b398:	f7f5 fbca 	bl	8000b30 <__aeabi_dcmple>
 800b39c:	bb30      	cbnz	r0, 800b3ec <_printf_float+0xc0>
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	4640      	mov	r0, r8
 800b3a4:	4649      	mov	r1, r9
 800b3a6:	f7f5 fbb9 	bl	8000b1c <__aeabi_dcmplt>
 800b3aa:	b110      	cbz	r0, 800b3b2 <_printf_float+0x86>
 800b3ac:	232d      	movs	r3, #45	@ 0x2d
 800b3ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3b2:	4a91      	ldr	r2, [pc, #580]	@ (800b5f8 <_printf_float+0x2cc>)
 800b3b4:	4b91      	ldr	r3, [pc, #580]	@ (800b5fc <_printf_float+0x2d0>)
 800b3b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b3ba:	bf8c      	ite	hi
 800b3bc:	4690      	movhi	r8, r2
 800b3be:	4698      	movls	r8, r3
 800b3c0:	2303      	movs	r3, #3
 800b3c2:	6123      	str	r3, [r4, #16]
 800b3c4:	f02b 0304 	bic.w	r3, fp, #4
 800b3c8:	6023      	str	r3, [r4, #0]
 800b3ca:	f04f 0900 	mov.w	r9, #0
 800b3ce:	9700      	str	r7, [sp, #0]
 800b3d0:	4633      	mov	r3, r6
 800b3d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b3d4:	4621      	mov	r1, r4
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	f000 f9d2 	bl	800b780 <_printf_common>
 800b3dc:	3001      	adds	r0, #1
 800b3de:	f040 808d 	bne.w	800b4fc <_printf_float+0x1d0>
 800b3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e6:	b00d      	add	sp, #52	@ 0x34
 800b3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ec:	4642      	mov	r2, r8
 800b3ee:	464b      	mov	r3, r9
 800b3f0:	4640      	mov	r0, r8
 800b3f2:	4649      	mov	r1, r9
 800b3f4:	f7f5 fbba 	bl	8000b6c <__aeabi_dcmpun>
 800b3f8:	b140      	cbz	r0, 800b40c <_printf_float+0xe0>
 800b3fa:	464b      	mov	r3, r9
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	bfbc      	itt	lt
 800b400:	232d      	movlt	r3, #45	@ 0x2d
 800b402:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b406:	4a7e      	ldr	r2, [pc, #504]	@ (800b600 <_printf_float+0x2d4>)
 800b408:	4b7e      	ldr	r3, [pc, #504]	@ (800b604 <_printf_float+0x2d8>)
 800b40a:	e7d4      	b.n	800b3b6 <_printf_float+0x8a>
 800b40c:	6863      	ldr	r3, [r4, #4]
 800b40e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b412:	9206      	str	r2, [sp, #24]
 800b414:	1c5a      	adds	r2, r3, #1
 800b416:	d13b      	bne.n	800b490 <_printf_float+0x164>
 800b418:	2306      	movs	r3, #6
 800b41a:	6063      	str	r3, [r4, #4]
 800b41c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b420:	2300      	movs	r3, #0
 800b422:	6022      	str	r2, [r4, #0]
 800b424:	9303      	str	r3, [sp, #12]
 800b426:	ab0a      	add	r3, sp, #40	@ 0x28
 800b428:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b42c:	ab09      	add	r3, sp, #36	@ 0x24
 800b42e:	9300      	str	r3, [sp, #0]
 800b430:	6861      	ldr	r1, [r4, #4]
 800b432:	ec49 8b10 	vmov	d0, r8, r9
 800b436:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b43a:	4628      	mov	r0, r5
 800b43c:	f7ff fed7 	bl	800b1ee <__cvt>
 800b440:	9b06      	ldr	r3, [sp, #24]
 800b442:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b444:	2b47      	cmp	r3, #71	@ 0x47
 800b446:	4680      	mov	r8, r0
 800b448:	d129      	bne.n	800b49e <_printf_float+0x172>
 800b44a:	1cc8      	adds	r0, r1, #3
 800b44c:	db02      	blt.n	800b454 <_printf_float+0x128>
 800b44e:	6863      	ldr	r3, [r4, #4]
 800b450:	4299      	cmp	r1, r3
 800b452:	dd41      	ble.n	800b4d8 <_printf_float+0x1ac>
 800b454:	f1aa 0a02 	sub.w	sl, sl, #2
 800b458:	fa5f fa8a 	uxtb.w	sl, sl
 800b45c:	3901      	subs	r1, #1
 800b45e:	4652      	mov	r2, sl
 800b460:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b464:	9109      	str	r1, [sp, #36]	@ 0x24
 800b466:	f7ff ff27 	bl	800b2b8 <__exponent>
 800b46a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b46c:	1813      	adds	r3, r2, r0
 800b46e:	2a01      	cmp	r2, #1
 800b470:	4681      	mov	r9, r0
 800b472:	6123      	str	r3, [r4, #16]
 800b474:	dc02      	bgt.n	800b47c <_printf_float+0x150>
 800b476:	6822      	ldr	r2, [r4, #0]
 800b478:	07d2      	lsls	r2, r2, #31
 800b47a:	d501      	bpl.n	800b480 <_printf_float+0x154>
 800b47c:	3301      	adds	r3, #1
 800b47e:	6123      	str	r3, [r4, #16]
 800b480:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b484:	2b00      	cmp	r3, #0
 800b486:	d0a2      	beq.n	800b3ce <_printf_float+0xa2>
 800b488:	232d      	movs	r3, #45	@ 0x2d
 800b48a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b48e:	e79e      	b.n	800b3ce <_printf_float+0xa2>
 800b490:	9a06      	ldr	r2, [sp, #24]
 800b492:	2a47      	cmp	r2, #71	@ 0x47
 800b494:	d1c2      	bne.n	800b41c <_printf_float+0xf0>
 800b496:	2b00      	cmp	r3, #0
 800b498:	d1c0      	bne.n	800b41c <_printf_float+0xf0>
 800b49a:	2301      	movs	r3, #1
 800b49c:	e7bd      	b.n	800b41a <_printf_float+0xee>
 800b49e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b4a2:	d9db      	bls.n	800b45c <_printf_float+0x130>
 800b4a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b4a8:	d118      	bne.n	800b4dc <_printf_float+0x1b0>
 800b4aa:	2900      	cmp	r1, #0
 800b4ac:	6863      	ldr	r3, [r4, #4]
 800b4ae:	dd0b      	ble.n	800b4c8 <_printf_float+0x19c>
 800b4b0:	6121      	str	r1, [r4, #16]
 800b4b2:	b913      	cbnz	r3, 800b4ba <_printf_float+0x18e>
 800b4b4:	6822      	ldr	r2, [r4, #0]
 800b4b6:	07d0      	lsls	r0, r2, #31
 800b4b8:	d502      	bpl.n	800b4c0 <_printf_float+0x194>
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	440b      	add	r3, r1
 800b4be:	6123      	str	r3, [r4, #16]
 800b4c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b4c2:	f04f 0900 	mov.w	r9, #0
 800b4c6:	e7db      	b.n	800b480 <_printf_float+0x154>
 800b4c8:	b913      	cbnz	r3, 800b4d0 <_printf_float+0x1a4>
 800b4ca:	6822      	ldr	r2, [r4, #0]
 800b4cc:	07d2      	lsls	r2, r2, #31
 800b4ce:	d501      	bpl.n	800b4d4 <_printf_float+0x1a8>
 800b4d0:	3302      	adds	r3, #2
 800b4d2:	e7f4      	b.n	800b4be <_printf_float+0x192>
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	e7f2      	b.n	800b4be <_printf_float+0x192>
 800b4d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b4dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4de:	4299      	cmp	r1, r3
 800b4e0:	db05      	blt.n	800b4ee <_printf_float+0x1c2>
 800b4e2:	6823      	ldr	r3, [r4, #0]
 800b4e4:	6121      	str	r1, [r4, #16]
 800b4e6:	07d8      	lsls	r0, r3, #31
 800b4e8:	d5ea      	bpl.n	800b4c0 <_printf_float+0x194>
 800b4ea:	1c4b      	adds	r3, r1, #1
 800b4ec:	e7e7      	b.n	800b4be <_printf_float+0x192>
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	bfd4      	ite	le
 800b4f2:	f1c1 0202 	rsble	r2, r1, #2
 800b4f6:	2201      	movgt	r2, #1
 800b4f8:	4413      	add	r3, r2
 800b4fa:	e7e0      	b.n	800b4be <_printf_float+0x192>
 800b4fc:	6823      	ldr	r3, [r4, #0]
 800b4fe:	055a      	lsls	r2, r3, #21
 800b500:	d407      	bmi.n	800b512 <_printf_float+0x1e6>
 800b502:	6923      	ldr	r3, [r4, #16]
 800b504:	4642      	mov	r2, r8
 800b506:	4631      	mov	r1, r6
 800b508:	4628      	mov	r0, r5
 800b50a:	47b8      	blx	r7
 800b50c:	3001      	adds	r0, #1
 800b50e:	d12b      	bne.n	800b568 <_printf_float+0x23c>
 800b510:	e767      	b.n	800b3e2 <_printf_float+0xb6>
 800b512:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b516:	f240 80dd 	bls.w	800b6d4 <_printf_float+0x3a8>
 800b51a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b51e:	2200      	movs	r2, #0
 800b520:	2300      	movs	r3, #0
 800b522:	f7f5 faf1 	bl	8000b08 <__aeabi_dcmpeq>
 800b526:	2800      	cmp	r0, #0
 800b528:	d033      	beq.n	800b592 <_printf_float+0x266>
 800b52a:	4a37      	ldr	r2, [pc, #220]	@ (800b608 <_printf_float+0x2dc>)
 800b52c:	2301      	movs	r3, #1
 800b52e:	4631      	mov	r1, r6
 800b530:	4628      	mov	r0, r5
 800b532:	47b8      	blx	r7
 800b534:	3001      	adds	r0, #1
 800b536:	f43f af54 	beq.w	800b3e2 <_printf_float+0xb6>
 800b53a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b53e:	4543      	cmp	r3, r8
 800b540:	db02      	blt.n	800b548 <_printf_float+0x21c>
 800b542:	6823      	ldr	r3, [r4, #0]
 800b544:	07d8      	lsls	r0, r3, #31
 800b546:	d50f      	bpl.n	800b568 <_printf_float+0x23c>
 800b548:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b54c:	4631      	mov	r1, r6
 800b54e:	4628      	mov	r0, r5
 800b550:	47b8      	blx	r7
 800b552:	3001      	adds	r0, #1
 800b554:	f43f af45 	beq.w	800b3e2 <_printf_float+0xb6>
 800b558:	f04f 0900 	mov.w	r9, #0
 800b55c:	f108 38ff 	add.w	r8, r8, #4294967295
 800b560:	f104 0a1a 	add.w	sl, r4, #26
 800b564:	45c8      	cmp	r8, r9
 800b566:	dc09      	bgt.n	800b57c <_printf_float+0x250>
 800b568:	6823      	ldr	r3, [r4, #0]
 800b56a:	079b      	lsls	r3, r3, #30
 800b56c:	f100 8103 	bmi.w	800b776 <_printf_float+0x44a>
 800b570:	68e0      	ldr	r0, [r4, #12]
 800b572:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b574:	4298      	cmp	r0, r3
 800b576:	bfb8      	it	lt
 800b578:	4618      	movlt	r0, r3
 800b57a:	e734      	b.n	800b3e6 <_printf_float+0xba>
 800b57c:	2301      	movs	r3, #1
 800b57e:	4652      	mov	r2, sl
 800b580:	4631      	mov	r1, r6
 800b582:	4628      	mov	r0, r5
 800b584:	47b8      	blx	r7
 800b586:	3001      	adds	r0, #1
 800b588:	f43f af2b 	beq.w	800b3e2 <_printf_float+0xb6>
 800b58c:	f109 0901 	add.w	r9, r9, #1
 800b590:	e7e8      	b.n	800b564 <_printf_float+0x238>
 800b592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b594:	2b00      	cmp	r3, #0
 800b596:	dc39      	bgt.n	800b60c <_printf_float+0x2e0>
 800b598:	4a1b      	ldr	r2, [pc, #108]	@ (800b608 <_printf_float+0x2dc>)
 800b59a:	2301      	movs	r3, #1
 800b59c:	4631      	mov	r1, r6
 800b59e:	4628      	mov	r0, r5
 800b5a0:	47b8      	blx	r7
 800b5a2:	3001      	adds	r0, #1
 800b5a4:	f43f af1d 	beq.w	800b3e2 <_printf_float+0xb6>
 800b5a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b5ac:	ea59 0303 	orrs.w	r3, r9, r3
 800b5b0:	d102      	bne.n	800b5b8 <_printf_float+0x28c>
 800b5b2:	6823      	ldr	r3, [r4, #0]
 800b5b4:	07d9      	lsls	r1, r3, #31
 800b5b6:	d5d7      	bpl.n	800b568 <_printf_float+0x23c>
 800b5b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5bc:	4631      	mov	r1, r6
 800b5be:	4628      	mov	r0, r5
 800b5c0:	47b8      	blx	r7
 800b5c2:	3001      	adds	r0, #1
 800b5c4:	f43f af0d 	beq.w	800b3e2 <_printf_float+0xb6>
 800b5c8:	f04f 0a00 	mov.w	sl, #0
 800b5cc:	f104 0b1a 	add.w	fp, r4, #26
 800b5d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5d2:	425b      	negs	r3, r3
 800b5d4:	4553      	cmp	r3, sl
 800b5d6:	dc01      	bgt.n	800b5dc <_printf_float+0x2b0>
 800b5d8:	464b      	mov	r3, r9
 800b5da:	e793      	b.n	800b504 <_printf_float+0x1d8>
 800b5dc:	2301      	movs	r3, #1
 800b5de:	465a      	mov	r2, fp
 800b5e0:	4631      	mov	r1, r6
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	47b8      	blx	r7
 800b5e6:	3001      	adds	r0, #1
 800b5e8:	f43f aefb 	beq.w	800b3e2 <_printf_float+0xb6>
 800b5ec:	f10a 0a01 	add.w	sl, sl, #1
 800b5f0:	e7ee      	b.n	800b5d0 <_printf_float+0x2a4>
 800b5f2:	bf00      	nop
 800b5f4:	7fefffff 	.word	0x7fefffff
 800b5f8:	0800fc7c 	.word	0x0800fc7c
 800b5fc:	0800fc78 	.word	0x0800fc78
 800b600:	0800fc84 	.word	0x0800fc84
 800b604:	0800fc80 	.word	0x0800fc80
 800b608:	0800fc88 	.word	0x0800fc88
 800b60c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b60e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b612:	4553      	cmp	r3, sl
 800b614:	bfa8      	it	ge
 800b616:	4653      	movge	r3, sl
 800b618:	2b00      	cmp	r3, #0
 800b61a:	4699      	mov	r9, r3
 800b61c:	dc36      	bgt.n	800b68c <_printf_float+0x360>
 800b61e:	f04f 0b00 	mov.w	fp, #0
 800b622:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b626:	f104 021a 	add.w	r2, r4, #26
 800b62a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b62c:	9306      	str	r3, [sp, #24]
 800b62e:	eba3 0309 	sub.w	r3, r3, r9
 800b632:	455b      	cmp	r3, fp
 800b634:	dc31      	bgt.n	800b69a <_printf_float+0x36e>
 800b636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b638:	459a      	cmp	sl, r3
 800b63a:	dc3a      	bgt.n	800b6b2 <_printf_float+0x386>
 800b63c:	6823      	ldr	r3, [r4, #0]
 800b63e:	07da      	lsls	r2, r3, #31
 800b640:	d437      	bmi.n	800b6b2 <_printf_float+0x386>
 800b642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b644:	ebaa 0903 	sub.w	r9, sl, r3
 800b648:	9b06      	ldr	r3, [sp, #24]
 800b64a:	ebaa 0303 	sub.w	r3, sl, r3
 800b64e:	4599      	cmp	r9, r3
 800b650:	bfa8      	it	ge
 800b652:	4699      	movge	r9, r3
 800b654:	f1b9 0f00 	cmp.w	r9, #0
 800b658:	dc33      	bgt.n	800b6c2 <_printf_float+0x396>
 800b65a:	f04f 0800 	mov.w	r8, #0
 800b65e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b662:	f104 0b1a 	add.w	fp, r4, #26
 800b666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b668:	ebaa 0303 	sub.w	r3, sl, r3
 800b66c:	eba3 0309 	sub.w	r3, r3, r9
 800b670:	4543      	cmp	r3, r8
 800b672:	f77f af79 	ble.w	800b568 <_printf_float+0x23c>
 800b676:	2301      	movs	r3, #1
 800b678:	465a      	mov	r2, fp
 800b67a:	4631      	mov	r1, r6
 800b67c:	4628      	mov	r0, r5
 800b67e:	47b8      	blx	r7
 800b680:	3001      	adds	r0, #1
 800b682:	f43f aeae 	beq.w	800b3e2 <_printf_float+0xb6>
 800b686:	f108 0801 	add.w	r8, r8, #1
 800b68a:	e7ec      	b.n	800b666 <_printf_float+0x33a>
 800b68c:	4642      	mov	r2, r8
 800b68e:	4631      	mov	r1, r6
 800b690:	4628      	mov	r0, r5
 800b692:	47b8      	blx	r7
 800b694:	3001      	adds	r0, #1
 800b696:	d1c2      	bne.n	800b61e <_printf_float+0x2f2>
 800b698:	e6a3      	b.n	800b3e2 <_printf_float+0xb6>
 800b69a:	2301      	movs	r3, #1
 800b69c:	4631      	mov	r1, r6
 800b69e:	4628      	mov	r0, r5
 800b6a0:	9206      	str	r2, [sp, #24]
 800b6a2:	47b8      	blx	r7
 800b6a4:	3001      	adds	r0, #1
 800b6a6:	f43f ae9c 	beq.w	800b3e2 <_printf_float+0xb6>
 800b6aa:	9a06      	ldr	r2, [sp, #24]
 800b6ac:	f10b 0b01 	add.w	fp, fp, #1
 800b6b0:	e7bb      	b.n	800b62a <_printf_float+0x2fe>
 800b6b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6b6:	4631      	mov	r1, r6
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	47b8      	blx	r7
 800b6bc:	3001      	adds	r0, #1
 800b6be:	d1c0      	bne.n	800b642 <_printf_float+0x316>
 800b6c0:	e68f      	b.n	800b3e2 <_printf_float+0xb6>
 800b6c2:	9a06      	ldr	r2, [sp, #24]
 800b6c4:	464b      	mov	r3, r9
 800b6c6:	4442      	add	r2, r8
 800b6c8:	4631      	mov	r1, r6
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	47b8      	blx	r7
 800b6ce:	3001      	adds	r0, #1
 800b6d0:	d1c3      	bne.n	800b65a <_printf_float+0x32e>
 800b6d2:	e686      	b.n	800b3e2 <_printf_float+0xb6>
 800b6d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b6d8:	f1ba 0f01 	cmp.w	sl, #1
 800b6dc:	dc01      	bgt.n	800b6e2 <_printf_float+0x3b6>
 800b6de:	07db      	lsls	r3, r3, #31
 800b6e0:	d536      	bpl.n	800b750 <_printf_float+0x424>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	4642      	mov	r2, r8
 800b6e6:	4631      	mov	r1, r6
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	47b8      	blx	r7
 800b6ec:	3001      	adds	r0, #1
 800b6ee:	f43f ae78 	beq.w	800b3e2 <_printf_float+0xb6>
 800b6f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6f6:	4631      	mov	r1, r6
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	47b8      	blx	r7
 800b6fc:	3001      	adds	r0, #1
 800b6fe:	f43f ae70 	beq.w	800b3e2 <_printf_float+0xb6>
 800b702:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b706:	2200      	movs	r2, #0
 800b708:	2300      	movs	r3, #0
 800b70a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b70e:	f7f5 f9fb 	bl	8000b08 <__aeabi_dcmpeq>
 800b712:	b9c0      	cbnz	r0, 800b746 <_printf_float+0x41a>
 800b714:	4653      	mov	r3, sl
 800b716:	f108 0201 	add.w	r2, r8, #1
 800b71a:	4631      	mov	r1, r6
 800b71c:	4628      	mov	r0, r5
 800b71e:	47b8      	blx	r7
 800b720:	3001      	adds	r0, #1
 800b722:	d10c      	bne.n	800b73e <_printf_float+0x412>
 800b724:	e65d      	b.n	800b3e2 <_printf_float+0xb6>
 800b726:	2301      	movs	r3, #1
 800b728:	465a      	mov	r2, fp
 800b72a:	4631      	mov	r1, r6
 800b72c:	4628      	mov	r0, r5
 800b72e:	47b8      	blx	r7
 800b730:	3001      	adds	r0, #1
 800b732:	f43f ae56 	beq.w	800b3e2 <_printf_float+0xb6>
 800b736:	f108 0801 	add.w	r8, r8, #1
 800b73a:	45d0      	cmp	r8, sl
 800b73c:	dbf3      	blt.n	800b726 <_printf_float+0x3fa>
 800b73e:	464b      	mov	r3, r9
 800b740:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b744:	e6df      	b.n	800b506 <_printf_float+0x1da>
 800b746:	f04f 0800 	mov.w	r8, #0
 800b74a:	f104 0b1a 	add.w	fp, r4, #26
 800b74e:	e7f4      	b.n	800b73a <_printf_float+0x40e>
 800b750:	2301      	movs	r3, #1
 800b752:	4642      	mov	r2, r8
 800b754:	e7e1      	b.n	800b71a <_printf_float+0x3ee>
 800b756:	2301      	movs	r3, #1
 800b758:	464a      	mov	r2, r9
 800b75a:	4631      	mov	r1, r6
 800b75c:	4628      	mov	r0, r5
 800b75e:	47b8      	blx	r7
 800b760:	3001      	adds	r0, #1
 800b762:	f43f ae3e 	beq.w	800b3e2 <_printf_float+0xb6>
 800b766:	f108 0801 	add.w	r8, r8, #1
 800b76a:	68e3      	ldr	r3, [r4, #12]
 800b76c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b76e:	1a5b      	subs	r3, r3, r1
 800b770:	4543      	cmp	r3, r8
 800b772:	dcf0      	bgt.n	800b756 <_printf_float+0x42a>
 800b774:	e6fc      	b.n	800b570 <_printf_float+0x244>
 800b776:	f04f 0800 	mov.w	r8, #0
 800b77a:	f104 0919 	add.w	r9, r4, #25
 800b77e:	e7f4      	b.n	800b76a <_printf_float+0x43e>

0800b780 <_printf_common>:
 800b780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b784:	4616      	mov	r6, r2
 800b786:	4698      	mov	r8, r3
 800b788:	688a      	ldr	r2, [r1, #8]
 800b78a:	690b      	ldr	r3, [r1, #16]
 800b78c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b790:	4293      	cmp	r3, r2
 800b792:	bfb8      	it	lt
 800b794:	4613      	movlt	r3, r2
 800b796:	6033      	str	r3, [r6, #0]
 800b798:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b79c:	4607      	mov	r7, r0
 800b79e:	460c      	mov	r4, r1
 800b7a0:	b10a      	cbz	r2, 800b7a6 <_printf_common+0x26>
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	6033      	str	r3, [r6, #0]
 800b7a6:	6823      	ldr	r3, [r4, #0]
 800b7a8:	0699      	lsls	r1, r3, #26
 800b7aa:	bf42      	ittt	mi
 800b7ac:	6833      	ldrmi	r3, [r6, #0]
 800b7ae:	3302      	addmi	r3, #2
 800b7b0:	6033      	strmi	r3, [r6, #0]
 800b7b2:	6825      	ldr	r5, [r4, #0]
 800b7b4:	f015 0506 	ands.w	r5, r5, #6
 800b7b8:	d106      	bne.n	800b7c8 <_printf_common+0x48>
 800b7ba:	f104 0a19 	add.w	sl, r4, #25
 800b7be:	68e3      	ldr	r3, [r4, #12]
 800b7c0:	6832      	ldr	r2, [r6, #0]
 800b7c2:	1a9b      	subs	r3, r3, r2
 800b7c4:	42ab      	cmp	r3, r5
 800b7c6:	dc26      	bgt.n	800b816 <_printf_common+0x96>
 800b7c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b7cc:	6822      	ldr	r2, [r4, #0]
 800b7ce:	3b00      	subs	r3, #0
 800b7d0:	bf18      	it	ne
 800b7d2:	2301      	movne	r3, #1
 800b7d4:	0692      	lsls	r2, r2, #26
 800b7d6:	d42b      	bmi.n	800b830 <_printf_common+0xb0>
 800b7d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b7dc:	4641      	mov	r1, r8
 800b7de:	4638      	mov	r0, r7
 800b7e0:	47c8      	blx	r9
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	d01e      	beq.n	800b824 <_printf_common+0xa4>
 800b7e6:	6823      	ldr	r3, [r4, #0]
 800b7e8:	6922      	ldr	r2, [r4, #16]
 800b7ea:	f003 0306 	and.w	r3, r3, #6
 800b7ee:	2b04      	cmp	r3, #4
 800b7f0:	bf02      	ittt	eq
 800b7f2:	68e5      	ldreq	r5, [r4, #12]
 800b7f4:	6833      	ldreq	r3, [r6, #0]
 800b7f6:	1aed      	subeq	r5, r5, r3
 800b7f8:	68a3      	ldr	r3, [r4, #8]
 800b7fa:	bf0c      	ite	eq
 800b7fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b800:	2500      	movne	r5, #0
 800b802:	4293      	cmp	r3, r2
 800b804:	bfc4      	itt	gt
 800b806:	1a9b      	subgt	r3, r3, r2
 800b808:	18ed      	addgt	r5, r5, r3
 800b80a:	2600      	movs	r6, #0
 800b80c:	341a      	adds	r4, #26
 800b80e:	42b5      	cmp	r5, r6
 800b810:	d11a      	bne.n	800b848 <_printf_common+0xc8>
 800b812:	2000      	movs	r0, #0
 800b814:	e008      	b.n	800b828 <_printf_common+0xa8>
 800b816:	2301      	movs	r3, #1
 800b818:	4652      	mov	r2, sl
 800b81a:	4641      	mov	r1, r8
 800b81c:	4638      	mov	r0, r7
 800b81e:	47c8      	blx	r9
 800b820:	3001      	adds	r0, #1
 800b822:	d103      	bne.n	800b82c <_printf_common+0xac>
 800b824:	f04f 30ff 	mov.w	r0, #4294967295
 800b828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b82c:	3501      	adds	r5, #1
 800b82e:	e7c6      	b.n	800b7be <_printf_common+0x3e>
 800b830:	18e1      	adds	r1, r4, r3
 800b832:	1c5a      	adds	r2, r3, #1
 800b834:	2030      	movs	r0, #48	@ 0x30
 800b836:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b83a:	4422      	add	r2, r4
 800b83c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b840:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b844:	3302      	adds	r3, #2
 800b846:	e7c7      	b.n	800b7d8 <_printf_common+0x58>
 800b848:	2301      	movs	r3, #1
 800b84a:	4622      	mov	r2, r4
 800b84c:	4641      	mov	r1, r8
 800b84e:	4638      	mov	r0, r7
 800b850:	47c8      	blx	r9
 800b852:	3001      	adds	r0, #1
 800b854:	d0e6      	beq.n	800b824 <_printf_common+0xa4>
 800b856:	3601      	adds	r6, #1
 800b858:	e7d9      	b.n	800b80e <_printf_common+0x8e>
	...

0800b85c <_printf_i>:
 800b85c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b860:	7e0f      	ldrb	r7, [r1, #24]
 800b862:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b864:	2f78      	cmp	r7, #120	@ 0x78
 800b866:	4691      	mov	r9, r2
 800b868:	4680      	mov	r8, r0
 800b86a:	460c      	mov	r4, r1
 800b86c:	469a      	mov	sl, r3
 800b86e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b872:	d807      	bhi.n	800b884 <_printf_i+0x28>
 800b874:	2f62      	cmp	r7, #98	@ 0x62
 800b876:	d80a      	bhi.n	800b88e <_printf_i+0x32>
 800b878:	2f00      	cmp	r7, #0
 800b87a:	f000 80d1 	beq.w	800ba20 <_printf_i+0x1c4>
 800b87e:	2f58      	cmp	r7, #88	@ 0x58
 800b880:	f000 80b8 	beq.w	800b9f4 <_printf_i+0x198>
 800b884:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b888:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b88c:	e03a      	b.n	800b904 <_printf_i+0xa8>
 800b88e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b892:	2b15      	cmp	r3, #21
 800b894:	d8f6      	bhi.n	800b884 <_printf_i+0x28>
 800b896:	a101      	add	r1, pc, #4	@ (adr r1, 800b89c <_printf_i+0x40>)
 800b898:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b89c:	0800b8f5 	.word	0x0800b8f5
 800b8a0:	0800b909 	.word	0x0800b909
 800b8a4:	0800b885 	.word	0x0800b885
 800b8a8:	0800b885 	.word	0x0800b885
 800b8ac:	0800b885 	.word	0x0800b885
 800b8b0:	0800b885 	.word	0x0800b885
 800b8b4:	0800b909 	.word	0x0800b909
 800b8b8:	0800b885 	.word	0x0800b885
 800b8bc:	0800b885 	.word	0x0800b885
 800b8c0:	0800b885 	.word	0x0800b885
 800b8c4:	0800b885 	.word	0x0800b885
 800b8c8:	0800ba07 	.word	0x0800ba07
 800b8cc:	0800b933 	.word	0x0800b933
 800b8d0:	0800b9c1 	.word	0x0800b9c1
 800b8d4:	0800b885 	.word	0x0800b885
 800b8d8:	0800b885 	.word	0x0800b885
 800b8dc:	0800ba29 	.word	0x0800ba29
 800b8e0:	0800b885 	.word	0x0800b885
 800b8e4:	0800b933 	.word	0x0800b933
 800b8e8:	0800b885 	.word	0x0800b885
 800b8ec:	0800b885 	.word	0x0800b885
 800b8f0:	0800b9c9 	.word	0x0800b9c9
 800b8f4:	6833      	ldr	r3, [r6, #0]
 800b8f6:	1d1a      	adds	r2, r3, #4
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	6032      	str	r2, [r6, #0]
 800b8fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b900:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b904:	2301      	movs	r3, #1
 800b906:	e09c      	b.n	800ba42 <_printf_i+0x1e6>
 800b908:	6833      	ldr	r3, [r6, #0]
 800b90a:	6820      	ldr	r0, [r4, #0]
 800b90c:	1d19      	adds	r1, r3, #4
 800b90e:	6031      	str	r1, [r6, #0]
 800b910:	0606      	lsls	r6, r0, #24
 800b912:	d501      	bpl.n	800b918 <_printf_i+0xbc>
 800b914:	681d      	ldr	r5, [r3, #0]
 800b916:	e003      	b.n	800b920 <_printf_i+0xc4>
 800b918:	0645      	lsls	r5, r0, #25
 800b91a:	d5fb      	bpl.n	800b914 <_printf_i+0xb8>
 800b91c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b920:	2d00      	cmp	r5, #0
 800b922:	da03      	bge.n	800b92c <_printf_i+0xd0>
 800b924:	232d      	movs	r3, #45	@ 0x2d
 800b926:	426d      	negs	r5, r5
 800b928:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b92c:	4858      	ldr	r0, [pc, #352]	@ (800ba90 <_printf_i+0x234>)
 800b92e:	230a      	movs	r3, #10
 800b930:	e011      	b.n	800b956 <_printf_i+0xfa>
 800b932:	6821      	ldr	r1, [r4, #0]
 800b934:	6833      	ldr	r3, [r6, #0]
 800b936:	0608      	lsls	r0, r1, #24
 800b938:	f853 5b04 	ldr.w	r5, [r3], #4
 800b93c:	d402      	bmi.n	800b944 <_printf_i+0xe8>
 800b93e:	0649      	lsls	r1, r1, #25
 800b940:	bf48      	it	mi
 800b942:	b2ad      	uxthmi	r5, r5
 800b944:	2f6f      	cmp	r7, #111	@ 0x6f
 800b946:	4852      	ldr	r0, [pc, #328]	@ (800ba90 <_printf_i+0x234>)
 800b948:	6033      	str	r3, [r6, #0]
 800b94a:	bf14      	ite	ne
 800b94c:	230a      	movne	r3, #10
 800b94e:	2308      	moveq	r3, #8
 800b950:	2100      	movs	r1, #0
 800b952:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b956:	6866      	ldr	r6, [r4, #4]
 800b958:	60a6      	str	r6, [r4, #8]
 800b95a:	2e00      	cmp	r6, #0
 800b95c:	db05      	blt.n	800b96a <_printf_i+0x10e>
 800b95e:	6821      	ldr	r1, [r4, #0]
 800b960:	432e      	orrs	r6, r5
 800b962:	f021 0104 	bic.w	r1, r1, #4
 800b966:	6021      	str	r1, [r4, #0]
 800b968:	d04b      	beq.n	800ba02 <_printf_i+0x1a6>
 800b96a:	4616      	mov	r6, r2
 800b96c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b970:	fb03 5711 	mls	r7, r3, r1, r5
 800b974:	5dc7      	ldrb	r7, [r0, r7]
 800b976:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b97a:	462f      	mov	r7, r5
 800b97c:	42bb      	cmp	r3, r7
 800b97e:	460d      	mov	r5, r1
 800b980:	d9f4      	bls.n	800b96c <_printf_i+0x110>
 800b982:	2b08      	cmp	r3, #8
 800b984:	d10b      	bne.n	800b99e <_printf_i+0x142>
 800b986:	6823      	ldr	r3, [r4, #0]
 800b988:	07df      	lsls	r7, r3, #31
 800b98a:	d508      	bpl.n	800b99e <_printf_i+0x142>
 800b98c:	6923      	ldr	r3, [r4, #16]
 800b98e:	6861      	ldr	r1, [r4, #4]
 800b990:	4299      	cmp	r1, r3
 800b992:	bfde      	ittt	le
 800b994:	2330      	movle	r3, #48	@ 0x30
 800b996:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b99a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b99e:	1b92      	subs	r2, r2, r6
 800b9a0:	6122      	str	r2, [r4, #16]
 800b9a2:	f8cd a000 	str.w	sl, [sp]
 800b9a6:	464b      	mov	r3, r9
 800b9a8:	aa03      	add	r2, sp, #12
 800b9aa:	4621      	mov	r1, r4
 800b9ac:	4640      	mov	r0, r8
 800b9ae:	f7ff fee7 	bl	800b780 <_printf_common>
 800b9b2:	3001      	adds	r0, #1
 800b9b4:	d14a      	bne.n	800ba4c <_printf_i+0x1f0>
 800b9b6:	f04f 30ff 	mov.w	r0, #4294967295
 800b9ba:	b004      	add	sp, #16
 800b9bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9c0:	6823      	ldr	r3, [r4, #0]
 800b9c2:	f043 0320 	orr.w	r3, r3, #32
 800b9c6:	6023      	str	r3, [r4, #0]
 800b9c8:	4832      	ldr	r0, [pc, #200]	@ (800ba94 <_printf_i+0x238>)
 800b9ca:	2778      	movs	r7, #120	@ 0x78
 800b9cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	6831      	ldr	r1, [r6, #0]
 800b9d4:	061f      	lsls	r7, r3, #24
 800b9d6:	f851 5b04 	ldr.w	r5, [r1], #4
 800b9da:	d402      	bmi.n	800b9e2 <_printf_i+0x186>
 800b9dc:	065f      	lsls	r7, r3, #25
 800b9de:	bf48      	it	mi
 800b9e0:	b2ad      	uxthmi	r5, r5
 800b9e2:	6031      	str	r1, [r6, #0]
 800b9e4:	07d9      	lsls	r1, r3, #31
 800b9e6:	bf44      	itt	mi
 800b9e8:	f043 0320 	orrmi.w	r3, r3, #32
 800b9ec:	6023      	strmi	r3, [r4, #0]
 800b9ee:	b11d      	cbz	r5, 800b9f8 <_printf_i+0x19c>
 800b9f0:	2310      	movs	r3, #16
 800b9f2:	e7ad      	b.n	800b950 <_printf_i+0xf4>
 800b9f4:	4826      	ldr	r0, [pc, #152]	@ (800ba90 <_printf_i+0x234>)
 800b9f6:	e7e9      	b.n	800b9cc <_printf_i+0x170>
 800b9f8:	6823      	ldr	r3, [r4, #0]
 800b9fa:	f023 0320 	bic.w	r3, r3, #32
 800b9fe:	6023      	str	r3, [r4, #0]
 800ba00:	e7f6      	b.n	800b9f0 <_printf_i+0x194>
 800ba02:	4616      	mov	r6, r2
 800ba04:	e7bd      	b.n	800b982 <_printf_i+0x126>
 800ba06:	6833      	ldr	r3, [r6, #0]
 800ba08:	6825      	ldr	r5, [r4, #0]
 800ba0a:	6961      	ldr	r1, [r4, #20]
 800ba0c:	1d18      	adds	r0, r3, #4
 800ba0e:	6030      	str	r0, [r6, #0]
 800ba10:	062e      	lsls	r6, r5, #24
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	d501      	bpl.n	800ba1a <_printf_i+0x1be>
 800ba16:	6019      	str	r1, [r3, #0]
 800ba18:	e002      	b.n	800ba20 <_printf_i+0x1c4>
 800ba1a:	0668      	lsls	r0, r5, #25
 800ba1c:	d5fb      	bpl.n	800ba16 <_printf_i+0x1ba>
 800ba1e:	8019      	strh	r1, [r3, #0]
 800ba20:	2300      	movs	r3, #0
 800ba22:	6123      	str	r3, [r4, #16]
 800ba24:	4616      	mov	r6, r2
 800ba26:	e7bc      	b.n	800b9a2 <_printf_i+0x146>
 800ba28:	6833      	ldr	r3, [r6, #0]
 800ba2a:	1d1a      	adds	r2, r3, #4
 800ba2c:	6032      	str	r2, [r6, #0]
 800ba2e:	681e      	ldr	r6, [r3, #0]
 800ba30:	6862      	ldr	r2, [r4, #4]
 800ba32:	2100      	movs	r1, #0
 800ba34:	4630      	mov	r0, r6
 800ba36:	f7f4 fbeb 	bl	8000210 <memchr>
 800ba3a:	b108      	cbz	r0, 800ba40 <_printf_i+0x1e4>
 800ba3c:	1b80      	subs	r0, r0, r6
 800ba3e:	6060      	str	r0, [r4, #4]
 800ba40:	6863      	ldr	r3, [r4, #4]
 800ba42:	6123      	str	r3, [r4, #16]
 800ba44:	2300      	movs	r3, #0
 800ba46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba4a:	e7aa      	b.n	800b9a2 <_printf_i+0x146>
 800ba4c:	6923      	ldr	r3, [r4, #16]
 800ba4e:	4632      	mov	r2, r6
 800ba50:	4649      	mov	r1, r9
 800ba52:	4640      	mov	r0, r8
 800ba54:	47d0      	blx	sl
 800ba56:	3001      	adds	r0, #1
 800ba58:	d0ad      	beq.n	800b9b6 <_printf_i+0x15a>
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	079b      	lsls	r3, r3, #30
 800ba5e:	d413      	bmi.n	800ba88 <_printf_i+0x22c>
 800ba60:	68e0      	ldr	r0, [r4, #12]
 800ba62:	9b03      	ldr	r3, [sp, #12]
 800ba64:	4298      	cmp	r0, r3
 800ba66:	bfb8      	it	lt
 800ba68:	4618      	movlt	r0, r3
 800ba6a:	e7a6      	b.n	800b9ba <_printf_i+0x15e>
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	4632      	mov	r2, r6
 800ba70:	4649      	mov	r1, r9
 800ba72:	4640      	mov	r0, r8
 800ba74:	47d0      	blx	sl
 800ba76:	3001      	adds	r0, #1
 800ba78:	d09d      	beq.n	800b9b6 <_printf_i+0x15a>
 800ba7a:	3501      	adds	r5, #1
 800ba7c:	68e3      	ldr	r3, [r4, #12]
 800ba7e:	9903      	ldr	r1, [sp, #12]
 800ba80:	1a5b      	subs	r3, r3, r1
 800ba82:	42ab      	cmp	r3, r5
 800ba84:	dcf2      	bgt.n	800ba6c <_printf_i+0x210>
 800ba86:	e7eb      	b.n	800ba60 <_printf_i+0x204>
 800ba88:	2500      	movs	r5, #0
 800ba8a:	f104 0619 	add.w	r6, r4, #25
 800ba8e:	e7f5      	b.n	800ba7c <_printf_i+0x220>
 800ba90:	0800fc8a 	.word	0x0800fc8a
 800ba94:	0800fc9b 	.word	0x0800fc9b

0800ba98 <std>:
 800ba98:	2300      	movs	r3, #0
 800ba9a:	b510      	push	{r4, lr}
 800ba9c:	4604      	mov	r4, r0
 800ba9e:	e9c0 3300 	strd	r3, r3, [r0]
 800baa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800baa6:	6083      	str	r3, [r0, #8]
 800baa8:	8181      	strh	r1, [r0, #12]
 800baaa:	6643      	str	r3, [r0, #100]	@ 0x64
 800baac:	81c2      	strh	r2, [r0, #14]
 800baae:	6183      	str	r3, [r0, #24]
 800bab0:	4619      	mov	r1, r3
 800bab2:	2208      	movs	r2, #8
 800bab4:	305c      	adds	r0, #92	@ 0x5c
 800bab6:	f000 f94c 	bl	800bd52 <memset>
 800baba:	4b0d      	ldr	r3, [pc, #52]	@ (800baf0 <std+0x58>)
 800babc:	6263      	str	r3, [r4, #36]	@ 0x24
 800babe:	4b0d      	ldr	r3, [pc, #52]	@ (800baf4 <std+0x5c>)
 800bac0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bac2:	4b0d      	ldr	r3, [pc, #52]	@ (800baf8 <std+0x60>)
 800bac4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bac6:	4b0d      	ldr	r3, [pc, #52]	@ (800bafc <std+0x64>)
 800bac8:	6323      	str	r3, [r4, #48]	@ 0x30
 800baca:	4b0d      	ldr	r3, [pc, #52]	@ (800bb00 <std+0x68>)
 800bacc:	6224      	str	r4, [r4, #32]
 800bace:	429c      	cmp	r4, r3
 800bad0:	d006      	beq.n	800bae0 <std+0x48>
 800bad2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bad6:	4294      	cmp	r4, r2
 800bad8:	d002      	beq.n	800bae0 <std+0x48>
 800bada:	33d0      	adds	r3, #208	@ 0xd0
 800badc:	429c      	cmp	r4, r3
 800bade:	d105      	bne.n	800baec <std+0x54>
 800bae0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bae8:	f000 b9c2 	b.w	800be70 <__retarget_lock_init_recursive>
 800baec:	bd10      	pop	{r4, pc}
 800baee:	bf00      	nop
 800baf0:	0800bccd 	.word	0x0800bccd
 800baf4:	0800bcef 	.word	0x0800bcef
 800baf8:	0800bd27 	.word	0x0800bd27
 800bafc:	0800bd4b 	.word	0x0800bd4b
 800bb00:	20000e04 	.word	0x20000e04

0800bb04 <stdio_exit_handler>:
 800bb04:	4a02      	ldr	r2, [pc, #8]	@ (800bb10 <stdio_exit_handler+0xc>)
 800bb06:	4903      	ldr	r1, [pc, #12]	@ (800bb14 <stdio_exit_handler+0x10>)
 800bb08:	4803      	ldr	r0, [pc, #12]	@ (800bb18 <stdio_exit_handler+0x14>)
 800bb0a:	f000 b869 	b.w	800bbe0 <_fwalk_sglue>
 800bb0e:	bf00      	nop
 800bb10:	20000094 	.word	0x20000094
 800bb14:	0800d7f5 	.word	0x0800d7f5
 800bb18:	200000a4 	.word	0x200000a4

0800bb1c <cleanup_stdio>:
 800bb1c:	6841      	ldr	r1, [r0, #4]
 800bb1e:	4b0c      	ldr	r3, [pc, #48]	@ (800bb50 <cleanup_stdio+0x34>)
 800bb20:	4299      	cmp	r1, r3
 800bb22:	b510      	push	{r4, lr}
 800bb24:	4604      	mov	r4, r0
 800bb26:	d001      	beq.n	800bb2c <cleanup_stdio+0x10>
 800bb28:	f001 fe64 	bl	800d7f4 <_fflush_r>
 800bb2c:	68a1      	ldr	r1, [r4, #8]
 800bb2e:	4b09      	ldr	r3, [pc, #36]	@ (800bb54 <cleanup_stdio+0x38>)
 800bb30:	4299      	cmp	r1, r3
 800bb32:	d002      	beq.n	800bb3a <cleanup_stdio+0x1e>
 800bb34:	4620      	mov	r0, r4
 800bb36:	f001 fe5d 	bl	800d7f4 <_fflush_r>
 800bb3a:	68e1      	ldr	r1, [r4, #12]
 800bb3c:	4b06      	ldr	r3, [pc, #24]	@ (800bb58 <cleanup_stdio+0x3c>)
 800bb3e:	4299      	cmp	r1, r3
 800bb40:	d004      	beq.n	800bb4c <cleanup_stdio+0x30>
 800bb42:	4620      	mov	r0, r4
 800bb44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb48:	f001 be54 	b.w	800d7f4 <_fflush_r>
 800bb4c:	bd10      	pop	{r4, pc}
 800bb4e:	bf00      	nop
 800bb50:	20000e04 	.word	0x20000e04
 800bb54:	20000e6c 	.word	0x20000e6c
 800bb58:	20000ed4 	.word	0x20000ed4

0800bb5c <global_stdio_init.part.0>:
 800bb5c:	b510      	push	{r4, lr}
 800bb5e:	4b0b      	ldr	r3, [pc, #44]	@ (800bb8c <global_stdio_init.part.0+0x30>)
 800bb60:	4c0b      	ldr	r4, [pc, #44]	@ (800bb90 <global_stdio_init.part.0+0x34>)
 800bb62:	4a0c      	ldr	r2, [pc, #48]	@ (800bb94 <global_stdio_init.part.0+0x38>)
 800bb64:	601a      	str	r2, [r3, #0]
 800bb66:	4620      	mov	r0, r4
 800bb68:	2200      	movs	r2, #0
 800bb6a:	2104      	movs	r1, #4
 800bb6c:	f7ff ff94 	bl	800ba98 <std>
 800bb70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bb74:	2201      	movs	r2, #1
 800bb76:	2109      	movs	r1, #9
 800bb78:	f7ff ff8e 	bl	800ba98 <std>
 800bb7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bb80:	2202      	movs	r2, #2
 800bb82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb86:	2112      	movs	r1, #18
 800bb88:	f7ff bf86 	b.w	800ba98 <std>
 800bb8c:	20000f3c 	.word	0x20000f3c
 800bb90:	20000e04 	.word	0x20000e04
 800bb94:	0800bb05 	.word	0x0800bb05

0800bb98 <__sfp_lock_acquire>:
 800bb98:	4801      	ldr	r0, [pc, #4]	@ (800bba0 <__sfp_lock_acquire+0x8>)
 800bb9a:	f000 b96a 	b.w	800be72 <__retarget_lock_acquire_recursive>
 800bb9e:	bf00      	nop
 800bba0:	20000f45 	.word	0x20000f45

0800bba4 <__sfp_lock_release>:
 800bba4:	4801      	ldr	r0, [pc, #4]	@ (800bbac <__sfp_lock_release+0x8>)
 800bba6:	f000 b965 	b.w	800be74 <__retarget_lock_release_recursive>
 800bbaa:	bf00      	nop
 800bbac:	20000f45 	.word	0x20000f45

0800bbb0 <__sinit>:
 800bbb0:	b510      	push	{r4, lr}
 800bbb2:	4604      	mov	r4, r0
 800bbb4:	f7ff fff0 	bl	800bb98 <__sfp_lock_acquire>
 800bbb8:	6a23      	ldr	r3, [r4, #32]
 800bbba:	b11b      	cbz	r3, 800bbc4 <__sinit+0x14>
 800bbbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbc0:	f7ff bff0 	b.w	800bba4 <__sfp_lock_release>
 800bbc4:	4b04      	ldr	r3, [pc, #16]	@ (800bbd8 <__sinit+0x28>)
 800bbc6:	6223      	str	r3, [r4, #32]
 800bbc8:	4b04      	ldr	r3, [pc, #16]	@ (800bbdc <__sinit+0x2c>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d1f5      	bne.n	800bbbc <__sinit+0xc>
 800bbd0:	f7ff ffc4 	bl	800bb5c <global_stdio_init.part.0>
 800bbd4:	e7f2      	b.n	800bbbc <__sinit+0xc>
 800bbd6:	bf00      	nop
 800bbd8:	0800bb1d 	.word	0x0800bb1d
 800bbdc:	20000f3c 	.word	0x20000f3c

0800bbe0 <_fwalk_sglue>:
 800bbe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbe4:	4607      	mov	r7, r0
 800bbe6:	4688      	mov	r8, r1
 800bbe8:	4614      	mov	r4, r2
 800bbea:	2600      	movs	r6, #0
 800bbec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bbf0:	f1b9 0901 	subs.w	r9, r9, #1
 800bbf4:	d505      	bpl.n	800bc02 <_fwalk_sglue+0x22>
 800bbf6:	6824      	ldr	r4, [r4, #0]
 800bbf8:	2c00      	cmp	r4, #0
 800bbfa:	d1f7      	bne.n	800bbec <_fwalk_sglue+0xc>
 800bbfc:	4630      	mov	r0, r6
 800bbfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc02:	89ab      	ldrh	r3, [r5, #12]
 800bc04:	2b01      	cmp	r3, #1
 800bc06:	d907      	bls.n	800bc18 <_fwalk_sglue+0x38>
 800bc08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc0c:	3301      	adds	r3, #1
 800bc0e:	d003      	beq.n	800bc18 <_fwalk_sglue+0x38>
 800bc10:	4629      	mov	r1, r5
 800bc12:	4638      	mov	r0, r7
 800bc14:	47c0      	blx	r8
 800bc16:	4306      	orrs	r6, r0
 800bc18:	3568      	adds	r5, #104	@ 0x68
 800bc1a:	e7e9      	b.n	800bbf0 <_fwalk_sglue+0x10>

0800bc1c <sniprintf>:
 800bc1c:	b40c      	push	{r2, r3}
 800bc1e:	b530      	push	{r4, r5, lr}
 800bc20:	4b18      	ldr	r3, [pc, #96]	@ (800bc84 <sniprintf+0x68>)
 800bc22:	1e0c      	subs	r4, r1, #0
 800bc24:	681d      	ldr	r5, [r3, #0]
 800bc26:	b09d      	sub	sp, #116	@ 0x74
 800bc28:	da08      	bge.n	800bc3c <sniprintf+0x20>
 800bc2a:	238b      	movs	r3, #139	@ 0x8b
 800bc2c:	602b      	str	r3, [r5, #0]
 800bc2e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc32:	b01d      	add	sp, #116	@ 0x74
 800bc34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc38:	b002      	add	sp, #8
 800bc3a:	4770      	bx	lr
 800bc3c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bc40:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bc44:	f04f 0300 	mov.w	r3, #0
 800bc48:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bc4a:	bf14      	ite	ne
 800bc4c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bc50:	4623      	moveq	r3, r4
 800bc52:	9304      	str	r3, [sp, #16]
 800bc54:	9307      	str	r3, [sp, #28]
 800bc56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bc5a:	9002      	str	r0, [sp, #8]
 800bc5c:	9006      	str	r0, [sp, #24]
 800bc5e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bc62:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bc64:	ab21      	add	r3, sp, #132	@ 0x84
 800bc66:	a902      	add	r1, sp, #8
 800bc68:	4628      	mov	r0, r5
 800bc6a:	9301      	str	r3, [sp, #4]
 800bc6c:	f001 fc42 	bl	800d4f4 <_svfiprintf_r>
 800bc70:	1c43      	adds	r3, r0, #1
 800bc72:	bfbc      	itt	lt
 800bc74:	238b      	movlt	r3, #139	@ 0x8b
 800bc76:	602b      	strlt	r3, [r5, #0]
 800bc78:	2c00      	cmp	r4, #0
 800bc7a:	d0da      	beq.n	800bc32 <sniprintf+0x16>
 800bc7c:	9b02      	ldr	r3, [sp, #8]
 800bc7e:	2200      	movs	r2, #0
 800bc80:	701a      	strb	r2, [r3, #0]
 800bc82:	e7d6      	b.n	800bc32 <sniprintf+0x16>
 800bc84:	200000a0 	.word	0x200000a0

0800bc88 <siprintf>:
 800bc88:	b40e      	push	{r1, r2, r3}
 800bc8a:	b510      	push	{r4, lr}
 800bc8c:	b09d      	sub	sp, #116	@ 0x74
 800bc8e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bc90:	9002      	str	r0, [sp, #8]
 800bc92:	9006      	str	r0, [sp, #24]
 800bc94:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bc98:	480a      	ldr	r0, [pc, #40]	@ (800bcc4 <siprintf+0x3c>)
 800bc9a:	9107      	str	r1, [sp, #28]
 800bc9c:	9104      	str	r1, [sp, #16]
 800bc9e:	490a      	ldr	r1, [pc, #40]	@ (800bcc8 <siprintf+0x40>)
 800bca0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bca4:	9105      	str	r1, [sp, #20]
 800bca6:	2400      	movs	r4, #0
 800bca8:	a902      	add	r1, sp, #8
 800bcaa:	6800      	ldr	r0, [r0, #0]
 800bcac:	9301      	str	r3, [sp, #4]
 800bcae:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bcb0:	f001 fc20 	bl	800d4f4 <_svfiprintf_r>
 800bcb4:	9b02      	ldr	r3, [sp, #8]
 800bcb6:	701c      	strb	r4, [r3, #0]
 800bcb8:	b01d      	add	sp, #116	@ 0x74
 800bcba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcbe:	b003      	add	sp, #12
 800bcc0:	4770      	bx	lr
 800bcc2:	bf00      	nop
 800bcc4:	200000a0 	.word	0x200000a0
 800bcc8:	ffff0208 	.word	0xffff0208

0800bccc <__sread>:
 800bccc:	b510      	push	{r4, lr}
 800bcce:	460c      	mov	r4, r1
 800bcd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcd4:	f000 f87e 	bl	800bdd4 <_read_r>
 800bcd8:	2800      	cmp	r0, #0
 800bcda:	bfab      	itete	ge
 800bcdc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bcde:	89a3      	ldrhlt	r3, [r4, #12]
 800bce0:	181b      	addge	r3, r3, r0
 800bce2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bce6:	bfac      	ite	ge
 800bce8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bcea:	81a3      	strhlt	r3, [r4, #12]
 800bcec:	bd10      	pop	{r4, pc}

0800bcee <__swrite>:
 800bcee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcf2:	461f      	mov	r7, r3
 800bcf4:	898b      	ldrh	r3, [r1, #12]
 800bcf6:	05db      	lsls	r3, r3, #23
 800bcf8:	4605      	mov	r5, r0
 800bcfa:	460c      	mov	r4, r1
 800bcfc:	4616      	mov	r6, r2
 800bcfe:	d505      	bpl.n	800bd0c <__swrite+0x1e>
 800bd00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd04:	2302      	movs	r3, #2
 800bd06:	2200      	movs	r2, #0
 800bd08:	f000 f852 	bl	800bdb0 <_lseek_r>
 800bd0c:	89a3      	ldrh	r3, [r4, #12]
 800bd0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd16:	81a3      	strh	r3, [r4, #12]
 800bd18:	4632      	mov	r2, r6
 800bd1a:	463b      	mov	r3, r7
 800bd1c:	4628      	mov	r0, r5
 800bd1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd22:	f000 b869 	b.w	800bdf8 <_write_r>

0800bd26 <__sseek>:
 800bd26:	b510      	push	{r4, lr}
 800bd28:	460c      	mov	r4, r1
 800bd2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd2e:	f000 f83f 	bl	800bdb0 <_lseek_r>
 800bd32:	1c43      	adds	r3, r0, #1
 800bd34:	89a3      	ldrh	r3, [r4, #12]
 800bd36:	bf15      	itete	ne
 800bd38:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bd3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bd3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bd42:	81a3      	strheq	r3, [r4, #12]
 800bd44:	bf18      	it	ne
 800bd46:	81a3      	strhne	r3, [r4, #12]
 800bd48:	bd10      	pop	{r4, pc}

0800bd4a <__sclose>:
 800bd4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd4e:	f000 b81f 	b.w	800bd90 <_close_r>

0800bd52 <memset>:
 800bd52:	4402      	add	r2, r0
 800bd54:	4603      	mov	r3, r0
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d100      	bne.n	800bd5c <memset+0xa>
 800bd5a:	4770      	bx	lr
 800bd5c:	f803 1b01 	strb.w	r1, [r3], #1
 800bd60:	e7f9      	b.n	800bd56 <memset+0x4>

0800bd62 <strncpy>:
 800bd62:	b510      	push	{r4, lr}
 800bd64:	3901      	subs	r1, #1
 800bd66:	4603      	mov	r3, r0
 800bd68:	b132      	cbz	r2, 800bd78 <strncpy+0x16>
 800bd6a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bd6e:	f803 4b01 	strb.w	r4, [r3], #1
 800bd72:	3a01      	subs	r2, #1
 800bd74:	2c00      	cmp	r4, #0
 800bd76:	d1f7      	bne.n	800bd68 <strncpy+0x6>
 800bd78:	441a      	add	r2, r3
 800bd7a:	2100      	movs	r1, #0
 800bd7c:	4293      	cmp	r3, r2
 800bd7e:	d100      	bne.n	800bd82 <strncpy+0x20>
 800bd80:	bd10      	pop	{r4, pc}
 800bd82:	f803 1b01 	strb.w	r1, [r3], #1
 800bd86:	e7f9      	b.n	800bd7c <strncpy+0x1a>

0800bd88 <_localeconv_r>:
 800bd88:	4800      	ldr	r0, [pc, #0]	@ (800bd8c <_localeconv_r+0x4>)
 800bd8a:	4770      	bx	lr
 800bd8c:	200001e0 	.word	0x200001e0

0800bd90 <_close_r>:
 800bd90:	b538      	push	{r3, r4, r5, lr}
 800bd92:	4d06      	ldr	r5, [pc, #24]	@ (800bdac <_close_r+0x1c>)
 800bd94:	2300      	movs	r3, #0
 800bd96:	4604      	mov	r4, r0
 800bd98:	4608      	mov	r0, r1
 800bd9a:	602b      	str	r3, [r5, #0]
 800bd9c:	f7f7 ffbe 	bl	8003d1c <_close>
 800bda0:	1c43      	adds	r3, r0, #1
 800bda2:	d102      	bne.n	800bdaa <_close_r+0x1a>
 800bda4:	682b      	ldr	r3, [r5, #0]
 800bda6:	b103      	cbz	r3, 800bdaa <_close_r+0x1a>
 800bda8:	6023      	str	r3, [r4, #0]
 800bdaa:	bd38      	pop	{r3, r4, r5, pc}
 800bdac:	20000f40 	.word	0x20000f40

0800bdb0 <_lseek_r>:
 800bdb0:	b538      	push	{r3, r4, r5, lr}
 800bdb2:	4d07      	ldr	r5, [pc, #28]	@ (800bdd0 <_lseek_r+0x20>)
 800bdb4:	4604      	mov	r4, r0
 800bdb6:	4608      	mov	r0, r1
 800bdb8:	4611      	mov	r1, r2
 800bdba:	2200      	movs	r2, #0
 800bdbc:	602a      	str	r2, [r5, #0]
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	f7f7 ffd3 	bl	8003d6a <_lseek>
 800bdc4:	1c43      	adds	r3, r0, #1
 800bdc6:	d102      	bne.n	800bdce <_lseek_r+0x1e>
 800bdc8:	682b      	ldr	r3, [r5, #0]
 800bdca:	b103      	cbz	r3, 800bdce <_lseek_r+0x1e>
 800bdcc:	6023      	str	r3, [r4, #0]
 800bdce:	bd38      	pop	{r3, r4, r5, pc}
 800bdd0:	20000f40 	.word	0x20000f40

0800bdd4 <_read_r>:
 800bdd4:	b538      	push	{r3, r4, r5, lr}
 800bdd6:	4d07      	ldr	r5, [pc, #28]	@ (800bdf4 <_read_r+0x20>)
 800bdd8:	4604      	mov	r4, r0
 800bdda:	4608      	mov	r0, r1
 800bddc:	4611      	mov	r1, r2
 800bdde:	2200      	movs	r2, #0
 800bde0:	602a      	str	r2, [r5, #0]
 800bde2:	461a      	mov	r2, r3
 800bde4:	f7f7 ff61 	bl	8003caa <_read>
 800bde8:	1c43      	adds	r3, r0, #1
 800bdea:	d102      	bne.n	800bdf2 <_read_r+0x1e>
 800bdec:	682b      	ldr	r3, [r5, #0]
 800bdee:	b103      	cbz	r3, 800bdf2 <_read_r+0x1e>
 800bdf0:	6023      	str	r3, [r4, #0]
 800bdf2:	bd38      	pop	{r3, r4, r5, pc}
 800bdf4:	20000f40 	.word	0x20000f40

0800bdf8 <_write_r>:
 800bdf8:	b538      	push	{r3, r4, r5, lr}
 800bdfa:	4d07      	ldr	r5, [pc, #28]	@ (800be18 <_write_r+0x20>)
 800bdfc:	4604      	mov	r4, r0
 800bdfe:	4608      	mov	r0, r1
 800be00:	4611      	mov	r1, r2
 800be02:	2200      	movs	r2, #0
 800be04:	602a      	str	r2, [r5, #0]
 800be06:	461a      	mov	r2, r3
 800be08:	f7f7 ff6c 	bl	8003ce4 <_write>
 800be0c:	1c43      	adds	r3, r0, #1
 800be0e:	d102      	bne.n	800be16 <_write_r+0x1e>
 800be10:	682b      	ldr	r3, [r5, #0]
 800be12:	b103      	cbz	r3, 800be16 <_write_r+0x1e>
 800be14:	6023      	str	r3, [r4, #0]
 800be16:	bd38      	pop	{r3, r4, r5, pc}
 800be18:	20000f40 	.word	0x20000f40

0800be1c <__errno>:
 800be1c:	4b01      	ldr	r3, [pc, #4]	@ (800be24 <__errno+0x8>)
 800be1e:	6818      	ldr	r0, [r3, #0]
 800be20:	4770      	bx	lr
 800be22:	bf00      	nop
 800be24:	200000a0 	.word	0x200000a0

0800be28 <__libc_init_array>:
 800be28:	b570      	push	{r4, r5, r6, lr}
 800be2a:	4d0d      	ldr	r5, [pc, #52]	@ (800be60 <__libc_init_array+0x38>)
 800be2c:	4c0d      	ldr	r4, [pc, #52]	@ (800be64 <__libc_init_array+0x3c>)
 800be2e:	1b64      	subs	r4, r4, r5
 800be30:	10a4      	asrs	r4, r4, #2
 800be32:	2600      	movs	r6, #0
 800be34:	42a6      	cmp	r6, r4
 800be36:	d109      	bne.n	800be4c <__libc_init_array+0x24>
 800be38:	4d0b      	ldr	r5, [pc, #44]	@ (800be68 <__libc_init_array+0x40>)
 800be3a:	4c0c      	ldr	r4, [pc, #48]	@ (800be6c <__libc_init_array+0x44>)
 800be3c:	f002 f906 	bl	800e04c <_init>
 800be40:	1b64      	subs	r4, r4, r5
 800be42:	10a4      	asrs	r4, r4, #2
 800be44:	2600      	movs	r6, #0
 800be46:	42a6      	cmp	r6, r4
 800be48:	d105      	bne.n	800be56 <__libc_init_array+0x2e>
 800be4a:	bd70      	pop	{r4, r5, r6, pc}
 800be4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800be50:	4798      	blx	r3
 800be52:	3601      	adds	r6, #1
 800be54:	e7ee      	b.n	800be34 <__libc_init_array+0xc>
 800be56:	f855 3b04 	ldr.w	r3, [r5], #4
 800be5a:	4798      	blx	r3
 800be5c:	3601      	adds	r6, #1
 800be5e:	e7f2      	b.n	800be46 <__libc_init_array+0x1e>
 800be60:	0800fff4 	.word	0x0800fff4
 800be64:	0800fff4 	.word	0x0800fff4
 800be68:	0800fff4 	.word	0x0800fff4
 800be6c:	0800fff8 	.word	0x0800fff8

0800be70 <__retarget_lock_init_recursive>:
 800be70:	4770      	bx	lr

0800be72 <__retarget_lock_acquire_recursive>:
 800be72:	4770      	bx	lr

0800be74 <__retarget_lock_release_recursive>:
 800be74:	4770      	bx	lr

0800be76 <memcpy>:
 800be76:	440a      	add	r2, r1
 800be78:	4291      	cmp	r1, r2
 800be7a:	f100 33ff 	add.w	r3, r0, #4294967295
 800be7e:	d100      	bne.n	800be82 <memcpy+0xc>
 800be80:	4770      	bx	lr
 800be82:	b510      	push	{r4, lr}
 800be84:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be88:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be8c:	4291      	cmp	r1, r2
 800be8e:	d1f9      	bne.n	800be84 <memcpy+0xe>
 800be90:	bd10      	pop	{r4, pc}

0800be92 <quorem>:
 800be92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be96:	6903      	ldr	r3, [r0, #16]
 800be98:	690c      	ldr	r4, [r1, #16]
 800be9a:	42a3      	cmp	r3, r4
 800be9c:	4607      	mov	r7, r0
 800be9e:	db7e      	blt.n	800bf9e <quorem+0x10c>
 800bea0:	3c01      	subs	r4, #1
 800bea2:	f101 0814 	add.w	r8, r1, #20
 800bea6:	00a3      	lsls	r3, r4, #2
 800bea8:	f100 0514 	add.w	r5, r0, #20
 800beac:	9300      	str	r3, [sp, #0]
 800beae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800beb2:	9301      	str	r3, [sp, #4]
 800beb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800beb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bebc:	3301      	adds	r3, #1
 800bebe:	429a      	cmp	r2, r3
 800bec0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bec4:	fbb2 f6f3 	udiv	r6, r2, r3
 800bec8:	d32e      	bcc.n	800bf28 <quorem+0x96>
 800beca:	f04f 0a00 	mov.w	sl, #0
 800bece:	46c4      	mov	ip, r8
 800bed0:	46ae      	mov	lr, r5
 800bed2:	46d3      	mov	fp, sl
 800bed4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bed8:	b298      	uxth	r0, r3
 800beda:	fb06 a000 	mla	r0, r6, r0, sl
 800bede:	0c02      	lsrs	r2, r0, #16
 800bee0:	0c1b      	lsrs	r3, r3, #16
 800bee2:	fb06 2303 	mla	r3, r6, r3, r2
 800bee6:	f8de 2000 	ldr.w	r2, [lr]
 800beea:	b280      	uxth	r0, r0
 800beec:	b292      	uxth	r2, r2
 800beee:	1a12      	subs	r2, r2, r0
 800bef0:	445a      	add	r2, fp
 800bef2:	f8de 0000 	ldr.w	r0, [lr]
 800bef6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800befa:	b29b      	uxth	r3, r3
 800befc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bf00:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bf04:	b292      	uxth	r2, r2
 800bf06:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bf0a:	45e1      	cmp	r9, ip
 800bf0c:	f84e 2b04 	str.w	r2, [lr], #4
 800bf10:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bf14:	d2de      	bcs.n	800bed4 <quorem+0x42>
 800bf16:	9b00      	ldr	r3, [sp, #0]
 800bf18:	58eb      	ldr	r3, [r5, r3]
 800bf1a:	b92b      	cbnz	r3, 800bf28 <quorem+0x96>
 800bf1c:	9b01      	ldr	r3, [sp, #4]
 800bf1e:	3b04      	subs	r3, #4
 800bf20:	429d      	cmp	r5, r3
 800bf22:	461a      	mov	r2, r3
 800bf24:	d32f      	bcc.n	800bf86 <quorem+0xf4>
 800bf26:	613c      	str	r4, [r7, #16]
 800bf28:	4638      	mov	r0, r7
 800bf2a:	f001 f97f 	bl	800d22c <__mcmp>
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	db25      	blt.n	800bf7e <quorem+0xec>
 800bf32:	4629      	mov	r1, r5
 800bf34:	2000      	movs	r0, #0
 800bf36:	f858 2b04 	ldr.w	r2, [r8], #4
 800bf3a:	f8d1 c000 	ldr.w	ip, [r1]
 800bf3e:	fa1f fe82 	uxth.w	lr, r2
 800bf42:	fa1f f38c 	uxth.w	r3, ip
 800bf46:	eba3 030e 	sub.w	r3, r3, lr
 800bf4a:	4403      	add	r3, r0
 800bf4c:	0c12      	lsrs	r2, r2, #16
 800bf4e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bf52:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf5c:	45c1      	cmp	r9, r8
 800bf5e:	f841 3b04 	str.w	r3, [r1], #4
 800bf62:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bf66:	d2e6      	bcs.n	800bf36 <quorem+0xa4>
 800bf68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf70:	b922      	cbnz	r2, 800bf7c <quorem+0xea>
 800bf72:	3b04      	subs	r3, #4
 800bf74:	429d      	cmp	r5, r3
 800bf76:	461a      	mov	r2, r3
 800bf78:	d30b      	bcc.n	800bf92 <quorem+0x100>
 800bf7a:	613c      	str	r4, [r7, #16]
 800bf7c:	3601      	adds	r6, #1
 800bf7e:	4630      	mov	r0, r6
 800bf80:	b003      	add	sp, #12
 800bf82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf86:	6812      	ldr	r2, [r2, #0]
 800bf88:	3b04      	subs	r3, #4
 800bf8a:	2a00      	cmp	r2, #0
 800bf8c:	d1cb      	bne.n	800bf26 <quorem+0x94>
 800bf8e:	3c01      	subs	r4, #1
 800bf90:	e7c6      	b.n	800bf20 <quorem+0x8e>
 800bf92:	6812      	ldr	r2, [r2, #0]
 800bf94:	3b04      	subs	r3, #4
 800bf96:	2a00      	cmp	r2, #0
 800bf98:	d1ef      	bne.n	800bf7a <quorem+0xe8>
 800bf9a:	3c01      	subs	r4, #1
 800bf9c:	e7ea      	b.n	800bf74 <quorem+0xe2>
 800bf9e:	2000      	movs	r0, #0
 800bfa0:	e7ee      	b.n	800bf80 <quorem+0xee>
 800bfa2:	0000      	movs	r0, r0
 800bfa4:	0000      	movs	r0, r0
	...

0800bfa8 <_dtoa_r>:
 800bfa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfac:	69c7      	ldr	r7, [r0, #28]
 800bfae:	b097      	sub	sp, #92	@ 0x5c
 800bfb0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bfb4:	ec55 4b10 	vmov	r4, r5, d0
 800bfb8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bfba:	9107      	str	r1, [sp, #28]
 800bfbc:	4681      	mov	r9, r0
 800bfbe:	920c      	str	r2, [sp, #48]	@ 0x30
 800bfc0:	9311      	str	r3, [sp, #68]	@ 0x44
 800bfc2:	b97f      	cbnz	r7, 800bfe4 <_dtoa_r+0x3c>
 800bfc4:	2010      	movs	r0, #16
 800bfc6:	f000 fe09 	bl	800cbdc <malloc>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	f8c9 001c 	str.w	r0, [r9, #28]
 800bfd0:	b920      	cbnz	r0, 800bfdc <_dtoa_r+0x34>
 800bfd2:	4ba9      	ldr	r3, [pc, #676]	@ (800c278 <_dtoa_r+0x2d0>)
 800bfd4:	21ef      	movs	r1, #239	@ 0xef
 800bfd6:	48a9      	ldr	r0, [pc, #676]	@ (800c27c <_dtoa_r+0x2d4>)
 800bfd8:	f001 fc5e 	bl	800d898 <__assert_func>
 800bfdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bfe0:	6007      	str	r7, [r0, #0]
 800bfe2:	60c7      	str	r7, [r0, #12]
 800bfe4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bfe8:	6819      	ldr	r1, [r3, #0]
 800bfea:	b159      	cbz	r1, 800c004 <_dtoa_r+0x5c>
 800bfec:	685a      	ldr	r2, [r3, #4]
 800bfee:	604a      	str	r2, [r1, #4]
 800bff0:	2301      	movs	r3, #1
 800bff2:	4093      	lsls	r3, r2
 800bff4:	608b      	str	r3, [r1, #8]
 800bff6:	4648      	mov	r0, r9
 800bff8:	f000 fee6 	bl	800cdc8 <_Bfree>
 800bffc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c000:	2200      	movs	r2, #0
 800c002:	601a      	str	r2, [r3, #0]
 800c004:	1e2b      	subs	r3, r5, #0
 800c006:	bfb9      	ittee	lt
 800c008:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c00c:	9305      	strlt	r3, [sp, #20]
 800c00e:	2300      	movge	r3, #0
 800c010:	6033      	strge	r3, [r6, #0]
 800c012:	9f05      	ldr	r7, [sp, #20]
 800c014:	4b9a      	ldr	r3, [pc, #616]	@ (800c280 <_dtoa_r+0x2d8>)
 800c016:	bfbc      	itt	lt
 800c018:	2201      	movlt	r2, #1
 800c01a:	6032      	strlt	r2, [r6, #0]
 800c01c:	43bb      	bics	r3, r7
 800c01e:	d112      	bne.n	800c046 <_dtoa_r+0x9e>
 800c020:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c022:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c026:	6013      	str	r3, [r2, #0]
 800c028:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c02c:	4323      	orrs	r3, r4
 800c02e:	f000 855a 	beq.w	800cae6 <_dtoa_r+0xb3e>
 800c032:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c034:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c294 <_dtoa_r+0x2ec>
 800c038:	2b00      	cmp	r3, #0
 800c03a:	f000 855c 	beq.w	800caf6 <_dtoa_r+0xb4e>
 800c03e:	f10a 0303 	add.w	r3, sl, #3
 800c042:	f000 bd56 	b.w	800caf2 <_dtoa_r+0xb4a>
 800c046:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c04a:	2200      	movs	r2, #0
 800c04c:	ec51 0b17 	vmov	r0, r1, d7
 800c050:	2300      	movs	r3, #0
 800c052:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c056:	f7f4 fd57 	bl	8000b08 <__aeabi_dcmpeq>
 800c05a:	4680      	mov	r8, r0
 800c05c:	b158      	cbz	r0, 800c076 <_dtoa_r+0xce>
 800c05e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c060:	2301      	movs	r3, #1
 800c062:	6013      	str	r3, [r2, #0]
 800c064:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c066:	b113      	cbz	r3, 800c06e <_dtoa_r+0xc6>
 800c068:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c06a:	4b86      	ldr	r3, [pc, #536]	@ (800c284 <_dtoa_r+0x2dc>)
 800c06c:	6013      	str	r3, [r2, #0]
 800c06e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c298 <_dtoa_r+0x2f0>
 800c072:	f000 bd40 	b.w	800caf6 <_dtoa_r+0xb4e>
 800c076:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c07a:	aa14      	add	r2, sp, #80	@ 0x50
 800c07c:	a915      	add	r1, sp, #84	@ 0x54
 800c07e:	4648      	mov	r0, r9
 800c080:	f001 f984 	bl	800d38c <__d2b>
 800c084:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c088:	9002      	str	r0, [sp, #8]
 800c08a:	2e00      	cmp	r6, #0
 800c08c:	d078      	beq.n	800c180 <_dtoa_r+0x1d8>
 800c08e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c090:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c098:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c09c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c0a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c0a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c0a8:	4619      	mov	r1, r3
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	4b76      	ldr	r3, [pc, #472]	@ (800c288 <_dtoa_r+0x2e0>)
 800c0ae:	f7f4 f90b 	bl	80002c8 <__aeabi_dsub>
 800c0b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c260 <_dtoa_r+0x2b8>)
 800c0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b8:	f7f4 fabe 	bl	8000638 <__aeabi_dmul>
 800c0bc:	a36a      	add	r3, pc, #424	@ (adr r3, 800c268 <_dtoa_r+0x2c0>)
 800c0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c2:	f7f4 f903 	bl	80002cc <__adddf3>
 800c0c6:	4604      	mov	r4, r0
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	460d      	mov	r5, r1
 800c0cc:	f7f4 fa4a 	bl	8000564 <__aeabi_i2d>
 800c0d0:	a367      	add	r3, pc, #412	@ (adr r3, 800c270 <_dtoa_r+0x2c8>)
 800c0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d6:	f7f4 faaf 	bl	8000638 <__aeabi_dmul>
 800c0da:	4602      	mov	r2, r0
 800c0dc:	460b      	mov	r3, r1
 800c0de:	4620      	mov	r0, r4
 800c0e0:	4629      	mov	r1, r5
 800c0e2:	f7f4 f8f3 	bl	80002cc <__adddf3>
 800c0e6:	4604      	mov	r4, r0
 800c0e8:	460d      	mov	r5, r1
 800c0ea:	f7f4 fd55 	bl	8000b98 <__aeabi_d2iz>
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	4607      	mov	r7, r0
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	4629      	mov	r1, r5
 800c0f8:	f7f4 fd10 	bl	8000b1c <__aeabi_dcmplt>
 800c0fc:	b140      	cbz	r0, 800c110 <_dtoa_r+0x168>
 800c0fe:	4638      	mov	r0, r7
 800c100:	f7f4 fa30 	bl	8000564 <__aeabi_i2d>
 800c104:	4622      	mov	r2, r4
 800c106:	462b      	mov	r3, r5
 800c108:	f7f4 fcfe 	bl	8000b08 <__aeabi_dcmpeq>
 800c10c:	b900      	cbnz	r0, 800c110 <_dtoa_r+0x168>
 800c10e:	3f01      	subs	r7, #1
 800c110:	2f16      	cmp	r7, #22
 800c112:	d852      	bhi.n	800c1ba <_dtoa_r+0x212>
 800c114:	4b5d      	ldr	r3, [pc, #372]	@ (800c28c <_dtoa_r+0x2e4>)
 800c116:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c122:	f7f4 fcfb 	bl	8000b1c <__aeabi_dcmplt>
 800c126:	2800      	cmp	r0, #0
 800c128:	d049      	beq.n	800c1be <_dtoa_r+0x216>
 800c12a:	3f01      	subs	r7, #1
 800c12c:	2300      	movs	r3, #0
 800c12e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c130:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c132:	1b9b      	subs	r3, r3, r6
 800c134:	1e5a      	subs	r2, r3, #1
 800c136:	bf45      	ittet	mi
 800c138:	f1c3 0301 	rsbmi	r3, r3, #1
 800c13c:	9300      	strmi	r3, [sp, #0]
 800c13e:	2300      	movpl	r3, #0
 800c140:	2300      	movmi	r3, #0
 800c142:	9206      	str	r2, [sp, #24]
 800c144:	bf54      	ite	pl
 800c146:	9300      	strpl	r3, [sp, #0]
 800c148:	9306      	strmi	r3, [sp, #24]
 800c14a:	2f00      	cmp	r7, #0
 800c14c:	db39      	blt.n	800c1c2 <_dtoa_r+0x21a>
 800c14e:	9b06      	ldr	r3, [sp, #24]
 800c150:	970d      	str	r7, [sp, #52]	@ 0x34
 800c152:	443b      	add	r3, r7
 800c154:	9306      	str	r3, [sp, #24]
 800c156:	2300      	movs	r3, #0
 800c158:	9308      	str	r3, [sp, #32]
 800c15a:	9b07      	ldr	r3, [sp, #28]
 800c15c:	2b09      	cmp	r3, #9
 800c15e:	d863      	bhi.n	800c228 <_dtoa_r+0x280>
 800c160:	2b05      	cmp	r3, #5
 800c162:	bfc4      	itt	gt
 800c164:	3b04      	subgt	r3, #4
 800c166:	9307      	strgt	r3, [sp, #28]
 800c168:	9b07      	ldr	r3, [sp, #28]
 800c16a:	f1a3 0302 	sub.w	r3, r3, #2
 800c16e:	bfcc      	ite	gt
 800c170:	2400      	movgt	r4, #0
 800c172:	2401      	movle	r4, #1
 800c174:	2b03      	cmp	r3, #3
 800c176:	d863      	bhi.n	800c240 <_dtoa_r+0x298>
 800c178:	e8df f003 	tbb	[pc, r3]
 800c17c:	2b375452 	.word	0x2b375452
 800c180:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c184:	441e      	add	r6, r3
 800c186:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c18a:	2b20      	cmp	r3, #32
 800c18c:	bfc1      	itttt	gt
 800c18e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c192:	409f      	lslgt	r7, r3
 800c194:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c198:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c19c:	bfd6      	itet	le
 800c19e:	f1c3 0320 	rsble	r3, r3, #32
 800c1a2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c1a6:	fa04 f003 	lslle.w	r0, r4, r3
 800c1aa:	f7f4 f9cb 	bl	8000544 <__aeabi_ui2d>
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c1b4:	3e01      	subs	r6, #1
 800c1b6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c1b8:	e776      	b.n	800c0a8 <_dtoa_r+0x100>
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	e7b7      	b.n	800c12e <_dtoa_r+0x186>
 800c1be:	9010      	str	r0, [sp, #64]	@ 0x40
 800c1c0:	e7b6      	b.n	800c130 <_dtoa_r+0x188>
 800c1c2:	9b00      	ldr	r3, [sp, #0]
 800c1c4:	1bdb      	subs	r3, r3, r7
 800c1c6:	9300      	str	r3, [sp, #0]
 800c1c8:	427b      	negs	r3, r7
 800c1ca:	9308      	str	r3, [sp, #32]
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	930d      	str	r3, [sp, #52]	@ 0x34
 800c1d0:	e7c3      	b.n	800c15a <_dtoa_r+0x1b2>
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c1d8:	eb07 0b03 	add.w	fp, r7, r3
 800c1dc:	f10b 0301 	add.w	r3, fp, #1
 800c1e0:	2b01      	cmp	r3, #1
 800c1e2:	9303      	str	r3, [sp, #12]
 800c1e4:	bfb8      	it	lt
 800c1e6:	2301      	movlt	r3, #1
 800c1e8:	e006      	b.n	800c1f8 <_dtoa_r+0x250>
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	dd28      	ble.n	800c246 <_dtoa_r+0x29e>
 800c1f4:	469b      	mov	fp, r3
 800c1f6:	9303      	str	r3, [sp, #12]
 800c1f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c1fc:	2100      	movs	r1, #0
 800c1fe:	2204      	movs	r2, #4
 800c200:	f102 0514 	add.w	r5, r2, #20
 800c204:	429d      	cmp	r5, r3
 800c206:	d926      	bls.n	800c256 <_dtoa_r+0x2ae>
 800c208:	6041      	str	r1, [r0, #4]
 800c20a:	4648      	mov	r0, r9
 800c20c:	f000 fd9c 	bl	800cd48 <_Balloc>
 800c210:	4682      	mov	sl, r0
 800c212:	2800      	cmp	r0, #0
 800c214:	d142      	bne.n	800c29c <_dtoa_r+0x2f4>
 800c216:	4b1e      	ldr	r3, [pc, #120]	@ (800c290 <_dtoa_r+0x2e8>)
 800c218:	4602      	mov	r2, r0
 800c21a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c21e:	e6da      	b.n	800bfd6 <_dtoa_r+0x2e>
 800c220:	2300      	movs	r3, #0
 800c222:	e7e3      	b.n	800c1ec <_dtoa_r+0x244>
 800c224:	2300      	movs	r3, #0
 800c226:	e7d5      	b.n	800c1d4 <_dtoa_r+0x22c>
 800c228:	2401      	movs	r4, #1
 800c22a:	2300      	movs	r3, #0
 800c22c:	9307      	str	r3, [sp, #28]
 800c22e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c230:	f04f 3bff 	mov.w	fp, #4294967295
 800c234:	2200      	movs	r2, #0
 800c236:	f8cd b00c 	str.w	fp, [sp, #12]
 800c23a:	2312      	movs	r3, #18
 800c23c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c23e:	e7db      	b.n	800c1f8 <_dtoa_r+0x250>
 800c240:	2301      	movs	r3, #1
 800c242:	9309      	str	r3, [sp, #36]	@ 0x24
 800c244:	e7f4      	b.n	800c230 <_dtoa_r+0x288>
 800c246:	f04f 0b01 	mov.w	fp, #1
 800c24a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c24e:	465b      	mov	r3, fp
 800c250:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c254:	e7d0      	b.n	800c1f8 <_dtoa_r+0x250>
 800c256:	3101      	adds	r1, #1
 800c258:	0052      	lsls	r2, r2, #1
 800c25a:	e7d1      	b.n	800c200 <_dtoa_r+0x258>
 800c25c:	f3af 8000 	nop.w
 800c260:	636f4361 	.word	0x636f4361
 800c264:	3fd287a7 	.word	0x3fd287a7
 800c268:	8b60c8b3 	.word	0x8b60c8b3
 800c26c:	3fc68a28 	.word	0x3fc68a28
 800c270:	509f79fb 	.word	0x509f79fb
 800c274:	3fd34413 	.word	0x3fd34413
 800c278:	0800fcb9 	.word	0x0800fcb9
 800c27c:	0800fcd0 	.word	0x0800fcd0
 800c280:	7ff00000 	.word	0x7ff00000
 800c284:	0800fc89 	.word	0x0800fc89
 800c288:	3ff80000 	.word	0x3ff80000
 800c28c:	0800fe20 	.word	0x0800fe20
 800c290:	0800fd28 	.word	0x0800fd28
 800c294:	0800fcb5 	.word	0x0800fcb5
 800c298:	0800fc88 	.word	0x0800fc88
 800c29c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c2a0:	6018      	str	r0, [r3, #0]
 800c2a2:	9b03      	ldr	r3, [sp, #12]
 800c2a4:	2b0e      	cmp	r3, #14
 800c2a6:	f200 80a1 	bhi.w	800c3ec <_dtoa_r+0x444>
 800c2aa:	2c00      	cmp	r4, #0
 800c2ac:	f000 809e 	beq.w	800c3ec <_dtoa_r+0x444>
 800c2b0:	2f00      	cmp	r7, #0
 800c2b2:	dd33      	ble.n	800c31c <_dtoa_r+0x374>
 800c2b4:	4b9c      	ldr	r3, [pc, #624]	@ (800c528 <_dtoa_r+0x580>)
 800c2b6:	f007 020f 	and.w	r2, r7, #15
 800c2ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c2be:	ed93 7b00 	vldr	d7, [r3]
 800c2c2:	05f8      	lsls	r0, r7, #23
 800c2c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c2c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c2cc:	d516      	bpl.n	800c2fc <_dtoa_r+0x354>
 800c2ce:	4b97      	ldr	r3, [pc, #604]	@ (800c52c <_dtoa_r+0x584>)
 800c2d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c2d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c2d8:	f7f4 fad8 	bl	800088c <__aeabi_ddiv>
 800c2dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2e0:	f004 040f 	and.w	r4, r4, #15
 800c2e4:	2603      	movs	r6, #3
 800c2e6:	4d91      	ldr	r5, [pc, #580]	@ (800c52c <_dtoa_r+0x584>)
 800c2e8:	b954      	cbnz	r4, 800c300 <_dtoa_r+0x358>
 800c2ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c2ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2f2:	f7f4 facb 	bl	800088c <__aeabi_ddiv>
 800c2f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2fa:	e028      	b.n	800c34e <_dtoa_r+0x3a6>
 800c2fc:	2602      	movs	r6, #2
 800c2fe:	e7f2      	b.n	800c2e6 <_dtoa_r+0x33e>
 800c300:	07e1      	lsls	r1, r4, #31
 800c302:	d508      	bpl.n	800c316 <_dtoa_r+0x36e>
 800c304:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c308:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c30c:	f7f4 f994 	bl	8000638 <__aeabi_dmul>
 800c310:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c314:	3601      	adds	r6, #1
 800c316:	1064      	asrs	r4, r4, #1
 800c318:	3508      	adds	r5, #8
 800c31a:	e7e5      	b.n	800c2e8 <_dtoa_r+0x340>
 800c31c:	f000 80af 	beq.w	800c47e <_dtoa_r+0x4d6>
 800c320:	427c      	negs	r4, r7
 800c322:	4b81      	ldr	r3, [pc, #516]	@ (800c528 <_dtoa_r+0x580>)
 800c324:	4d81      	ldr	r5, [pc, #516]	@ (800c52c <_dtoa_r+0x584>)
 800c326:	f004 020f 	and.w	r2, r4, #15
 800c32a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c332:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c336:	f7f4 f97f 	bl	8000638 <__aeabi_dmul>
 800c33a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c33e:	1124      	asrs	r4, r4, #4
 800c340:	2300      	movs	r3, #0
 800c342:	2602      	movs	r6, #2
 800c344:	2c00      	cmp	r4, #0
 800c346:	f040 808f 	bne.w	800c468 <_dtoa_r+0x4c0>
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d1d3      	bne.n	800c2f6 <_dtoa_r+0x34e>
 800c34e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c350:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c354:	2b00      	cmp	r3, #0
 800c356:	f000 8094 	beq.w	800c482 <_dtoa_r+0x4da>
 800c35a:	4b75      	ldr	r3, [pc, #468]	@ (800c530 <_dtoa_r+0x588>)
 800c35c:	2200      	movs	r2, #0
 800c35e:	4620      	mov	r0, r4
 800c360:	4629      	mov	r1, r5
 800c362:	f7f4 fbdb 	bl	8000b1c <__aeabi_dcmplt>
 800c366:	2800      	cmp	r0, #0
 800c368:	f000 808b 	beq.w	800c482 <_dtoa_r+0x4da>
 800c36c:	9b03      	ldr	r3, [sp, #12]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	f000 8087 	beq.w	800c482 <_dtoa_r+0x4da>
 800c374:	f1bb 0f00 	cmp.w	fp, #0
 800c378:	dd34      	ble.n	800c3e4 <_dtoa_r+0x43c>
 800c37a:	4620      	mov	r0, r4
 800c37c:	4b6d      	ldr	r3, [pc, #436]	@ (800c534 <_dtoa_r+0x58c>)
 800c37e:	2200      	movs	r2, #0
 800c380:	4629      	mov	r1, r5
 800c382:	f7f4 f959 	bl	8000638 <__aeabi_dmul>
 800c386:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c38a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c38e:	3601      	adds	r6, #1
 800c390:	465c      	mov	r4, fp
 800c392:	4630      	mov	r0, r6
 800c394:	f7f4 f8e6 	bl	8000564 <__aeabi_i2d>
 800c398:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c39c:	f7f4 f94c 	bl	8000638 <__aeabi_dmul>
 800c3a0:	4b65      	ldr	r3, [pc, #404]	@ (800c538 <_dtoa_r+0x590>)
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f7f3 ff92 	bl	80002cc <__adddf3>
 800c3a8:	4605      	mov	r5, r0
 800c3aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c3ae:	2c00      	cmp	r4, #0
 800c3b0:	d16a      	bne.n	800c488 <_dtoa_r+0x4e0>
 800c3b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3b6:	4b61      	ldr	r3, [pc, #388]	@ (800c53c <_dtoa_r+0x594>)
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	f7f3 ff85 	bl	80002c8 <__aeabi_dsub>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	460b      	mov	r3, r1
 800c3c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c3c6:	462a      	mov	r2, r5
 800c3c8:	4633      	mov	r3, r6
 800c3ca:	f7f4 fbc5 	bl	8000b58 <__aeabi_dcmpgt>
 800c3ce:	2800      	cmp	r0, #0
 800c3d0:	f040 8298 	bne.w	800c904 <_dtoa_r+0x95c>
 800c3d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3d8:	462a      	mov	r2, r5
 800c3da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c3de:	f7f4 fb9d 	bl	8000b1c <__aeabi_dcmplt>
 800c3e2:	bb38      	cbnz	r0, 800c434 <_dtoa_r+0x48c>
 800c3e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c3e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c3ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	f2c0 8157 	blt.w	800c6a2 <_dtoa_r+0x6fa>
 800c3f4:	2f0e      	cmp	r7, #14
 800c3f6:	f300 8154 	bgt.w	800c6a2 <_dtoa_r+0x6fa>
 800c3fa:	4b4b      	ldr	r3, [pc, #300]	@ (800c528 <_dtoa_r+0x580>)
 800c3fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c400:	ed93 7b00 	vldr	d7, [r3]
 800c404:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c406:	2b00      	cmp	r3, #0
 800c408:	ed8d 7b00 	vstr	d7, [sp]
 800c40c:	f280 80e5 	bge.w	800c5da <_dtoa_r+0x632>
 800c410:	9b03      	ldr	r3, [sp, #12]
 800c412:	2b00      	cmp	r3, #0
 800c414:	f300 80e1 	bgt.w	800c5da <_dtoa_r+0x632>
 800c418:	d10c      	bne.n	800c434 <_dtoa_r+0x48c>
 800c41a:	4b48      	ldr	r3, [pc, #288]	@ (800c53c <_dtoa_r+0x594>)
 800c41c:	2200      	movs	r2, #0
 800c41e:	ec51 0b17 	vmov	r0, r1, d7
 800c422:	f7f4 f909 	bl	8000638 <__aeabi_dmul>
 800c426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c42a:	f7f4 fb8b 	bl	8000b44 <__aeabi_dcmpge>
 800c42e:	2800      	cmp	r0, #0
 800c430:	f000 8266 	beq.w	800c900 <_dtoa_r+0x958>
 800c434:	2400      	movs	r4, #0
 800c436:	4625      	mov	r5, r4
 800c438:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c43a:	4656      	mov	r6, sl
 800c43c:	ea6f 0803 	mvn.w	r8, r3
 800c440:	2700      	movs	r7, #0
 800c442:	4621      	mov	r1, r4
 800c444:	4648      	mov	r0, r9
 800c446:	f000 fcbf 	bl	800cdc8 <_Bfree>
 800c44a:	2d00      	cmp	r5, #0
 800c44c:	f000 80bd 	beq.w	800c5ca <_dtoa_r+0x622>
 800c450:	b12f      	cbz	r7, 800c45e <_dtoa_r+0x4b6>
 800c452:	42af      	cmp	r7, r5
 800c454:	d003      	beq.n	800c45e <_dtoa_r+0x4b6>
 800c456:	4639      	mov	r1, r7
 800c458:	4648      	mov	r0, r9
 800c45a:	f000 fcb5 	bl	800cdc8 <_Bfree>
 800c45e:	4629      	mov	r1, r5
 800c460:	4648      	mov	r0, r9
 800c462:	f000 fcb1 	bl	800cdc8 <_Bfree>
 800c466:	e0b0      	b.n	800c5ca <_dtoa_r+0x622>
 800c468:	07e2      	lsls	r2, r4, #31
 800c46a:	d505      	bpl.n	800c478 <_dtoa_r+0x4d0>
 800c46c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c470:	f7f4 f8e2 	bl	8000638 <__aeabi_dmul>
 800c474:	3601      	adds	r6, #1
 800c476:	2301      	movs	r3, #1
 800c478:	1064      	asrs	r4, r4, #1
 800c47a:	3508      	adds	r5, #8
 800c47c:	e762      	b.n	800c344 <_dtoa_r+0x39c>
 800c47e:	2602      	movs	r6, #2
 800c480:	e765      	b.n	800c34e <_dtoa_r+0x3a6>
 800c482:	9c03      	ldr	r4, [sp, #12]
 800c484:	46b8      	mov	r8, r7
 800c486:	e784      	b.n	800c392 <_dtoa_r+0x3ea>
 800c488:	4b27      	ldr	r3, [pc, #156]	@ (800c528 <_dtoa_r+0x580>)
 800c48a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c48c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c490:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c494:	4454      	add	r4, sl
 800c496:	2900      	cmp	r1, #0
 800c498:	d054      	beq.n	800c544 <_dtoa_r+0x59c>
 800c49a:	4929      	ldr	r1, [pc, #164]	@ (800c540 <_dtoa_r+0x598>)
 800c49c:	2000      	movs	r0, #0
 800c49e:	f7f4 f9f5 	bl	800088c <__aeabi_ddiv>
 800c4a2:	4633      	mov	r3, r6
 800c4a4:	462a      	mov	r2, r5
 800c4a6:	f7f3 ff0f 	bl	80002c8 <__aeabi_dsub>
 800c4aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c4ae:	4656      	mov	r6, sl
 800c4b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4b4:	f7f4 fb70 	bl	8000b98 <__aeabi_d2iz>
 800c4b8:	4605      	mov	r5, r0
 800c4ba:	f7f4 f853 	bl	8000564 <__aeabi_i2d>
 800c4be:	4602      	mov	r2, r0
 800c4c0:	460b      	mov	r3, r1
 800c4c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4c6:	f7f3 feff 	bl	80002c8 <__aeabi_dsub>
 800c4ca:	3530      	adds	r5, #48	@ 0x30
 800c4cc:	4602      	mov	r2, r0
 800c4ce:	460b      	mov	r3, r1
 800c4d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4d4:	f806 5b01 	strb.w	r5, [r6], #1
 800c4d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c4dc:	f7f4 fb1e 	bl	8000b1c <__aeabi_dcmplt>
 800c4e0:	2800      	cmp	r0, #0
 800c4e2:	d172      	bne.n	800c5ca <_dtoa_r+0x622>
 800c4e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4e8:	4911      	ldr	r1, [pc, #68]	@ (800c530 <_dtoa_r+0x588>)
 800c4ea:	2000      	movs	r0, #0
 800c4ec:	f7f3 feec 	bl	80002c8 <__aeabi_dsub>
 800c4f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c4f4:	f7f4 fb12 	bl	8000b1c <__aeabi_dcmplt>
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	f040 80b4 	bne.w	800c666 <_dtoa_r+0x6be>
 800c4fe:	42a6      	cmp	r6, r4
 800c500:	f43f af70 	beq.w	800c3e4 <_dtoa_r+0x43c>
 800c504:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c508:	4b0a      	ldr	r3, [pc, #40]	@ (800c534 <_dtoa_r+0x58c>)
 800c50a:	2200      	movs	r2, #0
 800c50c:	f7f4 f894 	bl	8000638 <__aeabi_dmul>
 800c510:	4b08      	ldr	r3, [pc, #32]	@ (800c534 <_dtoa_r+0x58c>)
 800c512:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c516:	2200      	movs	r2, #0
 800c518:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c51c:	f7f4 f88c 	bl	8000638 <__aeabi_dmul>
 800c520:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c524:	e7c4      	b.n	800c4b0 <_dtoa_r+0x508>
 800c526:	bf00      	nop
 800c528:	0800fe20 	.word	0x0800fe20
 800c52c:	0800fdf8 	.word	0x0800fdf8
 800c530:	3ff00000 	.word	0x3ff00000
 800c534:	40240000 	.word	0x40240000
 800c538:	401c0000 	.word	0x401c0000
 800c53c:	40140000 	.word	0x40140000
 800c540:	3fe00000 	.word	0x3fe00000
 800c544:	4631      	mov	r1, r6
 800c546:	4628      	mov	r0, r5
 800c548:	f7f4 f876 	bl	8000638 <__aeabi_dmul>
 800c54c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c550:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c552:	4656      	mov	r6, sl
 800c554:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c558:	f7f4 fb1e 	bl	8000b98 <__aeabi_d2iz>
 800c55c:	4605      	mov	r5, r0
 800c55e:	f7f4 f801 	bl	8000564 <__aeabi_i2d>
 800c562:	4602      	mov	r2, r0
 800c564:	460b      	mov	r3, r1
 800c566:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c56a:	f7f3 fead 	bl	80002c8 <__aeabi_dsub>
 800c56e:	3530      	adds	r5, #48	@ 0x30
 800c570:	f806 5b01 	strb.w	r5, [r6], #1
 800c574:	4602      	mov	r2, r0
 800c576:	460b      	mov	r3, r1
 800c578:	42a6      	cmp	r6, r4
 800c57a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c57e:	f04f 0200 	mov.w	r2, #0
 800c582:	d124      	bne.n	800c5ce <_dtoa_r+0x626>
 800c584:	4baf      	ldr	r3, [pc, #700]	@ (800c844 <_dtoa_r+0x89c>)
 800c586:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c58a:	f7f3 fe9f 	bl	80002cc <__adddf3>
 800c58e:	4602      	mov	r2, r0
 800c590:	460b      	mov	r3, r1
 800c592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c596:	f7f4 fadf 	bl	8000b58 <__aeabi_dcmpgt>
 800c59a:	2800      	cmp	r0, #0
 800c59c:	d163      	bne.n	800c666 <_dtoa_r+0x6be>
 800c59e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5a2:	49a8      	ldr	r1, [pc, #672]	@ (800c844 <_dtoa_r+0x89c>)
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	f7f3 fe8f 	bl	80002c8 <__aeabi_dsub>
 800c5aa:	4602      	mov	r2, r0
 800c5ac:	460b      	mov	r3, r1
 800c5ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5b2:	f7f4 fab3 	bl	8000b1c <__aeabi_dcmplt>
 800c5b6:	2800      	cmp	r0, #0
 800c5b8:	f43f af14 	beq.w	800c3e4 <_dtoa_r+0x43c>
 800c5bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c5be:	1e73      	subs	r3, r6, #1
 800c5c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c5c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c5c6:	2b30      	cmp	r3, #48	@ 0x30
 800c5c8:	d0f8      	beq.n	800c5bc <_dtoa_r+0x614>
 800c5ca:	4647      	mov	r7, r8
 800c5cc:	e03b      	b.n	800c646 <_dtoa_r+0x69e>
 800c5ce:	4b9e      	ldr	r3, [pc, #632]	@ (800c848 <_dtoa_r+0x8a0>)
 800c5d0:	f7f4 f832 	bl	8000638 <__aeabi_dmul>
 800c5d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5d8:	e7bc      	b.n	800c554 <_dtoa_r+0x5ac>
 800c5da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c5de:	4656      	mov	r6, sl
 800c5e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5e4:	4620      	mov	r0, r4
 800c5e6:	4629      	mov	r1, r5
 800c5e8:	f7f4 f950 	bl	800088c <__aeabi_ddiv>
 800c5ec:	f7f4 fad4 	bl	8000b98 <__aeabi_d2iz>
 800c5f0:	4680      	mov	r8, r0
 800c5f2:	f7f3 ffb7 	bl	8000564 <__aeabi_i2d>
 800c5f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5fa:	f7f4 f81d 	bl	8000638 <__aeabi_dmul>
 800c5fe:	4602      	mov	r2, r0
 800c600:	460b      	mov	r3, r1
 800c602:	4620      	mov	r0, r4
 800c604:	4629      	mov	r1, r5
 800c606:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c60a:	f7f3 fe5d 	bl	80002c8 <__aeabi_dsub>
 800c60e:	f806 4b01 	strb.w	r4, [r6], #1
 800c612:	9d03      	ldr	r5, [sp, #12]
 800c614:	eba6 040a 	sub.w	r4, r6, sl
 800c618:	42a5      	cmp	r5, r4
 800c61a:	4602      	mov	r2, r0
 800c61c:	460b      	mov	r3, r1
 800c61e:	d133      	bne.n	800c688 <_dtoa_r+0x6e0>
 800c620:	f7f3 fe54 	bl	80002cc <__adddf3>
 800c624:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c628:	4604      	mov	r4, r0
 800c62a:	460d      	mov	r5, r1
 800c62c:	f7f4 fa94 	bl	8000b58 <__aeabi_dcmpgt>
 800c630:	b9c0      	cbnz	r0, 800c664 <_dtoa_r+0x6bc>
 800c632:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c636:	4620      	mov	r0, r4
 800c638:	4629      	mov	r1, r5
 800c63a:	f7f4 fa65 	bl	8000b08 <__aeabi_dcmpeq>
 800c63e:	b110      	cbz	r0, 800c646 <_dtoa_r+0x69e>
 800c640:	f018 0f01 	tst.w	r8, #1
 800c644:	d10e      	bne.n	800c664 <_dtoa_r+0x6bc>
 800c646:	9902      	ldr	r1, [sp, #8]
 800c648:	4648      	mov	r0, r9
 800c64a:	f000 fbbd 	bl	800cdc8 <_Bfree>
 800c64e:	2300      	movs	r3, #0
 800c650:	7033      	strb	r3, [r6, #0]
 800c652:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c654:	3701      	adds	r7, #1
 800c656:	601f      	str	r7, [r3, #0]
 800c658:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	f000 824b 	beq.w	800caf6 <_dtoa_r+0xb4e>
 800c660:	601e      	str	r6, [r3, #0]
 800c662:	e248      	b.n	800caf6 <_dtoa_r+0xb4e>
 800c664:	46b8      	mov	r8, r7
 800c666:	4633      	mov	r3, r6
 800c668:	461e      	mov	r6, r3
 800c66a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c66e:	2a39      	cmp	r2, #57	@ 0x39
 800c670:	d106      	bne.n	800c680 <_dtoa_r+0x6d8>
 800c672:	459a      	cmp	sl, r3
 800c674:	d1f8      	bne.n	800c668 <_dtoa_r+0x6c0>
 800c676:	2230      	movs	r2, #48	@ 0x30
 800c678:	f108 0801 	add.w	r8, r8, #1
 800c67c:	f88a 2000 	strb.w	r2, [sl]
 800c680:	781a      	ldrb	r2, [r3, #0]
 800c682:	3201      	adds	r2, #1
 800c684:	701a      	strb	r2, [r3, #0]
 800c686:	e7a0      	b.n	800c5ca <_dtoa_r+0x622>
 800c688:	4b6f      	ldr	r3, [pc, #444]	@ (800c848 <_dtoa_r+0x8a0>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	f7f3 ffd4 	bl	8000638 <__aeabi_dmul>
 800c690:	2200      	movs	r2, #0
 800c692:	2300      	movs	r3, #0
 800c694:	4604      	mov	r4, r0
 800c696:	460d      	mov	r5, r1
 800c698:	f7f4 fa36 	bl	8000b08 <__aeabi_dcmpeq>
 800c69c:	2800      	cmp	r0, #0
 800c69e:	d09f      	beq.n	800c5e0 <_dtoa_r+0x638>
 800c6a0:	e7d1      	b.n	800c646 <_dtoa_r+0x69e>
 800c6a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6a4:	2a00      	cmp	r2, #0
 800c6a6:	f000 80ea 	beq.w	800c87e <_dtoa_r+0x8d6>
 800c6aa:	9a07      	ldr	r2, [sp, #28]
 800c6ac:	2a01      	cmp	r2, #1
 800c6ae:	f300 80cd 	bgt.w	800c84c <_dtoa_r+0x8a4>
 800c6b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c6b4:	2a00      	cmp	r2, #0
 800c6b6:	f000 80c1 	beq.w	800c83c <_dtoa_r+0x894>
 800c6ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c6be:	9c08      	ldr	r4, [sp, #32]
 800c6c0:	9e00      	ldr	r6, [sp, #0]
 800c6c2:	9a00      	ldr	r2, [sp, #0]
 800c6c4:	441a      	add	r2, r3
 800c6c6:	9200      	str	r2, [sp, #0]
 800c6c8:	9a06      	ldr	r2, [sp, #24]
 800c6ca:	2101      	movs	r1, #1
 800c6cc:	441a      	add	r2, r3
 800c6ce:	4648      	mov	r0, r9
 800c6d0:	9206      	str	r2, [sp, #24]
 800c6d2:	f000 fc2d 	bl	800cf30 <__i2b>
 800c6d6:	4605      	mov	r5, r0
 800c6d8:	b166      	cbz	r6, 800c6f4 <_dtoa_r+0x74c>
 800c6da:	9b06      	ldr	r3, [sp, #24]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	dd09      	ble.n	800c6f4 <_dtoa_r+0x74c>
 800c6e0:	42b3      	cmp	r3, r6
 800c6e2:	9a00      	ldr	r2, [sp, #0]
 800c6e4:	bfa8      	it	ge
 800c6e6:	4633      	movge	r3, r6
 800c6e8:	1ad2      	subs	r2, r2, r3
 800c6ea:	9200      	str	r2, [sp, #0]
 800c6ec:	9a06      	ldr	r2, [sp, #24]
 800c6ee:	1af6      	subs	r6, r6, r3
 800c6f0:	1ad3      	subs	r3, r2, r3
 800c6f2:	9306      	str	r3, [sp, #24]
 800c6f4:	9b08      	ldr	r3, [sp, #32]
 800c6f6:	b30b      	cbz	r3, 800c73c <_dtoa_r+0x794>
 800c6f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	f000 80c6 	beq.w	800c88c <_dtoa_r+0x8e4>
 800c700:	2c00      	cmp	r4, #0
 800c702:	f000 80c0 	beq.w	800c886 <_dtoa_r+0x8de>
 800c706:	4629      	mov	r1, r5
 800c708:	4622      	mov	r2, r4
 800c70a:	4648      	mov	r0, r9
 800c70c:	f000 fcc8 	bl	800d0a0 <__pow5mult>
 800c710:	9a02      	ldr	r2, [sp, #8]
 800c712:	4601      	mov	r1, r0
 800c714:	4605      	mov	r5, r0
 800c716:	4648      	mov	r0, r9
 800c718:	f000 fc20 	bl	800cf5c <__multiply>
 800c71c:	9902      	ldr	r1, [sp, #8]
 800c71e:	4680      	mov	r8, r0
 800c720:	4648      	mov	r0, r9
 800c722:	f000 fb51 	bl	800cdc8 <_Bfree>
 800c726:	9b08      	ldr	r3, [sp, #32]
 800c728:	1b1b      	subs	r3, r3, r4
 800c72a:	9308      	str	r3, [sp, #32]
 800c72c:	f000 80b1 	beq.w	800c892 <_dtoa_r+0x8ea>
 800c730:	9a08      	ldr	r2, [sp, #32]
 800c732:	4641      	mov	r1, r8
 800c734:	4648      	mov	r0, r9
 800c736:	f000 fcb3 	bl	800d0a0 <__pow5mult>
 800c73a:	9002      	str	r0, [sp, #8]
 800c73c:	2101      	movs	r1, #1
 800c73e:	4648      	mov	r0, r9
 800c740:	f000 fbf6 	bl	800cf30 <__i2b>
 800c744:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c746:	4604      	mov	r4, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	f000 81d8 	beq.w	800cafe <_dtoa_r+0xb56>
 800c74e:	461a      	mov	r2, r3
 800c750:	4601      	mov	r1, r0
 800c752:	4648      	mov	r0, r9
 800c754:	f000 fca4 	bl	800d0a0 <__pow5mult>
 800c758:	9b07      	ldr	r3, [sp, #28]
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	4604      	mov	r4, r0
 800c75e:	f300 809f 	bgt.w	800c8a0 <_dtoa_r+0x8f8>
 800c762:	9b04      	ldr	r3, [sp, #16]
 800c764:	2b00      	cmp	r3, #0
 800c766:	f040 8097 	bne.w	800c898 <_dtoa_r+0x8f0>
 800c76a:	9b05      	ldr	r3, [sp, #20]
 800c76c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c770:	2b00      	cmp	r3, #0
 800c772:	f040 8093 	bne.w	800c89c <_dtoa_r+0x8f4>
 800c776:	9b05      	ldr	r3, [sp, #20]
 800c778:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c77c:	0d1b      	lsrs	r3, r3, #20
 800c77e:	051b      	lsls	r3, r3, #20
 800c780:	b133      	cbz	r3, 800c790 <_dtoa_r+0x7e8>
 800c782:	9b00      	ldr	r3, [sp, #0]
 800c784:	3301      	adds	r3, #1
 800c786:	9300      	str	r3, [sp, #0]
 800c788:	9b06      	ldr	r3, [sp, #24]
 800c78a:	3301      	adds	r3, #1
 800c78c:	9306      	str	r3, [sp, #24]
 800c78e:	2301      	movs	r3, #1
 800c790:	9308      	str	r3, [sp, #32]
 800c792:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c794:	2b00      	cmp	r3, #0
 800c796:	f000 81b8 	beq.w	800cb0a <_dtoa_r+0xb62>
 800c79a:	6923      	ldr	r3, [r4, #16]
 800c79c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c7a0:	6918      	ldr	r0, [r3, #16]
 800c7a2:	f000 fb79 	bl	800ce98 <__hi0bits>
 800c7a6:	f1c0 0020 	rsb	r0, r0, #32
 800c7aa:	9b06      	ldr	r3, [sp, #24]
 800c7ac:	4418      	add	r0, r3
 800c7ae:	f010 001f 	ands.w	r0, r0, #31
 800c7b2:	f000 8082 	beq.w	800c8ba <_dtoa_r+0x912>
 800c7b6:	f1c0 0320 	rsb	r3, r0, #32
 800c7ba:	2b04      	cmp	r3, #4
 800c7bc:	dd73      	ble.n	800c8a6 <_dtoa_r+0x8fe>
 800c7be:	9b00      	ldr	r3, [sp, #0]
 800c7c0:	f1c0 001c 	rsb	r0, r0, #28
 800c7c4:	4403      	add	r3, r0
 800c7c6:	9300      	str	r3, [sp, #0]
 800c7c8:	9b06      	ldr	r3, [sp, #24]
 800c7ca:	4403      	add	r3, r0
 800c7cc:	4406      	add	r6, r0
 800c7ce:	9306      	str	r3, [sp, #24]
 800c7d0:	9b00      	ldr	r3, [sp, #0]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	dd05      	ble.n	800c7e2 <_dtoa_r+0x83a>
 800c7d6:	9902      	ldr	r1, [sp, #8]
 800c7d8:	461a      	mov	r2, r3
 800c7da:	4648      	mov	r0, r9
 800c7dc:	f000 fcba 	bl	800d154 <__lshift>
 800c7e0:	9002      	str	r0, [sp, #8]
 800c7e2:	9b06      	ldr	r3, [sp, #24]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	dd05      	ble.n	800c7f4 <_dtoa_r+0x84c>
 800c7e8:	4621      	mov	r1, r4
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	4648      	mov	r0, r9
 800c7ee:	f000 fcb1 	bl	800d154 <__lshift>
 800c7f2:	4604      	mov	r4, r0
 800c7f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d061      	beq.n	800c8be <_dtoa_r+0x916>
 800c7fa:	9802      	ldr	r0, [sp, #8]
 800c7fc:	4621      	mov	r1, r4
 800c7fe:	f000 fd15 	bl	800d22c <__mcmp>
 800c802:	2800      	cmp	r0, #0
 800c804:	da5b      	bge.n	800c8be <_dtoa_r+0x916>
 800c806:	2300      	movs	r3, #0
 800c808:	9902      	ldr	r1, [sp, #8]
 800c80a:	220a      	movs	r2, #10
 800c80c:	4648      	mov	r0, r9
 800c80e:	f000 fafd 	bl	800ce0c <__multadd>
 800c812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c814:	9002      	str	r0, [sp, #8]
 800c816:	f107 38ff 	add.w	r8, r7, #4294967295
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	f000 8177 	beq.w	800cb0e <_dtoa_r+0xb66>
 800c820:	4629      	mov	r1, r5
 800c822:	2300      	movs	r3, #0
 800c824:	220a      	movs	r2, #10
 800c826:	4648      	mov	r0, r9
 800c828:	f000 faf0 	bl	800ce0c <__multadd>
 800c82c:	f1bb 0f00 	cmp.w	fp, #0
 800c830:	4605      	mov	r5, r0
 800c832:	dc6f      	bgt.n	800c914 <_dtoa_r+0x96c>
 800c834:	9b07      	ldr	r3, [sp, #28]
 800c836:	2b02      	cmp	r3, #2
 800c838:	dc49      	bgt.n	800c8ce <_dtoa_r+0x926>
 800c83a:	e06b      	b.n	800c914 <_dtoa_r+0x96c>
 800c83c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c83e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c842:	e73c      	b.n	800c6be <_dtoa_r+0x716>
 800c844:	3fe00000 	.word	0x3fe00000
 800c848:	40240000 	.word	0x40240000
 800c84c:	9b03      	ldr	r3, [sp, #12]
 800c84e:	1e5c      	subs	r4, r3, #1
 800c850:	9b08      	ldr	r3, [sp, #32]
 800c852:	42a3      	cmp	r3, r4
 800c854:	db09      	blt.n	800c86a <_dtoa_r+0x8c2>
 800c856:	1b1c      	subs	r4, r3, r4
 800c858:	9b03      	ldr	r3, [sp, #12]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f6bf af30 	bge.w	800c6c0 <_dtoa_r+0x718>
 800c860:	9b00      	ldr	r3, [sp, #0]
 800c862:	9a03      	ldr	r2, [sp, #12]
 800c864:	1a9e      	subs	r6, r3, r2
 800c866:	2300      	movs	r3, #0
 800c868:	e72b      	b.n	800c6c2 <_dtoa_r+0x71a>
 800c86a:	9b08      	ldr	r3, [sp, #32]
 800c86c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c86e:	9408      	str	r4, [sp, #32]
 800c870:	1ae3      	subs	r3, r4, r3
 800c872:	441a      	add	r2, r3
 800c874:	9e00      	ldr	r6, [sp, #0]
 800c876:	9b03      	ldr	r3, [sp, #12]
 800c878:	920d      	str	r2, [sp, #52]	@ 0x34
 800c87a:	2400      	movs	r4, #0
 800c87c:	e721      	b.n	800c6c2 <_dtoa_r+0x71a>
 800c87e:	9c08      	ldr	r4, [sp, #32]
 800c880:	9e00      	ldr	r6, [sp, #0]
 800c882:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c884:	e728      	b.n	800c6d8 <_dtoa_r+0x730>
 800c886:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c88a:	e751      	b.n	800c730 <_dtoa_r+0x788>
 800c88c:	9a08      	ldr	r2, [sp, #32]
 800c88e:	9902      	ldr	r1, [sp, #8]
 800c890:	e750      	b.n	800c734 <_dtoa_r+0x78c>
 800c892:	f8cd 8008 	str.w	r8, [sp, #8]
 800c896:	e751      	b.n	800c73c <_dtoa_r+0x794>
 800c898:	2300      	movs	r3, #0
 800c89a:	e779      	b.n	800c790 <_dtoa_r+0x7e8>
 800c89c:	9b04      	ldr	r3, [sp, #16]
 800c89e:	e777      	b.n	800c790 <_dtoa_r+0x7e8>
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	9308      	str	r3, [sp, #32]
 800c8a4:	e779      	b.n	800c79a <_dtoa_r+0x7f2>
 800c8a6:	d093      	beq.n	800c7d0 <_dtoa_r+0x828>
 800c8a8:	9a00      	ldr	r2, [sp, #0]
 800c8aa:	331c      	adds	r3, #28
 800c8ac:	441a      	add	r2, r3
 800c8ae:	9200      	str	r2, [sp, #0]
 800c8b0:	9a06      	ldr	r2, [sp, #24]
 800c8b2:	441a      	add	r2, r3
 800c8b4:	441e      	add	r6, r3
 800c8b6:	9206      	str	r2, [sp, #24]
 800c8b8:	e78a      	b.n	800c7d0 <_dtoa_r+0x828>
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	e7f4      	b.n	800c8a8 <_dtoa_r+0x900>
 800c8be:	9b03      	ldr	r3, [sp, #12]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	46b8      	mov	r8, r7
 800c8c4:	dc20      	bgt.n	800c908 <_dtoa_r+0x960>
 800c8c6:	469b      	mov	fp, r3
 800c8c8:	9b07      	ldr	r3, [sp, #28]
 800c8ca:	2b02      	cmp	r3, #2
 800c8cc:	dd1e      	ble.n	800c90c <_dtoa_r+0x964>
 800c8ce:	f1bb 0f00 	cmp.w	fp, #0
 800c8d2:	f47f adb1 	bne.w	800c438 <_dtoa_r+0x490>
 800c8d6:	4621      	mov	r1, r4
 800c8d8:	465b      	mov	r3, fp
 800c8da:	2205      	movs	r2, #5
 800c8dc:	4648      	mov	r0, r9
 800c8de:	f000 fa95 	bl	800ce0c <__multadd>
 800c8e2:	4601      	mov	r1, r0
 800c8e4:	4604      	mov	r4, r0
 800c8e6:	9802      	ldr	r0, [sp, #8]
 800c8e8:	f000 fca0 	bl	800d22c <__mcmp>
 800c8ec:	2800      	cmp	r0, #0
 800c8ee:	f77f ada3 	ble.w	800c438 <_dtoa_r+0x490>
 800c8f2:	4656      	mov	r6, sl
 800c8f4:	2331      	movs	r3, #49	@ 0x31
 800c8f6:	f806 3b01 	strb.w	r3, [r6], #1
 800c8fa:	f108 0801 	add.w	r8, r8, #1
 800c8fe:	e59f      	b.n	800c440 <_dtoa_r+0x498>
 800c900:	9c03      	ldr	r4, [sp, #12]
 800c902:	46b8      	mov	r8, r7
 800c904:	4625      	mov	r5, r4
 800c906:	e7f4      	b.n	800c8f2 <_dtoa_r+0x94a>
 800c908:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c90c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c90e:	2b00      	cmp	r3, #0
 800c910:	f000 8101 	beq.w	800cb16 <_dtoa_r+0xb6e>
 800c914:	2e00      	cmp	r6, #0
 800c916:	dd05      	ble.n	800c924 <_dtoa_r+0x97c>
 800c918:	4629      	mov	r1, r5
 800c91a:	4632      	mov	r2, r6
 800c91c:	4648      	mov	r0, r9
 800c91e:	f000 fc19 	bl	800d154 <__lshift>
 800c922:	4605      	mov	r5, r0
 800c924:	9b08      	ldr	r3, [sp, #32]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d05c      	beq.n	800c9e4 <_dtoa_r+0xa3c>
 800c92a:	6869      	ldr	r1, [r5, #4]
 800c92c:	4648      	mov	r0, r9
 800c92e:	f000 fa0b 	bl	800cd48 <_Balloc>
 800c932:	4606      	mov	r6, r0
 800c934:	b928      	cbnz	r0, 800c942 <_dtoa_r+0x99a>
 800c936:	4b82      	ldr	r3, [pc, #520]	@ (800cb40 <_dtoa_r+0xb98>)
 800c938:	4602      	mov	r2, r0
 800c93a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c93e:	f7ff bb4a 	b.w	800bfd6 <_dtoa_r+0x2e>
 800c942:	692a      	ldr	r2, [r5, #16]
 800c944:	3202      	adds	r2, #2
 800c946:	0092      	lsls	r2, r2, #2
 800c948:	f105 010c 	add.w	r1, r5, #12
 800c94c:	300c      	adds	r0, #12
 800c94e:	f7ff fa92 	bl	800be76 <memcpy>
 800c952:	2201      	movs	r2, #1
 800c954:	4631      	mov	r1, r6
 800c956:	4648      	mov	r0, r9
 800c958:	f000 fbfc 	bl	800d154 <__lshift>
 800c95c:	f10a 0301 	add.w	r3, sl, #1
 800c960:	9300      	str	r3, [sp, #0]
 800c962:	eb0a 030b 	add.w	r3, sl, fp
 800c966:	9308      	str	r3, [sp, #32]
 800c968:	9b04      	ldr	r3, [sp, #16]
 800c96a:	f003 0301 	and.w	r3, r3, #1
 800c96e:	462f      	mov	r7, r5
 800c970:	9306      	str	r3, [sp, #24]
 800c972:	4605      	mov	r5, r0
 800c974:	9b00      	ldr	r3, [sp, #0]
 800c976:	9802      	ldr	r0, [sp, #8]
 800c978:	4621      	mov	r1, r4
 800c97a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c97e:	f7ff fa88 	bl	800be92 <quorem>
 800c982:	4603      	mov	r3, r0
 800c984:	3330      	adds	r3, #48	@ 0x30
 800c986:	9003      	str	r0, [sp, #12]
 800c988:	4639      	mov	r1, r7
 800c98a:	9802      	ldr	r0, [sp, #8]
 800c98c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c98e:	f000 fc4d 	bl	800d22c <__mcmp>
 800c992:	462a      	mov	r2, r5
 800c994:	9004      	str	r0, [sp, #16]
 800c996:	4621      	mov	r1, r4
 800c998:	4648      	mov	r0, r9
 800c99a:	f000 fc63 	bl	800d264 <__mdiff>
 800c99e:	68c2      	ldr	r2, [r0, #12]
 800c9a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9a2:	4606      	mov	r6, r0
 800c9a4:	bb02      	cbnz	r2, 800c9e8 <_dtoa_r+0xa40>
 800c9a6:	4601      	mov	r1, r0
 800c9a8:	9802      	ldr	r0, [sp, #8]
 800c9aa:	f000 fc3f 	bl	800d22c <__mcmp>
 800c9ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9b0:	4602      	mov	r2, r0
 800c9b2:	4631      	mov	r1, r6
 800c9b4:	4648      	mov	r0, r9
 800c9b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c9b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ba:	f000 fa05 	bl	800cdc8 <_Bfree>
 800c9be:	9b07      	ldr	r3, [sp, #28]
 800c9c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c9c2:	9e00      	ldr	r6, [sp, #0]
 800c9c4:	ea42 0103 	orr.w	r1, r2, r3
 800c9c8:	9b06      	ldr	r3, [sp, #24]
 800c9ca:	4319      	orrs	r1, r3
 800c9cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9ce:	d10d      	bne.n	800c9ec <_dtoa_r+0xa44>
 800c9d0:	2b39      	cmp	r3, #57	@ 0x39
 800c9d2:	d027      	beq.n	800ca24 <_dtoa_r+0xa7c>
 800c9d4:	9a04      	ldr	r2, [sp, #16]
 800c9d6:	2a00      	cmp	r2, #0
 800c9d8:	dd01      	ble.n	800c9de <_dtoa_r+0xa36>
 800c9da:	9b03      	ldr	r3, [sp, #12]
 800c9dc:	3331      	adds	r3, #49	@ 0x31
 800c9de:	f88b 3000 	strb.w	r3, [fp]
 800c9e2:	e52e      	b.n	800c442 <_dtoa_r+0x49a>
 800c9e4:	4628      	mov	r0, r5
 800c9e6:	e7b9      	b.n	800c95c <_dtoa_r+0x9b4>
 800c9e8:	2201      	movs	r2, #1
 800c9ea:	e7e2      	b.n	800c9b2 <_dtoa_r+0xa0a>
 800c9ec:	9904      	ldr	r1, [sp, #16]
 800c9ee:	2900      	cmp	r1, #0
 800c9f0:	db04      	blt.n	800c9fc <_dtoa_r+0xa54>
 800c9f2:	9807      	ldr	r0, [sp, #28]
 800c9f4:	4301      	orrs	r1, r0
 800c9f6:	9806      	ldr	r0, [sp, #24]
 800c9f8:	4301      	orrs	r1, r0
 800c9fa:	d120      	bne.n	800ca3e <_dtoa_r+0xa96>
 800c9fc:	2a00      	cmp	r2, #0
 800c9fe:	ddee      	ble.n	800c9de <_dtoa_r+0xa36>
 800ca00:	9902      	ldr	r1, [sp, #8]
 800ca02:	9300      	str	r3, [sp, #0]
 800ca04:	2201      	movs	r2, #1
 800ca06:	4648      	mov	r0, r9
 800ca08:	f000 fba4 	bl	800d154 <__lshift>
 800ca0c:	4621      	mov	r1, r4
 800ca0e:	9002      	str	r0, [sp, #8]
 800ca10:	f000 fc0c 	bl	800d22c <__mcmp>
 800ca14:	2800      	cmp	r0, #0
 800ca16:	9b00      	ldr	r3, [sp, #0]
 800ca18:	dc02      	bgt.n	800ca20 <_dtoa_r+0xa78>
 800ca1a:	d1e0      	bne.n	800c9de <_dtoa_r+0xa36>
 800ca1c:	07da      	lsls	r2, r3, #31
 800ca1e:	d5de      	bpl.n	800c9de <_dtoa_r+0xa36>
 800ca20:	2b39      	cmp	r3, #57	@ 0x39
 800ca22:	d1da      	bne.n	800c9da <_dtoa_r+0xa32>
 800ca24:	2339      	movs	r3, #57	@ 0x39
 800ca26:	f88b 3000 	strb.w	r3, [fp]
 800ca2a:	4633      	mov	r3, r6
 800ca2c:	461e      	mov	r6, r3
 800ca2e:	3b01      	subs	r3, #1
 800ca30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ca34:	2a39      	cmp	r2, #57	@ 0x39
 800ca36:	d04e      	beq.n	800cad6 <_dtoa_r+0xb2e>
 800ca38:	3201      	adds	r2, #1
 800ca3a:	701a      	strb	r2, [r3, #0]
 800ca3c:	e501      	b.n	800c442 <_dtoa_r+0x49a>
 800ca3e:	2a00      	cmp	r2, #0
 800ca40:	dd03      	ble.n	800ca4a <_dtoa_r+0xaa2>
 800ca42:	2b39      	cmp	r3, #57	@ 0x39
 800ca44:	d0ee      	beq.n	800ca24 <_dtoa_r+0xa7c>
 800ca46:	3301      	adds	r3, #1
 800ca48:	e7c9      	b.n	800c9de <_dtoa_r+0xa36>
 800ca4a:	9a00      	ldr	r2, [sp, #0]
 800ca4c:	9908      	ldr	r1, [sp, #32]
 800ca4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ca52:	428a      	cmp	r2, r1
 800ca54:	d028      	beq.n	800caa8 <_dtoa_r+0xb00>
 800ca56:	9902      	ldr	r1, [sp, #8]
 800ca58:	2300      	movs	r3, #0
 800ca5a:	220a      	movs	r2, #10
 800ca5c:	4648      	mov	r0, r9
 800ca5e:	f000 f9d5 	bl	800ce0c <__multadd>
 800ca62:	42af      	cmp	r7, r5
 800ca64:	9002      	str	r0, [sp, #8]
 800ca66:	f04f 0300 	mov.w	r3, #0
 800ca6a:	f04f 020a 	mov.w	r2, #10
 800ca6e:	4639      	mov	r1, r7
 800ca70:	4648      	mov	r0, r9
 800ca72:	d107      	bne.n	800ca84 <_dtoa_r+0xadc>
 800ca74:	f000 f9ca 	bl	800ce0c <__multadd>
 800ca78:	4607      	mov	r7, r0
 800ca7a:	4605      	mov	r5, r0
 800ca7c:	9b00      	ldr	r3, [sp, #0]
 800ca7e:	3301      	adds	r3, #1
 800ca80:	9300      	str	r3, [sp, #0]
 800ca82:	e777      	b.n	800c974 <_dtoa_r+0x9cc>
 800ca84:	f000 f9c2 	bl	800ce0c <__multadd>
 800ca88:	4629      	mov	r1, r5
 800ca8a:	4607      	mov	r7, r0
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	220a      	movs	r2, #10
 800ca90:	4648      	mov	r0, r9
 800ca92:	f000 f9bb 	bl	800ce0c <__multadd>
 800ca96:	4605      	mov	r5, r0
 800ca98:	e7f0      	b.n	800ca7c <_dtoa_r+0xad4>
 800ca9a:	f1bb 0f00 	cmp.w	fp, #0
 800ca9e:	bfcc      	ite	gt
 800caa0:	465e      	movgt	r6, fp
 800caa2:	2601      	movle	r6, #1
 800caa4:	4456      	add	r6, sl
 800caa6:	2700      	movs	r7, #0
 800caa8:	9902      	ldr	r1, [sp, #8]
 800caaa:	9300      	str	r3, [sp, #0]
 800caac:	2201      	movs	r2, #1
 800caae:	4648      	mov	r0, r9
 800cab0:	f000 fb50 	bl	800d154 <__lshift>
 800cab4:	4621      	mov	r1, r4
 800cab6:	9002      	str	r0, [sp, #8]
 800cab8:	f000 fbb8 	bl	800d22c <__mcmp>
 800cabc:	2800      	cmp	r0, #0
 800cabe:	dcb4      	bgt.n	800ca2a <_dtoa_r+0xa82>
 800cac0:	d102      	bne.n	800cac8 <_dtoa_r+0xb20>
 800cac2:	9b00      	ldr	r3, [sp, #0]
 800cac4:	07db      	lsls	r3, r3, #31
 800cac6:	d4b0      	bmi.n	800ca2a <_dtoa_r+0xa82>
 800cac8:	4633      	mov	r3, r6
 800caca:	461e      	mov	r6, r3
 800cacc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cad0:	2a30      	cmp	r2, #48	@ 0x30
 800cad2:	d0fa      	beq.n	800caca <_dtoa_r+0xb22>
 800cad4:	e4b5      	b.n	800c442 <_dtoa_r+0x49a>
 800cad6:	459a      	cmp	sl, r3
 800cad8:	d1a8      	bne.n	800ca2c <_dtoa_r+0xa84>
 800cada:	2331      	movs	r3, #49	@ 0x31
 800cadc:	f108 0801 	add.w	r8, r8, #1
 800cae0:	f88a 3000 	strb.w	r3, [sl]
 800cae4:	e4ad      	b.n	800c442 <_dtoa_r+0x49a>
 800cae6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cae8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cb44 <_dtoa_r+0xb9c>
 800caec:	b11b      	cbz	r3, 800caf6 <_dtoa_r+0xb4e>
 800caee:	f10a 0308 	add.w	r3, sl, #8
 800caf2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800caf4:	6013      	str	r3, [r2, #0]
 800caf6:	4650      	mov	r0, sl
 800caf8:	b017      	add	sp, #92	@ 0x5c
 800cafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cafe:	9b07      	ldr	r3, [sp, #28]
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	f77f ae2e 	ble.w	800c762 <_dtoa_r+0x7ba>
 800cb06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb08:	9308      	str	r3, [sp, #32]
 800cb0a:	2001      	movs	r0, #1
 800cb0c:	e64d      	b.n	800c7aa <_dtoa_r+0x802>
 800cb0e:	f1bb 0f00 	cmp.w	fp, #0
 800cb12:	f77f aed9 	ble.w	800c8c8 <_dtoa_r+0x920>
 800cb16:	4656      	mov	r6, sl
 800cb18:	9802      	ldr	r0, [sp, #8]
 800cb1a:	4621      	mov	r1, r4
 800cb1c:	f7ff f9b9 	bl	800be92 <quorem>
 800cb20:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cb24:	f806 3b01 	strb.w	r3, [r6], #1
 800cb28:	eba6 020a 	sub.w	r2, r6, sl
 800cb2c:	4593      	cmp	fp, r2
 800cb2e:	ddb4      	ble.n	800ca9a <_dtoa_r+0xaf2>
 800cb30:	9902      	ldr	r1, [sp, #8]
 800cb32:	2300      	movs	r3, #0
 800cb34:	220a      	movs	r2, #10
 800cb36:	4648      	mov	r0, r9
 800cb38:	f000 f968 	bl	800ce0c <__multadd>
 800cb3c:	9002      	str	r0, [sp, #8]
 800cb3e:	e7eb      	b.n	800cb18 <_dtoa_r+0xb70>
 800cb40:	0800fd28 	.word	0x0800fd28
 800cb44:	0800fcac 	.word	0x0800fcac

0800cb48 <_free_r>:
 800cb48:	b538      	push	{r3, r4, r5, lr}
 800cb4a:	4605      	mov	r5, r0
 800cb4c:	2900      	cmp	r1, #0
 800cb4e:	d041      	beq.n	800cbd4 <_free_r+0x8c>
 800cb50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb54:	1f0c      	subs	r4, r1, #4
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	bfb8      	it	lt
 800cb5a:	18e4      	addlt	r4, r4, r3
 800cb5c:	f000 f8e8 	bl	800cd30 <__malloc_lock>
 800cb60:	4a1d      	ldr	r2, [pc, #116]	@ (800cbd8 <_free_r+0x90>)
 800cb62:	6813      	ldr	r3, [r2, #0]
 800cb64:	b933      	cbnz	r3, 800cb74 <_free_r+0x2c>
 800cb66:	6063      	str	r3, [r4, #4]
 800cb68:	6014      	str	r4, [r2, #0]
 800cb6a:	4628      	mov	r0, r5
 800cb6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb70:	f000 b8e4 	b.w	800cd3c <__malloc_unlock>
 800cb74:	42a3      	cmp	r3, r4
 800cb76:	d908      	bls.n	800cb8a <_free_r+0x42>
 800cb78:	6820      	ldr	r0, [r4, #0]
 800cb7a:	1821      	adds	r1, r4, r0
 800cb7c:	428b      	cmp	r3, r1
 800cb7e:	bf01      	itttt	eq
 800cb80:	6819      	ldreq	r1, [r3, #0]
 800cb82:	685b      	ldreq	r3, [r3, #4]
 800cb84:	1809      	addeq	r1, r1, r0
 800cb86:	6021      	streq	r1, [r4, #0]
 800cb88:	e7ed      	b.n	800cb66 <_free_r+0x1e>
 800cb8a:	461a      	mov	r2, r3
 800cb8c:	685b      	ldr	r3, [r3, #4]
 800cb8e:	b10b      	cbz	r3, 800cb94 <_free_r+0x4c>
 800cb90:	42a3      	cmp	r3, r4
 800cb92:	d9fa      	bls.n	800cb8a <_free_r+0x42>
 800cb94:	6811      	ldr	r1, [r2, #0]
 800cb96:	1850      	adds	r0, r2, r1
 800cb98:	42a0      	cmp	r0, r4
 800cb9a:	d10b      	bne.n	800cbb4 <_free_r+0x6c>
 800cb9c:	6820      	ldr	r0, [r4, #0]
 800cb9e:	4401      	add	r1, r0
 800cba0:	1850      	adds	r0, r2, r1
 800cba2:	4283      	cmp	r3, r0
 800cba4:	6011      	str	r1, [r2, #0]
 800cba6:	d1e0      	bne.n	800cb6a <_free_r+0x22>
 800cba8:	6818      	ldr	r0, [r3, #0]
 800cbaa:	685b      	ldr	r3, [r3, #4]
 800cbac:	6053      	str	r3, [r2, #4]
 800cbae:	4408      	add	r0, r1
 800cbb0:	6010      	str	r0, [r2, #0]
 800cbb2:	e7da      	b.n	800cb6a <_free_r+0x22>
 800cbb4:	d902      	bls.n	800cbbc <_free_r+0x74>
 800cbb6:	230c      	movs	r3, #12
 800cbb8:	602b      	str	r3, [r5, #0]
 800cbba:	e7d6      	b.n	800cb6a <_free_r+0x22>
 800cbbc:	6820      	ldr	r0, [r4, #0]
 800cbbe:	1821      	adds	r1, r4, r0
 800cbc0:	428b      	cmp	r3, r1
 800cbc2:	bf04      	itt	eq
 800cbc4:	6819      	ldreq	r1, [r3, #0]
 800cbc6:	685b      	ldreq	r3, [r3, #4]
 800cbc8:	6063      	str	r3, [r4, #4]
 800cbca:	bf04      	itt	eq
 800cbcc:	1809      	addeq	r1, r1, r0
 800cbce:	6021      	streq	r1, [r4, #0]
 800cbd0:	6054      	str	r4, [r2, #4]
 800cbd2:	e7ca      	b.n	800cb6a <_free_r+0x22>
 800cbd4:	bd38      	pop	{r3, r4, r5, pc}
 800cbd6:	bf00      	nop
 800cbd8:	20000f4c 	.word	0x20000f4c

0800cbdc <malloc>:
 800cbdc:	4b02      	ldr	r3, [pc, #8]	@ (800cbe8 <malloc+0xc>)
 800cbde:	4601      	mov	r1, r0
 800cbe0:	6818      	ldr	r0, [r3, #0]
 800cbe2:	f000 b825 	b.w	800cc30 <_malloc_r>
 800cbe6:	bf00      	nop
 800cbe8:	200000a0 	.word	0x200000a0

0800cbec <sbrk_aligned>:
 800cbec:	b570      	push	{r4, r5, r6, lr}
 800cbee:	4e0f      	ldr	r6, [pc, #60]	@ (800cc2c <sbrk_aligned+0x40>)
 800cbf0:	460c      	mov	r4, r1
 800cbf2:	6831      	ldr	r1, [r6, #0]
 800cbf4:	4605      	mov	r5, r0
 800cbf6:	b911      	cbnz	r1, 800cbfe <sbrk_aligned+0x12>
 800cbf8:	f000 fe3e 	bl	800d878 <_sbrk_r>
 800cbfc:	6030      	str	r0, [r6, #0]
 800cbfe:	4621      	mov	r1, r4
 800cc00:	4628      	mov	r0, r5
 800cc02:	f000 fe39 	bl	800d878 <_sbrk_r>
 800cc06:	1c43      	adds	r3, r0, #1
 800cc08:	d103      	bne.n	800cc12 <sbrk_aligned+0x26>
 800cc0a:	f04f 34ff 	mov.w	r4, #4294967295
 800cc0e:	4620      	mov	r0, r4
 800cc10:	bd70      	pop	{r4, r5, r6, pc}
 800cc12:	1cc4      	adds	r4, r0, #3
 800cc14:	f024 0403 	bic.w	r4, r4, #3
 800cc18:	42a0      	cmp	r0, r4
 800cc1a:	d0f8      	beq.n	800cc0e <sbrk_aligned+0x22>
 800cc1c:	1a21      	subs	r1, r4, r0
 800cc1e:	4628      	mov	r0, r5
 800cc20:	f000 fe2a 	bl	800d878 <_sbrk_r>
 800cc24:	3001      	adds	r0, #1
 800cc26:	d1f2      	bne.n	800cc0e <sbrk_aligned+0x22>
 800cc28:	e7ef      	b.n	800cc0a <sbrk_aligned+0x1e>
 800cc2a:	bf00      	nop
 800cc2c:	20000f48 	.word	0x20000f48

0800cc30 <_malloc_r>:
 800cc30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc34:	1ccd      	adds	r5, r1, #3
 800cc36:	f025 0503 	bic.w	r5, r5, #3
 800cc3a:	3508      	adds	r5, #8
 800cc3c:	2d0c      	cmp	r5, #12
 800cc3e:	bf38      	it	cc
 800cc40:	250c      	movcc	r5, #12
 800cc42:	2d00      	cmp	r5, #0
 800cc44:	4606      	mov	r6, r0
 800cc46:	db01      	blt.n	800cc4c <_malloc_r+0x1c>
 800cc48:	42a9      	cmp	r1, r5
 800cc4a:	d904      	bls.n	800cc56 <_malloc_r+0x26>
 800cc4c:	230c      	movs	r3, #12
 800cc4e:	6033      	str	r3, [r6, #0]
 800cc50:	2000      	movs	r0, #0
 800cc52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cd2c <_malloc_r+0xfc>
 800cc5a:	f000 f869 	bl	800cd30 <__malloc_lock>
 800cc5e:	f8d8 3000 	ldr.w	r3, [r8]
 800cc62:	461c      	mov	r4, r3
 800cc64:	bb44      	cbnz	r4, 800ccb8 <_malloc_r+0x88>
 800cc66:	4629      	mov	r1, r5
 800cc68:	4630      	mov	r0, r6
 800cc6a:	f7ff ffbf 	bl	800cbec <sbrk_aligned>
 800cc6e:	1c43      	adds	r3, r0, #1
 800cc70:	4604      	mov	r4, r0
 800cc72:	d158      	bne.n	800cd26 <_malloc_r+0xf6>
 800cc74:	f8d8 4000 	ldr.w	r4, [r8]
 800cc78:	4627      	mov	r7, r4
 800cc7a:	2f00      	cmp	r7, #0
 800cc7c:	d143      	bne.n	800cd06 <_malloc_r+0xd6>
 800cc7e:	2c00      	cmp	r4, #0
 800cc80:	d04b      	beq.n	800cd1a <_malloc_r+0xea>
 800cc82:	6823      	ldr	r3, [r4, #0]
 800cc84:	4639      	mov	r1, r7
 800cc86:	4630      	mov	r0, r6
 800cc88:	eb04 0903 	add.w	r9, r4, r3
 800cc8c:	f000 fdf4 	bl	800d878 <_sbrk_r>
 800cc90:	4581      	cmp	r9, r0
 800cc92:	d142      	bne.n	800cd1a <_malloc_r+0xea>
 800cc94:	6821      	ldr	r1, [r4, #0]
 800cc96:	1a6d      	subs	r5, r5, r1
 800cc98:	4629      	mov	r1, r5
 800cc9a:	4630      	mov	r0, r6
 800cc9c:	f7ff ffa6 	bl	800cbec <sbrk_aligned>
 800cca0:	3001      	adds	r0, #1
 800cca2:	d03a      	beq.n	800cd1a <_malloc_r+0xea>
 800cca4:	6823      	ldr	r3, [r4, #0]
 800cca6:	442b      	add	r3, r5
 800cca8:	6023      	str	r3, [r4, #0]
 800ccaa:	f8d8 3000 	ldr.w	r3, [r8]
 800ccae:	685a      	ldr	r2, [r3, #4]
 800ccb0:	bb62      	cbnz	r2, 800cd0c <_malloc_r+0xdc>
 800ccb2:	f8c8 7000 	str.w	r7, [r8]
 800ccb6:	e00f      	b.n	800ccd8 <_malloc_r+0xa8>
 800ccb8:	6822      	ldr	r2, [r4, #0]
 800ccba:	1b52      	subs	r2, r2, r5
 800ccbc:	d420      	bmi.n	800cd00 <_malloc_r+0xd0>
 800ccbe:	2a0b      	cmp	r2, #11
 800ccc0:	d917      	bls.n	800ccf2 <_malloc_r+0xc2>
 800ccc2:	1961      	adds	r1, r4, r5
 800ccc4:	42a3      	cmp	r3, r4
 800ccc6:	6025      	str	r5, [r4, #0]
 800ccc8:	bf18      	it	ne
 800ccca:	6059      	strne	r1, [r3, #4]
 800cccc:	6863      	ldr	r3, [r4, #4]
 800ccce:	bf08      	it	eq
 800ccd0:	f8c8 1000 	streq.w	r1, [r8]
 800ccd4:	5162      	str	r2, [r4, r5]
 800ccd6:	604b      	str	r3, [r1, #4]
 800ccd8:	4630      	mov	r0, r6
 800ccda:	f000 f82f 	bl	800cd3c <__malloc_unlock>
 800ccde:	f104 000b 	add.w	r0, r4, #11
 800cce2:	1d23      	adds	r3, r4, #4
 800cce4:	f020 0007 	bic.w	r0, r0, #7
 800cce8:	1ac2      	subs	r2, r0, r3
 800ccea:	bf1c      	itt	ne
 800ccec:	1a1b      	subne	r3, r3, r0
 800ccee:	50a3      	strne	r3, [r4, r2]
 800ccf0:	e7af      	b.n	800cc52 <_malloc_r+0x22>
 800ccf2:	6862      	ldr	r2, [r4, #4]
 800ccf4:	42a3      	cmp	r3, r4
 800ccf6:	bf0c      	ite	eq
 800ccf8:	f8c8 2000 	streq.w	r2, [r8]
 800ccfc:	605a      	strne	r2, [r3, #4]
 800ccfe:	e7eb      	b.n	800ccd8 <_malloc_r+0xa8>
 800cd00:	4623      	mov	r3, r4
 800cd02:	6864      	ldr	r4, [r4, #4]
 800cd04:	e7ae      	b.n	800cc64 <_malloc_r+0x34>
 800cd06:	463c      	mov	r4, r7
 800cd08:	687f      	ldr	r7, [r7, #4]
 800cd0a:	e7b6      	b.n	800cc7a <_malloc_r+0x4a>
 800cd0c:	461a      	mov	r2, r3
 800cd0e:	685b      	ldr	r3, [r3, #4]
 800cd10:	42a3      	cmp	r3, r4
 800cd12:	d1fb      	bne.n	800cd0c <_malloc_r+0xdc>
 800cd14:	2300      	movs	r3, #0
 800cd16:	6053      	str	r3, [r2, #4]
 800cd18:	e7de      	b.n	800ccd8 <_malloc_r+0xa8>
 800cd1a:	230c      	movs	r3, #12
 800cd1c:	6033      	str	r3, [r6, #0]
 800cd1e:	4630      	mov	r0, r6
 800cd20:	f000 f80c 	bl	800cd3c <__malloc_unlock>
 800cd24:	e794      	b.n	800cc50 <_malloc_r+0x20>
 800cd26:	6005      	str	r5, [r0, #0]
 800cd28:	e7d6      	b.n	800ccd8 <_malloc_r+0xa8>
 800cd2a:	bf00      	nop
 800cd2c:	20000f4c 	.word	0x20000f4c

0800cd30 <__malloc_lock>:
 800cd30:	4801      	ldr	r0, [pc, #4]	@ (800cd38 <__malloc_lock+0x8>)
 800cd32:	f7ff b89e 	b.w	800be72 <__retarget_lock_acquire_recursive>
 800cd36:	bf00      	nop
 800cd38:	20000f44 	.word	0x20000f44

0800cd3c <__malloc_unlock>:
 800cd3c:	4801      	ldr	r0, [pc, #4]	@ (800cd44 <__malloc_unlock+0x8>)
 800cd3e:	f7ff b899 	b.w	800be74 <__retarget_lock_release_recursive>
 800cd42:	bf00      	nop
 800cd44:	20000f44 	.word	0x20000f44

0800cd48 <_Balloc>:
 800cd48:	b570      	push	{r4, r5, r6, lr}
 800cd4a:	69c6      	ldr	r6, [r0, #28]
 800cd4c:	4604      	mov	r4, r0
 800cd4e:	460d      	mov	r5, r1
 800cd50:	b976      	cbnz	r6, 800cd70 <_Balloc+0x28>
 800cd52:	2010      	movs	r0, #16
 800cd54:	f7ff ff42 	bl	800cbdc <malloc>
 800cd58:	4602      	mov	r2, r0
 800cd5a:	61e0      	str	r0, [r4, #28]
 800cd5c:	b920      	cbnz	r0, 800cd68 <_Balloc+0x20>
 800cd5e:	4b18      	ldr	r3, [pc, #96]	@ (800cdc0 <_Balloc+0x78>)
 800cd60:	4818      	ldr	r0, [pc, #96]	@ (800cdc4 <_Balloc+0x7c>)
 800cd62:	216b      	movs	r1, #107	@ 0x6b
 800cd64:	f000 fd98 	bl	800d898 <__assert_func>
 800cd68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd6c:	6006      	str	r6, [r0, #0]
 800cd6e:	60c6      	str	r6, [r0, #12]
 800cd70:	69e6      	ldr	r6, [r4, #28]
 800cd72:	68f3      	ldr	r3, [r6, #12]
 800cd74:	b183      	cbz	r3, 800cd98 <_Balloc+0x50>
 800cd76:	69e3      	ldr	r3, [r4, #28]
 800cd78:	68db      	ldr	r3, [r3, #12]
 800cd7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd7e:	b9b8      	cbnz	r0, 800cdb0 <_Balloc+0x68>
 800cd80:	2101      	movs	r1, #1
 800cd82:	fa01 f605 	lsl.w	r6, r1, r5
 800cd86:	1d72      	adds	r2, r6, #5
 800cd88:	0092      	lsls	r2, r2, #2
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	f000 fda2 	bl	800d8d4 <_calloc_r>
 800cd90:	b160      	cbz	r0, 800cdac <_Balloc+0x64>
 800cd92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd96:	e00e      	b.n	800cdb6 <_Balloc+0x6e>
 800cd98:	2221      	movs	r2, #33	@ 0x21
 800cd9a:	2104      	movs	r1, #4
 800cd9c:	4620      	mov	r0, r4
 800cd9e:	f000 fd99 	bl	800d8d4 <_calloc_r>
 800cda2:	69e3      	ldr	r3, [r4, #28]
 800cda4:	60f0      	str	r0, [r6, #12]
 800cda6:	68db      	ldr	r3, [r3, #12]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d1e4      	bne.n	800cd76 <_Balloc+0x2e>
 800cdac:	2000      	movs	r0, #0
 800cdae:	bd70      	pop	{r4, r5, r6, pc}
 800cdb0:	6802      	ldr	r2, [r0, #0]
 800cdb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cdbc:	e7f7      	b.n	800cdae <_Balloc+0x66>
 800cdbe:	bf00      	nop
 800cdc0:	0800fcb9 	.word	0x0800fcb9
 800cdc4:	0800fd39 	.word	0x0800fd39

0800cdc8 <_Bfree>:
 800cdc8:	b570      	push	{r4, r5, r6, lr}
 800cdca:	69c6      	ldr	r6, [r0, #28]
 800cdcc:	4605      	mov	r5, r0
 800cdce:	460c      	mov	r4, r1
 800cdd0:	b976      	cbnz	r6, 800cdf0 <_Bfree+0x28>
 800cdd2:	2010      	movs	r0, #16
 800cdd4:	f7ff ff02 	bl	800cbdc <malloc>
 800cdd8:	4602      	mov	r2, r0
 800cdda:	61e8      	str	r0, [r5, #28]
 800cddc:	b920      	cbnz	r0, 800cde8 <_Bfree+0x20>
 800cdde:	4b09      	ldr	r3, [pc, #36]	@ (800ce04 <_Bfree+0x3c>)
 800cde0:	4809      	ldr	r0, [pc, #36]	@ (800ce08 <_Bfree+0x40>)
 800cde2:	218f      	movs	r1, #143	@ 0x8f
 800cde4:	f000 fd58 	bl	800d898 <__assert_func>
 800cde8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cdec:	6006      	str	r6, [r0, #0]
 800cdee:	60c6      	str	r6, [r0, #12]
 800cdf0:	b13c      	cbz	r4, 800ce02 <_Bfree+0x3a>
 800cdf2:	69eb      	ldr	r3, [r5, #28]
 800cdf4:	6862      	ldr	r2, [r4, #4]
 800cdf6:	68db      	ldr	r3, [r3, #12]
 800cdf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cdfc:	6021      	str	r1, [r4, #0]
 800cdfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce02:	bd70      	pop	{r4, r5, r6, pc}
 800ce04:	0800fcb9 	.word	0x0800fcb9
 800ce08:	0800fd39 	.word	0x0800fd39

0800ce0c <__multadd>:
 800ce0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce10:	690d      	ldr	r5, [r1, #16]
 800ce12:	4607      	mov	r7, r0
 800ce14:	460c      	mov	r4, r1
 800ce16:	461e      	mov	r6, r3
 800ce18:	f101 0c14 	add.w	ip, r1, #20
 800ce1c:	2000      	movs	r0, #0
 800ce1e:	f8dc 3000 	ldr.w	r3, [ip]
 800ce22:	b299      	uxth	r1, r3
 800ce24:	fb02 6101 	mla	r1, r2, r1, r6
 800ce28:	0c1e      	lsrs	r6, r3, #16
 800ce2a:	0c0b      	lsrs	r3, r1, #16
 800ce2c:	fb02 3306 	mla	r3, r2, r6, r3
 800ce30:	b289      	uxth	r1, r1
 800ce32:	3001      	adds	r0, #1
 800ce34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ce38:	4285      	cmp	r5, r0
 800ce3a:	f84c 1b04 	str.w	r1, [ip], #4
 800ce3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ce42:	dcec      	bgt.n	800ce1e <__multadd+0x12>
 800ce44:	b30e      	cbz	r6, 800ce8a <__multadd+0x7e>
 800ce46:	68a3      	ldr	r3, [r4, #8]
 800ce48:	42ab      	cmp	r3, r5
 800ce4a:	dc19      	bgt.n	800ce80 <__multadd+0x74>
 800ce4c:	6861      	ldr	r1, [r4, #4]
 800ce4e:	4638      	mov	r0, r7
 800ce50:	3101      	adds	r1, #1
 800ce52:	f7ff ff79 	bl	800cd48 <_Balloc>
 800ce56:	4680      	mov	r8, r0
 800ce58:	b928      	cbnz	r0, 800ce66 <__multadd+0x5a>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	4b0c      	ldr	r3, [pc, #48]	@ (800ce90 <__multadd+0x84>)
 800ce5e:	480d      	ldr	r0, [pc, #52]	@ (800ce94 <__multadd+0x88>)
 800ce60:	21ba      	movs	r1, #186	@ 0xba
 800ce62:	f000 fd19 	bl	800d898 <__assert_func>
 800ce66:	6922      	ldr	r2, [r4, #16]
 800ce68:	3202      	adds	r2, #2
 800ce6a:	f104 010c 	add.w	r1, r4, #12
 800ce6e:	0092      	lsls	r2, r2, #2
 800ce70:	300c      	adds	r0, #12
 800ce72:	f7ff f800 	bl	800be76 <memcpy>
 800ce76:	4621      	mov	r1, r4
 800ce78:	4638      	mov	r0, r7
 800ce7a:	f7ff ffa5 	bl	800cdc8 <_Bfree>
 800ce7e:	4644      	mov	r4, r8
 800ce80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce84:	3501      	adds	r5, #1
 800ce86:	615e      	str	r6, [r3, #20]
 800ce88:	6125      	str	r5, [r4, #16]
 800ce8a:	4620      	mov	r0, r4
 800ce8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce90:	0800fd28 	.word	0x0800fd28
 800ce94:	0800fd39 	.word	0x0800fd39

0800ce98 <__hi0bits>:
 800ce98:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ce9c:	4603      	mov	r3, r0
 800ce9e:	bf36      	itet	cc
 800cea0:	0403      	lslcc	r3, r0, #16
 800cea2:	2000      	movcs	r0, #0
 800cea4:	2010      	movcc	r0, #16
 800cea6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ceaa:	bf3c      	itt	cc
 800ceac:	021b      	lslcc	r3, r3, #8
 800ceae:	3008      	addcc	r0, #8
 800ceb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ceb4:	bf3c      	itt	cc
 800ceb6:	011b      	lslcc	r3, r3, #4
 800ceb8:	3004      	addcc	r0, #4
 800ceba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cebe:	bf3c      	itt	cc
 800cec0:	009b      	lslcc	r3, r3, #2
 800cec2:	3002      	addcc	r0, #2
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	db05      	blt.n	800ced4 <__hi0bits+0x3c>
 800cec8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cecc:	f100 0001 	add.w	r0, r0, #1
 800ced0:	bf08      	it	eq
 800ced2:	2020      	moveq	r0, #32
 800ced4:	4770      	bx	lr

0800ced6 <__lo0bits>:
 800ced6:	6803      	ldr	r3, [r0, #0]
 800ced8:	4602      	mov	r2, r0
 800ceda:	f013 0007 	ands.w	r0, r3, #7
 800cede:	d00b      	beq.n	800cef8 <__lo0bits+0x22>
 800cee0:	07d9      	lsls	r1, r3, #31
 800cee2:	d421      	bmi.n	800cf28 <__lo0bits+0x52>
 800cee4:	0798      	lsls	r0, r3, #30
 800cee6:	bf49      	itett	mi
 800cee8:	085b      	lsrmi	r3, r3, #1
 800ceea:	089b      	lsrpl	r3, r3, #2
 800ceec:	2001      	movmi	r0, #1
 800ceee:	6013      	strmi	r3, [r2, #0]
 800cef0:	bf5c      	itt	pl
 800cef2:	6013      	strpl	r3, [r2, #0]
 800cef4:	2002      	movpl	r0, #2
 800cef6:	4770      	bx	lr
 800cef8:	b299      	uxth	r1, r3
 800cefa:	b909      	cbnz	r1, 800cf00 <__lo0bits+0x2a>
 800cefc:	0c1b      	lsrs	r3, r3, #16
 800cefe:	2010      	movs	r0, #16
 800cf00:	b2d9      	uxtb	r1, r3
 800cf02:	b909      	cbnz	r1, 800cf08 <__lo0bits+0x32>
 800cf04:	3008      	adds	r0, #8
 800cf06:	0a1b      	lsrs	r3, r3, #8
 800cf08:	0719      	lsls	r1, r3, #28
 800cf0a:	bf04      	itt	eq
 800cf0c:	091b      	lsreq	r3, r3, #4
 800cf0e:	3004      	addeq	r0, #4
 800cf10:	0799      	lsls	r1, r3, #30
 800cf12:	bf04      	itt	eq
 800cf14:	089b      	lsreq	r3, r3, #2
 800cf16:	3002      	addeq	r0, #2
 800cf18:	07d9      	lsls	r1, r3, #31
 800cf1a:	d403      	bmi.n	800cf24 <__lo0bits+0x4e>
 800cf1c:	085b      	lsrs	r3, r3, #1
 800cf1e:	f100 0001 	add.w	r0, r0, #1
 800cf22:	d003      	beq.n	800cf2c <__lo0bits+0x56>
 800cf24:	6013      	str	r3, [r2, #0]
 800cf26:	4770      	bx	lr
 800cf28:	2000      	movs	r0, #0
 800cf2a:	4770      	bx	lr
 800cf2c:	2020      	movs	r0, #32
 800cf2e:	4770      	bx	lr

0800cf30 <__i2b>:
 800cf30:	b510      	push	{r4, lr}
 800cf32:	460c      	mov	r4, r1
 800cf34:	2101      	movs	r1, #1
 800cf36:	f7ff ff07 	bl	800cd48 <_Balloc>
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	b928      	cbnz	r0, 800cf4a <__i2b+0x1a>
 800cf3e:	4b05      	ldr	r3, [pc, #20]	@ (800cf54 <__i2b+0x24>)
 800cf40:	4805      	ldr	r0, [pc, #20]	@ (800cf58 <__i2b+0x28>)
 800cf42:	f240 1145 	movw	r1, #325	@ 0x145
 800cf46:	f000 fca7 	bl	800d898 <__assert_func>
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	6144      	str	r4, [r0, #20]
 800cf4e:	6103      	str	r3, [r0, #16]
 800cf50:	bd10      	pop	{r4, pc}
 800cf52:	bf00      	nop
 800cf54:	0800fd28 	.word	0x0800fd28
 800cf58:	0800fd39 	.word	0x0800fd39

0800cf5c <__multiply>:
 800cf5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf60:	4617      	mov	r7, r2
 800cf62:	690a      	ldr	r2, [r1, #16]
 800cf64:	693b      	ldr	r3, [r7, #16]
 800cf66:	429a      	cmp	r2, r3
 800cf68:	bfa8      	it	ge
 800cf6a:	463b      	movge	r3, r7
 800cf6c:	4689      	mov	r9, r1
 800cf6e:	bfa4      	itt	ge
 800cf70:	460f      	movge	r7, r1
 800cf72:	4699      	movge	r9, r3
 800cf74:	693d      	ldr	r5, [r7, #16]
 800cf76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	6879      	ldr	r1, [r7, #4]
 800cf7e:	eb05 060a 	add.w	r6, r5, sl
 800cf82:	42b3      	cmp	r3, r6
 800cf84:	b085      	sub	sp, #20
 800cf86:	bfb8      	it	lt
 800cf88:	3101      	addlt	r1, #1
 800cf8a:	f7ff fedd 	bl	800cd48 <_Balloc>
 800cf8e:	b930      	cbnz	r0, 800cf9e <__multiply+0x42>
 800cf90:	4602      	mov	r2, r0
 800cf92:	4b41      	ldr	r3, [pc, #260]	@ (800d098 <__multiply+0x13c>)
 800cf94:	4841      	ldr	r0, [pc, #260]	@ (800d09c <__multiply+0x140>)
 800cf96:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cf9a:	f000 fc7d 	bl	800d898 <__assert_func>
 800cf9e:	f100 0414 	add.w	r4, r0, #20
 800cfa2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cfa6:	4623      	mov	r3, r4
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	4573      	cmp	r3, lr
 800cfac:	d320      	bcc.n	800cff0 <__multiply+0x94>
 800cfae:	f107 0814 	add.w	r8, r7, #20
 800cfb2:	f109 0114 	add.w	r1, r9, #20
 800cfb6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cfba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cfbe:	9302      	str	r3, [sp, #8]
 800cfc0:	1beb      	subs	r3, r5, r7
 800cfc2:	3b15      	subs	r3, #21
 800cfc4:	f023 0303 	bic.w	r3, r3, #3
 800cfc8:	3304      	adds	r3, #4
 800cfca:	3715      	adds	r7, #21
 800cfcc:	42bd      	cmp	r5, r7
 800cfce:	bf38      	it	cc
 800cfd0:	2304      	movcc	r3, #4
 800cfd2:	9301      	str	r3, [sp, #4]
 800cfd4:	9b02      	ldr	r3, [sp, #8]
 800cfd6:	9103      	str	r1, [sp, #12]
 800cfd8:	428b      	cmp	r3, r1
 800cfda:	d80c      	bhi.n	800cff6 <__multiply+0x9a>
 800cfdc:	2e00      	cmp	r6, #0
 800cfde:	dd03      	ble.n	800cfe8 <__multiply+0x8c>
 800cfe0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d055      	beq.n	800d094 <__multiply+0x138>
 800cfe8:	6106      	str	r6, [r0, #16]
 800cfea:	b005      	add	sp, #20
 800cfec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cff0:	f843 2b04 	str.w	r2, [r3], #4
 800cff4:	e7d9      	b.n	800cfaa <__multiply+0x4e>
 800cff6:	f8b1 a000 	ldrh.w	sl, [r1]
 800cffa:	f1ba 0f00 	cmp.w	sl, #0
 800cffe:	d01f      	beq.n	800d040 <__multiply+0xe4>
 800d000:	46c4      	mov	ip, r8
 800d002:	46a1      	mov	r9, r4
 800d004:	2700      	movs	r7, #0
 800d006:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d00a:	f8d9 3000 	ldr.w	r3, [r9]
 800d00e:	fa1f fb82 	uxth.w	fp, r2
 800d012:	b29b      	uxth	r3, r3
 800d014:	fb0a 330b 	mla	r3, sl, fp, r3
 800d018:	443b      	add	r3, r7
 800d01a:	f8d9 7000 	ldr.w	r7, [r9]
 800d01e:	0c12      	lsrs	r2, r2, #16
 800d020:	0c3f      	lsrs	r7, r7, #16
 800d022:	fb0a 7202 	mla	r2, sl, r2, r7
 800d026:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d02a:	b29b      	uxth	r3, r3
 800d02c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d030:	4565      	cmp	r5, ip
 800d032:	f849 3b04 	str.w	r3, [r9], #4
 800d036:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d03a:	d8e4      	bhi.n	800d006 <__multiply+0xaa>
 800d03c:	9b01      	ldr	r3, [sp, #4]
 800d03e:	50e7      	str	r7, [r4, r3]
 800d040:	9b03      	ldr	r3, [sp, #12]
 800d042:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d046:	3104      	adds	r1, #4
 800d048:	f1b9 0f00 	cmp.w	r9, #0
 800d04c:	d020      	beq.n	800d090 <__multiply+0x134>
 800d04e:	6823      	ldr	r3, [r4, #0]
 800d050:	4647      	mov	r7, r8
 800d052:	46a4      	mov	ip, r4
 800d054:	f04f 0a00 	mov.w	sl, #0
 800d058:	f8b7 b000 	ldrh.w	fp, [r7]
 800d05c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d060:	fb09 220b 	mla	r2, r9, fp, r2
 800d064:	4452      	add	r2, sl
 800d066:	b29b      	uxth	r3, r3
 800d068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d06c:	f84c 3b04 	str.w	r3, [ip], #4
 800d070:	f857 3b04 	ldr.w	r3, [r7], #4
 800d074:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d078:	f8bc 3000 	ldrh.w	r3, [ip]
 800d07c:	fb09 330a 	mla	r3, r9, sl, r3
 800d080:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d084:	42bd      	cmp	r5, r7
 800d086:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d08a:	d8e5      	bhi.n	800d058 <__multiply+0xfc>
 800d08c:	9a01      	ldr	r2, [sp, #4]
 800d08e:	50a3      	str	r3, [r4, r2]
 800d090:	3404      	adds	r4, #4
 800d092:	e79f      	b.n	800cfd4 <__multiply+0x78>
 800d094:	3e01      	subs	r6, #1
 800d096:	e7a1      	b.n	800cfdc <__multiply+0x80>
 800d098:	0800fd28 	.word	0x0800fd28
 800d09c:	0800fd39 	.word	0x0800fd39

0800d0a0 <__pow5mult>:
 800d0a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0a4:	4615      	mov	r5, r2
 800d0a6:	f012 0203 	ands.w	r2, r2, #3
 800d0aa:	4607      	mov	r7, r0
 800d0ac:	460e      	mov	r6, r1
 800d0ae:	d007      	beq.n	800d0c0 <__pow5mult+0x20>
 800d0b0:	4c25      	ldr	r4, [pc, #148]	@ (800d148 <__pow5mult+0xa8>)
 800d0b2:	3a01      	subs	r2, #1
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d0ba:	f7ff fea7 	bl	800ce0c <__multadd>
 800d0be:	4606      	mov	r6, r0
 800d0c0:	10ad      	asrs	r5, r5, #2
 800d0c2:	d03d      	beq.n	800d140 <__pow5mult+0xa0>
 800d0c4:	69fc      	ldr	r4, [r7, #28]
 800d0c6:	b97c      	cbnz	r4, 800d0e8 <__pow5mult+0x48>
 800d0c8:	2010      	movs	r0, #16
 800d0ca:	f7ff fd87 	bl	800cbdc <malloc>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	61f8      	str	r0, [r7, #28]
 800d0d2:	b928      	cbnz	r0, 800d0e0 <__pow5mult+0x40>
 800d0d4:	4b1d      	ldr	r3, [pc, #116]	@ (800d14c <__pow5mult+0xac>)
 800d0d6:	481e      	ldr	r0, [pc, #120]	@ (800d150 <__pow5mult+0xb0>)
 800d0d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d0dc:	f000 fbdc 	bl	800d898 <__assert_func>
 800d0e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d0e4:	6004      	str	r4, [r0, #0]
 800d0e6:	60c4      	str	r4, [r0, #12]
 800d0e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d0ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d0f0:	b94c      	cbnz	r4, 800d106 <__pow5mult+0x66>
 800d0f2:	f240 2171 	movw	r1, #625	@ 0x271
 800d0f6:	4638      	mov	r0, r7
 800d0f8:	f7ff ff1a 	bl	800cf30 <__i2b>
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800d102:	4604      	mov	r4, r0
 800d104:	6003      	str	r3, [r0, #0]
 800d106:	f04f 0900 	mov.w	r9, #0
 800d10a:	07eb      	lsls	r3, r5, #31
 800d10c:	d50a      	bpl.n	800d124 <__pow5mult+0x84>
 800d10e:	4631      	mov	r1, r6
 800d110:	4622      	mov	r2, r4
 800d112:	4638      	mov	r0, r7
 800d114:	f7ff ff22 	bl	800cf5c <__multiply>
 800d118:	4631      	mov	r1, r6
 800d11a:	4680      	mov	r8, r0
 800d11c:	4638      	mov	r0, r7
 800d11e:	f7ff fe53 	bl	800cdc8 <_Bfree>
 800d122:	4646      	mov	r6, r8
 800d124:	106d      	asrs	r5, r5, #1
 800d126:	d00b      	beq.n	800d140 <__pow5mult+0xa0>
 800d128:	6820      	ldr	r0, [r4, #0]
 800d12a:	b938      	cbnz	r0, 800d13c <__pow5mult+0x9c>
 800d12c:	4622      	mov	r2, r4
 800d12e:	4621      	mov	r1, r4
 800d130:	4638      	mov	r0, r7
 800d132:	f7ff ff13 	bl	800cf5c <__multiply>
 800d136:	6020      	str	r0, [r4, #0]
 800d138:	f8c0 9000 	str.w	r9, [r0]
 800d13c:	4604      	mov	r4, r0
 800d13e:	e7e4      	b.n	800d10a <__pow5mult+0x6a>
 800d140:	4630      	mov	r0, r6
 800d142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d146:	bf00      	nop
 800d148:	0800fdec 	.word	0x0800fdec
 800d14c:	0800fcb9 	.word	0x0800fcb9
 800d150:	0800fd39 	.word	0x0800fd39

0800d154 <__lshift>:
 800d154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d158:	460c      	mov	r4, r1
 800d15a:	6849      	ldr	r1, [r1, #4]
 800d15c:	6923      	ldr	r3, [r4, #16]
 800d15e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d162:	68a3      	ldr	r3, [r4, #8]
 800d164:	4607      	mov	r7, r0
 800d166:	4691      	mov	r9, r2
 800d168:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d16c:	f108 0601 	add.w	r6, r8, #1
 800d170:	42b3      	cmp	r3, r6
 800d172:	db0b      	blt.n	800d18c <__lshift+0x38>
 800d174:	4638      	mov	r0, r7
 800d176:	f7ff fde7 	bl	800cd48 <_Balloc>
 800d17a:	4605      	mov	r5, r0
 800d17c:	b948      	cbnz	r0, 800d192 <__lshift+0x3e>
 800d17e:	4602      	mov	r2, r0
 800d180:	4b28      	ldr	r3, [pc, #160]	@ (800d224 <__lshift+0xd0>)
 800d182:	4829      	ldr	r0, [pc, #164]	@ (800d228 <__lshift+0xd4>)
 800d184:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d188:	f000 fb86 	bl	800d898 <__assert_func>
 800d18c:	3101      	adds	r1, #1
 800d18e:	005b      	lsls	r3, r3, #1
 800d190:	e7ee      	b.n	800d170 <__lshift+0x1c>
 800d192:	2300      	movs	r3, #0
 800d194:	f100 0114 	add.w	r1, r0, #20
 800d198:	f100 0210 	add.w	r2, r0, #16
 800d19c:	4618      	mov	r0, r3
 800d19e:	4553      	cmp	r3, sl
 800d1a0:	db33      	blt.n	800d20a <__lshift+0xb6>
 800d1a2:	6920      	ldr	r0, [r4, #16]
 800d1a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d1a8:	f104 0314 	add.w	r3, r4, #20
 800d1ac:	f019 091f 	ands.w	r9, r9, #31
 800d1b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d1b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d1b8:	d02b      	beq.n	800d212 <__lshift+0xbe>
 800d1ba:	f1c9 0e20 	rsb	lr, r9, #32
 800d1be:	468a      	mov	sl, r1
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	6818      	ldr	r0, [r3, #0]
 800d1c4:	fa00 f009 	lsl.w	r0, r0, r9
 800d1c8:	4310      	orrs	r0, r2
 800d1ca:	f84a 0b04 	str.w	r0, [sl], #4
 800d1ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1d2:	459c      	cmp	ip, r3
 800d1d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d1d8:	d8f3      	bhi.n	800d1c2 <__lshift+0x6e>
 800d1da:	ebac 0304 	sub.w	r3, ip, r4
 800d1de:	3b15      	subs	r3, #21
 800d1e0:	f023 0303 	bic.w	r3, r3, #3
 800d1e4:	3304      	adds	r3, #4
 800d1e6:	f104 0015 	add.w	r0, r4, #21
 800d1ea:	4560      	cmp	r0, ip
 800d1ec:	bf88      	it	hi
 800d1ee:	2304      	movhi	r3, #4
 800d1f0:	50ca      	str	r2, [r1, r3]
 800d1f2:	b10a      	cbz	r2, 800d1f8 <__lshift+0xa4>
 800d1f4:	f108 0602 	add.w	r6, r8, #2
 800d1f8:	3e01      	subs	r6, #1
 800d1fa:	4638      	mov	r0, r7
 800d1fc:	612e      	str	r6, [r5, #16]
 800d1fe:	4621      	mov	r1, r4
 800d200:	f7ff fde2 	bl	800cdc8 <_Bfree>
 800d204:	4628      	mov	r0, r5
 800d206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d20a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d20e:	3301      	adds	r3, #1
 800d210:	e7c5      	b.n	800d19e <__lshift+0x4a>
 800d212:	3904      	subs	r1, #4
 800d214:	f853 2b04 	ldr.w	r2, [r3], #4
 800d218:	f841 2f04 	str.w	r2, [r1, #4]!
 800d21c:	459c      	cmp	ip, r3
 800d21e:	d8f9      	bhi.n	800d214 <__lshift+0xc0>
 800d220:	e7ea      	b.n	800d1f8 <__lshift+0xa4>
 800d222:	bf00      	nop
 800d224:	0800fd28 	.word	0x0800fd28
 800d228:	0800fd39 	.word	0x0800fd39

0800d22c <__mcmp>:
 800d22c:	690a      	ldr	r2, [r1, #16]
 800d22e:	4603      	mov	r3, r0
 800d230:	6900      	ldr	r0, [r0, #16]
 800d232:	1a80      	subs	r0, r0, r2
 800d234:	b530      	push	{r4, r5, lr}
 800d236:	d10e      	bne.n	800d256 <__mcmp+0x2a>
 800d238:	3314      	adds	r3, #20
 800d23a:	3114      	adds	r1, #20
 800d23c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d240:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d244:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d248:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d24c:	4295      	cmp	r5, r2
 800d24e:	d003      	beq.n	800d258 <__mcmp+0x2c>
 800d250:	d205      	bcs.n	800d25e <__mcmp+0x32>
 800d252:	f04f 30ff 	mov.w	r0, #4294967295
 800d256:	bd30      	pop	{r4, r5, pc}
 800d258:	42a3      	cmp	r3, r4
 800d25a:	d3f3      	bcc.n	800d244 <__mcmp+0x18>
 800d25c:	e7fb      	b.n	800d256 <__mcmp+0x2a>
 800d25e:	2001      	movs	r0, #1
 800d260:	e7f9      	b.n	800d256 <__mcmp+0x2a>
	...

0800d264 <__mdiff>:
 800d264:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d268:	4689      	mov	r9, r1
 800d26a:	4606      	mov	r6, r0
 800d26c:	4611      	mov	r1, r2
 800d26e:	4648      	mov	r0, r9
 800d270:	4614      	mov	r4, r2
 800d272:	f7ff ffdb 	bl	800d22c <__mcmp>
 800d276:	1e05      	subs	r5, r0, #0
 800d278:	d112      	bne.n	800d2a0 <__mdiff+0x3c>
 800d27a:	4629      	mov	r1, r5
 800d27c:	4630      	mov	r0, r6
 800d27e:	f7ff fd63 	bl	800cd48 <_Balloc>
 800d282:	4602      	mov	r2, r0
 800d284:	b928      	cbnz	r0, 800d292 <__mdiff+0x2e>
 800d286:	4b3f      	ldr	r3, [pc, #252]	@ (800d384 <__mdiff+0x120>)
 800d288:	f240 2137 	movw	r1, #567	@ 0x237
 800d28c:	483e      	ldr	r0, [pc, #248]	@ (800d388 <__mdiff+0x124>)
 800d28e:	f000 fb03 	bl	800d898 <__assert_func>
 800d292:	2301      	movs	r3, #1
 800d294:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d298:	4610      	mov	r0, r2
 800d29a:	b003      	add	sp, #12
 800d29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2a0:	bfbc      	itt	lt
 800d2a2:	464b      	movlt	r3, r9
 800d2a4:	46a1      	movlt	r9, r4
 800d2a6:	4630      	mov	r0, r6
 800d2a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d2ac:	bfba      	itte	lt
 800d2ae:	461c      	movlt	r4, r3
 800d2b0:	2501      	movlt	r5, #1
 800d2b2:	2500      	movge	r5, #0
 800d2b4:	f7ff fd48 	bl	800cd48 <_Balloc>
 800d2b8:	4602      	mov	r2, r0
 800d2ba:	b918      	cbnz	r0, 800d2c4 <__mdiff+0x60>
 800d2bc:	4b31      	ldr	r3, [pc, #196]	@ (800d384 <__mdiff+0x120>)
 800d2be:	f240 2145 	movw	r1, #581	@ 0x245
 800d2c2:	e7e3      	b.n	800d28c <__mdiff+0x28>
 800d2c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d2c8:	6926      	ldr	r6, [r4, #16]
 800d2ca:	60c5      	str	r5, [r0, #12]
 800d2cc:	f109 0310 	add.w	r3, r9, #16
 800d2d0:	f109 0514 	add.w	r5, r9, #20
 800d2d4:	f104 0e14 	add.w	lr, r4, #20
 800d2d8:	f100 0b14 	add.w	fp, r0, #20
 800d2dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d2e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d2e4:	9301      	str	r3, [sp, #4]
 800d2e6:	46d9      	mov	r9, fp
 800d2e8:	f04f 0c00 	mov.w	ip, #0
 800d2ec:	9b01      	ldr	r3, [sp, #4]
 800d2ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d2f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d2f6:	9301      	str	r3, [sp, #4]
 800d2f8:	fa1f f38a 	uxth.w	r3, sl
 800d2fc:	4619      	mov	r1, r3
 800d2fe:	b283      	uxth	r3, r0
 800d300:	1acb      	subs	r3, r1, r3
 800d302:	0c00      	lsrs	r0, r0, #16
 800d304:	4463      	add	r3, ip
 800d306:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d30a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d30e:	b29b      	uxth	r3, r3
 800d310:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d314:	4576      	cmp	r6, lr
 800d316:	f849 3b04 	str.w	r3, [r9], #4
 800d31a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d31e:	d8e5      	bhi.n	800d2ec <__mdiff+0x88>
 800d320:	1b33      	subs	r3, r6, r4
 800d322:	3b15      	subs	r3, #21
 800d324:	f023 0303 	bic.w	r3, r3, #3
 800d328:	3415      	adds	r4, #21
 800d32a:	3304      	adds	r3, #4
 800d32c:	42a6      	cmp	r6, r4
 800d32e:	bf38      	it	cc
 800d330:	2304      	movcc	r3, #4
 800d332:	441d      	add	r5, r3
 800d334:	445b      	add	r3, fp
 800d336:	461e      	mov	r6, r3
 800d338:	462c      	mov	r4, r5
 800d33a:	4544      	cmp	r4, r8
 800d33c:	d30e      	bcc.n	800d35c <__mdiff+0xf8>
 800d33e:	f108 0103 	add.w	r1, r8, #3
 800d342:	1b49      	subs	r1, r1, r5
 800d344:	f021 0103 	bic.w	r1, r1, #3
 800d348:	3d03      	subs	r5, #3
 800d34a:	45a8      	cmp	r8, r5
 800d34c:	bf38      	it	cc
 800d34e:	2100      	movcc	r1, #0
 800d350:	440b      	add	r3, r1
 800d352:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d356:	b191      	cbz	r1, 800d37e <__mdiff+0x11a>
 800d358:	6117      	str	r7, [r2, #16]
 800d35a:	e79d      	b.n	800d298 <__mdiff+0x34>
 800d35c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d360:	46e6      	mov	lr, ip
 800d362:	0c08      	lsrs	r0, r1, #16
 800d364:	fa1c fc81 	uxtah	ip, ip, r1
 800d368:	4471      	add	r1, lr
 800d36a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d36e:	b289      	uxth	r1, r1
 800d370:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d374:	f846 1b04 	str.w	r1, [r6], #4
 800d378:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d37c:	e7dd      	b.n	800d33a <__mdiff+0xd6>
 800d37e:	3f01      	subs	r7, #1
 800d380:	e7e7      	b.n	800d352 <__mdiff+0xee>
 800d382:	bf00      	nop
 800d384:	0800fd28 	.word	0x0800fd28
 800d388:	0800fd39 	.word	0x0800fd39

0800d38c <__d2b>:
 800d38c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d390:	460f      	mov	r7, r1
 800d392:	2101      	movs	r1, #1
 800d394:	ec59 8b10 	vmov	r8, r9, d0
 800d398:	4616      	mov	r6, r2
 800d39a:	f7ff fcd5 	bl	800cd48 <_Balloc>
 800d39e:	4604      	mov	r4, r0
 800d3a0:	b930      	cbnz	r0, 800d3b0 <__d2b+0x24>
 800d3a2:	4602      	mov	r2, r0
 800d3a4:	4b23      	ldr	r3, [pc, #140]	@ (800d434 <__d2b+0xa8>)
 800d3a6:	4824      	ldr	r0, [pc, #144]	@ (800d438 <__d2b+0xac>)
 800d3a8:	f240 310f 	movw	r1, #783	@ 0x30f
 800d3ac:	f000 fa74 	bl	800d898 <__assert_func>
 800d3b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d3b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d3b8:	b10d      	cbz	r5, 800d3be <__d2b+0x32>
 800d3ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d3be:	9301      	str	r3, [sp, #4]
 800d3c0:	f1b8 0300 	subs.w	r3, r8, #0
 800d3c4:	d023      	beq.n	800d40e <__d2b+0x82>
 800d3c6:	4668      	mov	r0, sp
 800d3c8:	9300      	str	r3, [sp, #0]
 800d3ca:	f7ff fd84 	bl	800ced6 <__lo0bits>
 800d3ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d3d2:	b1d0      	cbz	r0, 800d40a <__d2b+0x7e>
 800d3d4:	f1c0 0320 	rsb	r3, r0, #32
 800d3d8:	fa02 f303 	lsl.w	r3, r2, r3
 800d3dc:	430b      	orrs	r3, r1
 800d3de:	40c2      	lsrs	r2, r0
 800d3e0:	6163      	str	r3, [r4, #20]
 800d3e2:	9201      	str	r2, [sp, #4]
 800d3e4:	9b01      	ldr	r3, [sp, #4]
 800d3e6:	61a3      	str	r3, [r4, #24]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	bf0c      	ite	eq
 800d3ec:	2201      	moveq	r2, #1
 800d3ee:	2202      	movne	r2, #2
 800d3f0:	6122      	str	r2, [r4, #16]
 800d3f2:	b1a5      	cbz	r5, 800d41e <__d2b+0x92>
 800d3f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d3f8:	4405      	add	r5, r0
 800d3fa:	603d      	str	r5, [r7, #0]
 800d3fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d400:	6030      	str	r0, [r6, #0]
 800d402:	4620      	mov	r0, r4
 800d404:	b003      	add	sp, #12
 800d406:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d40a:	6161      	str	r1, [r4, #20]
 800d40c:	e7ea      	b.n	800d3e4 <__d2b+0x58>
 800d40e:	a801      	add	r0, sp, #4
 800d410:	f7ff fd61 	bl	800ced6 <__lo0bits>
 800d414:	9b01      	ldr	r3, [sp, #4]
 800d416:	6163      	str	r3, [r4, #20]
 800d418:	3020      	adds	r0, #32
 800d41a:	2201      	movs	r2, #1
 800d41c:	e7e8      	b.n	800d3f0 <__d2b+0x64>
 800d41e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d422:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d426:	6038      	str	r0, [r7, #0]
 800d428:	6918      	ldr	r0, [r3, #16]
 800d42a:	f7ff fd35 	bl	800ce98 <__hi0bits>
 800d42e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d432:	e7e5      	b.n	800d400 <__d2b+0x74>
 800d434:	0800fd28 	.word	0x0800fd28
 800d438:	0800fd39 	.word	0x0800fd39

0800d43c <__ssputs_r>:
 800d43c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d440:	688e      	ldr	r6, [r1, #8]
 800d442:	461f      	mov	r7, r3
 800d444:	42be      	cmp	r6, r7
 800d446:	680b      	ldr	r3, [r1, #0]
 800d448:	4682      	mov	sl, r0
 800d44a:	460c      	mov	r4, r1
 800d44c:	4690      	mov	r8, r2
 800d44e:	d82d      	bhi.n	800d4ac <__ssputs_r+0x70>
 800d450:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d454:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d458:	d026      	beq.n	800d4a8 <__ssputs_r+0x6c>
 800d45a:	6965      	ldr	r5, [r4, #20]
 800d45c:	6909      	ldr	r1, [r1, #16]
 800d45e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d462:	eba3 0901 	sub.w	r9, r3, r1
 800d466:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d46a:	1c7b      	adds	r3, r7, #1
 800d46c:	444b      	add	r3, r9
 800d46e:	106d      	asrs	r5, r5, #1
 800d470:	429d      	cmp	r5, r3
 800d472:	bf38      	it	cc
 800d474:	461d      	movcc	r5, r3
 800d476:	0553      	lsls	r3, r2, #21
 800d478:	d527      	bpl.n	800d4ca <__ssputs_r+0x8e>
 800d47a:	4629      	mov	r1, r5
 800d47c:	f7ff fbd8 	bl	800cc30 <_malloc_r>
 800d480:	4606      	mov	r6, r0
 800d482:	b360      	cbz	r0, 800d4de <__ssputs_r+0xa2>
 800d484:	6921      	ldr	r1, [r4, #16]
 800d486:	464a      	mov	r2, r9
 800d488:	f7fe fcf5 	bl	800be76 <memcpy>
 800d48c:	89a3      	ldrh	r3, [r4, #12]
 800d48e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d496:	81a3      	strh	r3, [r4, #12]
 800d498:	6126      	str	r6, [r4, #16]
 800d49a:	6165      	str	r5, [r4, #20]
 800d49c:	444e      	add	r6, r9
 800d49e:	eba5 0509 	sub.w	r5, r5, r9
 800d4a2:	6026      	str	r6, [r4, #0]
 800d4a4:	60a5      	str	r5, [r4, #8]
 800d4a6:	463e      	mov	r6, r7
 800d4a8:	42be      	cmp	r6, r7
 800d4aa:	d900      	bls.n	800d4ae <__ssputs_r+0x72>
 800d4ac:	463e      	mov	r6, r7
 800d4ae:	6820      	ldr	r0, [r4, #0]
 800d4b0:	4632      	mov	r2, r6
 800d4b2:	4641      	mov	r1, r8
 800d4b4:	f000 f9c6 	bl	800d844 <memmove>
 800d4b8:	68a3      	ldr	r3, [r4, #8]
 800d4ba:	1b9b      	subs	r3, r3, r6
 800d4bc:	60a3      	str	r3, [r4, #8]
 800d4be:	6823      	ldr	r3, [r4, #0]
 800d4c0:	4433      	add	r3, r6
 800d4c2:	6023      	str	r3, [r4, #0]
 800d4c4:	2000      	movs	r0, #0
 800d4c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ca:	462a      	mov	r2, r5
 800d4cc:	f000 fa28 	bl	800d920 <_realloc_r>
 800d4d0:	4606      	mov	r6, r0
 800d4d2:	2800      	cmp	r0, #0
 800d4d4:	d1e0      	bne.n	800d498 <__ssputs_r+0x5c>
 800d4d6:	6921      	ldr	r1, [r4, #16]
 800d4d8:	4650      	mov	r0, sl
 800d4da:	f7ff fb35 	bl	800cb48 <_free_r>
 800d4de:	230c      	movs	r3, #12
 800d4e0:	f8ca 3000 	str.w	r3, [sl]
 800d4e4:	89a3      	ldrh	r3, [r4, #12]
 800d4e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4ea:	81a3      	strh	r3, [r4, #12]
 800d4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d4f0:	e7e9      	b.n	800d4c6 <__ssputs_r+0x8a>
	...

0800d4f4 <_svfiprintf_r>:
 800d4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f8:	4698      	mov	r8, r3
 800d4fa:	898b      	ldrh	r3, [r1, #12]
 800d4fc:	061b      	lsls	r3, r3, #24
 800d4fe:	b09d      	sub	sp, #116	@ 0x74
 800d500:	4607      	mov	r7, r0
 800d502:	460d      	mov	r5, r1
 800d504:	4614      	mov	r4, r2
 800d506:	d510      	bpl.n	800d52a <_svfiprintf_r+0x36>
 800d508:	690b      	ldr	r3, [r1, #16]
 800d50a:	b973      	cbnz	r3, 800d52a <_svfiprintf_r+0x36>
 800d50c:	2140      	movs	r1, #64	@ 0x40
 800d50e:	f7ff fb8f 	bl	800cc30 <_malloc_r>
 800d512:	6028      	str	r0, [r5, #0]
 800d514:	6128      	str	r0, [r5, #16]
 800d516:	b930      	cbnz	r0, 800d526 <_svfiprintf_r+0x32>
 800d518:	230c      	movs	r3, #12
 800d51a:	603b      	str	r3, [r7, #0]
 800d51c:	f04f 30ff 	mov.w	r0, #4294967295
 800d520:	b01d      	add	sp, #116	@ 0x74
 800d522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d526:	2340      	movs	r3, #64	@ 0x40
 800d528:	616b      	str	r3, [r5, #20]
 800d52a:	2300      	movs	r3, #0
 800d52c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d52e:	2320      	movs	r3, #32
 800d530:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d534:	f8cd 800c 	str.w	r8, [sp, #12]
 800d538:	2330      	movs	r3, #48	@ 0x30
 800d53a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d6d8 <_svfiprintf_r+0x1e4>
 800d53e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d542:	f04f 0901 	mov.w	r9, #1
 800d546:	4623      	mov	r3, r4
 800d548:	469a      	mov	sl, r3
 800d54a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d54e:	b10a      	cbz	r2, 800d554 <_svfiprintf_r+0x60>
 800d550:	2a25      	cmp	r2, #37	@ 0x25
 800d552:	d1f9      	bne.n	800d548 <_svfiprintf_r+0x54>
 800d554:	ebba 0b04 	subs.w	fp, sl, r4
 800d558:	d00b      	beq.n	800d572 <_svfiprintf_r+0x7e>
 800d55a:	465b      	mov	r3, fp
 800d55c:	4622      	mov	r2, r4
 800d55e:	4629      	mov	r1, r5
 800d560:	4638      	mov	r0, r7
 800d562:	f7ff ff6b 	bl	800d43c <__ssputs_r>
 800d566:	3001      	adds	r0, #1
 800d568:	f000 80a7 	beq.w	800d6ba <_svfiprintf_r+0x1c6>
 800d56c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d56e:	445a      	add	r2, fp
 800d570:	9209      	str	r2, [sp, #36]	@ 0x24
 800d572:	f89a 3000 	ldrb.w	r3, [sl]
 800d576:	2b00      	cmp	r3, #0
 800d578:	f000 809f 	beq.w	800d6ba <_svfiprintf_r+0x1c6>
 800d57c:	2300      	movs	r3, #0
 800d57e:	f04f 32ff 	mov.w	r2, #4294967295
 800d582:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d586:	f10a 0a01 	add.w	sl, sl, #1
 800d58a:	9304      	str	r3, [sp, #16]
 800d58c:	9307      	str	r3, [sp, #28]
 800d58e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d592:	931a      	str	r3, [sp, #104]	@ 0x68
 800d594:	4654      	mov	r4, sl
 800d596:	2205      	movs	r2, #5
 800d598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d59c:	484e      	ldr	r0, [pc, #312]	@ (800d6d8 <_svfiprintf_r+0x1e4>)
 800d59e:	f7f2 fe37 	bl	8000210 <memchr>
 800d5a2:	9a04      	ldr	r2, [sp, #16]
 800d5a4:	b9d8      	cbnz	r0, 800d5de <_svfiprintf_r+0xea>
 800d5a6:	06d0      	lsls	r0, r2, #27
 800d5a8:	bf44      	itt	mi
 800d5aa:	2320      	movmi	r3, #32
 800d5ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5b0:	0711      	lsls	r1, r2, #28
 800d5b2:	bf44      	itt	mi
 800d5b4:	232b      	movmi	r3, #43	@ 0x2b
 800d5b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5ba:	f89a 3000 	ldrb.w	r3, [sl]
 800d5be:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5c0:	d015      	beq.n	800d5ee <_svfiprintf_r+0xfa>
 800d5c2:	9a07      	ldr	r2, [sp, #28]
 800d5c4:	4654      	mov	r4, sl
 800d5c6:	2000      	movs	r0, #0
 800d5c8:	f04f 0c0a 	mov.w	ip, #10
 800d5cc:	4621      	mov	r1, r4
 800d5ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5d2:	3b30      	subs	r3, #48	@ 0x30
 800d5d4:	2b09      	cmp	r3, #9
 800d5d6:	d94b      	bls.n	800d670 <_svfiprintf_r+0x17c>
 800d5d8:	b1b0      	cbz	r0, 800d608 <_svfiprintf_r+0x114>
 800d5da:	9207      	str	r2, [sp, #28]
 800d5dc:	e014      	b.n	800d608 <_svfiprintf_r+0x114>
 800d5de:	eba0 0308 	sub.w	r3, r0, r8
 800d5e2:	fa09 f303 	lsl.w	r3, r9, r3
 800d5e6:	4313      	orrs	r3, r2
 800d5e8:	9304      	str	r3, [sp, #16]
 800d5ea:	46a2      	mov	sl, r4
 800d5ec:	e7d2      	b.n	800d594 <_svfiprintf_r+0xa0>
 800d5ee:	9b03      	ldr	r3, [sp, #12]
 800d5f0:	1d19      	adds	r1, r3, #4
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	9103      	str	r1, [sp, #12]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	bfbb      	ittet	lt
 800d5fa:	425b      	neglt	r3, r3
 800d5fc:	f042 0202 	orrlt.w	r2, r2, #2
 800d600:	9307      	strge	r3, [sp, #28]
 800d602:	9307      	strlt	r3, [sp, #28]
 800d604:	bfb8      	it	lt
 800d606:	9204      	strlt	r2, [sp, #16]
 800d608:	7823      	ldrb	r3, [r4, #0]
 800d60a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d60c:	d10a      	bne.n	800d624 <_svfiprintf_r+0x130>
 800d60e:	7863      	ldrb	r3, [r4, #1]
 800d610:	2b2a      	cmp	r3, #42	@ 0x2a
 800d612:	d132      	bne.n	800d67a <_svfiprintf_r+0x186>
 800d614:	9b03      	ldr	r3, [sp, #12]
 800d616:	1d1a      	adds	r2, r3, #4
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	9203      	str	r2, [sp, #12]
 800d61c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d620:	3402      	adds	r4, #2
 800d622:	9305      	str	r3, [sp, #20]
 800d624:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d6e8 <_svfiprintf_r+0x1f4>
 800d628:	7821      	ldrb	r1, [r4, #0]
 800d62a:	2203      	movs	r2, #3
 800d62c:	4650      	mov	r0, sl
 800d62e:	f7f2 fdef 	bl	8000210 <memchr>
 800d632:	b138      	cbz	r0, 800d644 <_svfiprintf_r+0x150>
 800d634:	9b04      	ldr	r3, [sp, #16]
 800d636:	eba0 000a 	sub.w	r0, r0, sl
 800d63a:	2240      	movs	r2, #64	@ 0x40
 800d63c:	4082      	lsls	r2, r0
 800d63e:	4313      	orrs	r3, r2
 800d640:	3401      	adds	r4, #1
 800d642:	9304      	str	r3, [sp, #16]
 800d644:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d648:	4824      	ldr	r0, [pc, #144]	@ (800d6dc <_svfiprintf_r+0x1e8>)
 800d64a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d64e:	2206      	movs	r2, #6
 800d650:	f7f2 fdde 	bl	8000210 <memchr>
 800d654:	2800      	cmp	r0, #0
 800d656:	d036      	beq.n	800d6c6 <_svfiprintf_r+0x1d2>
 800d658:	4b21      	ldr	r3, [pc, #132]	@ (800d6e0 <_svfiprintf_r+0x1ec>)
 800d65a:	bb1b      	cbnz	r3, 800d6a4 <_svfiprintf_r+0x1b0>
 800d65c:	9b03      	ldr	r3, [sp, #12]
 800d65e:	3307      	adds	r3, #7
 800d660:	f023 0307 	bic.w	r3, r3, #7
 800d664:	3308      	adds	r3, #8
 800d666:	9303      	str	r3, [sp, #12]
 800d668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d66a:	4433      	add	r3, r6
 800d66c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d66e:	e76a      	b.n	800d546 <_svfiprintf_r+0x52>
 800d670:	fb0c 3202 	mla	r2, ip, r2, r3
 800d674:	460c      	mov	r4, r1
 800d676:	2001      	movs	r0, #1
 800d678:	e7a8      	b.n	800d5cc <_svfiprintf_r+0xd8>
 800d67a:	2300      	movs	r3, #0
 800d67c:	3401      	adds	r4, #1
 800d67e:	9305      	str	r3, [sp, #20]
 800d680:	4619      	mov	r1, r3
 800d682:	f04f 0c0a 	mov.w	ip, #10
 800d686:	4620      	mov	r0, r4
 800d688:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d68c:	3a30      	subs	r2, #48	@ 0x30
 800d68e:	2a09      	cmp	r2, #9
 800d690:	d903      	bls.n	800d69a <_svfiprintf_r+0x1a6>
 800d692:	2b00      	cmp	r3, #0
 800d694:	d0c6      	beq.n	800d624 <_svfiprintf_r+0x130>
 800d696:	9105      	str	r1, [sp, #20]
 800d698:	e7c4      	b.n	800d624 <_svfiprintf_r+0x130>
 800d69a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d69e:	4604      	mov	r4, r0
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e7f0      	b.n	800d686 <_svfiprintf_r+0x192>
 800d6a4:	ab03      	add	r3, sp, #12
 800d6a6:	9300      	str	r3, [sp, #0]
 800d6a8:	462a      	mov	r2, r5
 800d6aa:	4b0e      	ldr	r3, [pc, #56]	@ (800d6e4 <_svfiprintf_r+0x1f0>)
 800d6ac:	a904      	add	r1, sp, #16
 800d6ae:	4638      	mov	r0, r7
 800d6b0:	f7fd fe3c 	bl	800b32c <_printf_float>
 800d6b4:	1c42      	adds	r2, r0, #1
 800d6b6:	4606      	mov	r6, r0
 800d6b8:	d1d6      	bne.n	800d668 <_svfiprintf_r+0x174>
 800d6ba:	89ab      	ldrh	r3, [r5, #12]
 800d6bc:	065b      	lsls	r3, r3, #25
 800d6be:	f53f af2d 	bmi.w	800d51c <_svfiprintf_r+0x28>
 800d6c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6c4:	e72c      	b.n	800d520 <_svfiprintf_r+0x2c>
 800d6c6:	ab03      	add	r3, sp, #12
 800d6c8:	9300      	str	r3, [sp, #0]
 800d6ca:	462a      	mov	r2, r5
 800d6cc:	4b05      	ldr	r3, [pc, #20]	@ (800d6e4 <_svfiprintf_r+0x1f0>)
 800d6ce:	a904      	add	r1, sp, #16
 800d6d0:	4638      	mov	r0, r7
 800d6d2:	f7fe f8c3 	bl	800b85c <_printf_i>
 800d6d6:	e7ed      	b.n	800d6b4 <_svfiprintf_r+0x1c0>
 800d6d8:	0800fd92 	.word	0x0800fd92
 800d6dc:	0800fd9c 	.word	0x0800fd9c
 800d6e0:	0800b32d 	.word	0x0800b32d
 800d6e4:	0800d43d 	.word	0x0800d43d
 800d6e8:	0800fd98 	.word	0x0800fd98

0800d6ec <__sflush_r>:
 800d6ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d6f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6f4:	0716      	lsls	r6, r2, #28
 800d6f6:	4605      	mov	r5, r0
 800d6f8:	460c      	mov	r4, r1
 800d6fa:	d454      	bmi.n	800d7a6 <__sflush_r+0xba>
 800d6fc:	684b      	ldr	r3, [r1, #4]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	dc02      	bgt.n	800d708 <__sflush_r+0x1c>
 800d702:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d704:	2b00      	cmp	r3, #0
 800d706:	dd48      	ble.n	800d79a <__sflush_r+0xae>
 800d708:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d70a:	2e00      	cmp	r6, #0
 800d70c:	d045      	beq.n	800d79a <__sflush_r+0xae>
 800d70e:	2300      	movs	r3, #0
 800d710:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d714:	682f      	ldr	r7, [r5, #0]
 800d716:	6a21      	ldr	r1, [r4, #32]
 800d718:	602b      	str	r3, [r5, #0]
 800d71a:	d030      	beq.n	800d77e <__sflush_r+0x92>
 800d71c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d71e:	89a3      	ldrh	r3, [r4, #12]
 800d720:	0759      	lsls	r1, r3, #29
 800d722:	d505      	bpl.n	800d730 <__sflush_r+0x44>
 800d724:	6863      	ldr	r3, [r4, #4]
 800d726:	1ad2      	subs	r2, r2, r3
 800d728:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d72a:	b10b      	cbz	r3, 800d730 <__sflush_r+0x44>
 800d72c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d72e:	1ad2      	subs	r2, r2, r3
 800d730:	2300      	movs	r3, #0
 800d732:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d734:	6a21      	ldr	r1, [r4, #32]
 800d736:	4628      	mov	r0, r5
 800d738:	47b0      	blx	r6
 800d73a:	1c43      	adds	r3, r0, #1
 800d73c:	89a3      	ldrh	r3, [r4, #12]
 800d73e:	d106      	bne.n	800d74e <__sflush_r+0x62>
 800d740:	6829      	ldr	r1, [r5, #0]
 800d742:	291d      	cmp	r1, #29
 800d744:	d82b      	bhi.n	800d79e <__sflush_r+0xb2>
 800d746:	4a2a      	ldr	r2, [pc, #168]	@ (800d7f0 <__sflush_r+0x104>)
 800d748:	40ca      	lsrs	r2, r1
 800d74a:	07d6      	lsls	r6, r2, #31
 800d74c:	d527      	bpl.n	800d79e <__sflush_r+0xb2>
 800d74e:	2200      	movs	r2, #0
 800d750:	6062      	str	r2, [r4, #4]
 800d752:	04d9      	lsls	r1, r3, #19
 800d754:	6922      	ldr	r2, [r4, #16]
 800d756:	6022      	str	r2, [r4, #0]
 800d758:	d504      	bpl.n	800d764 <__sflush_r+0x78>
 800d75a:	1c42      	adds	r2, r0, #1
 800d75c:	d101      	bne.n	800d762 <__sflush_r+0x76>
 800d75e:	682b      	ldr	r3, [r5, #0]
 800d760:	b903      	cbnz	r3, 800d764 <__sflush_r+0x78>
 800d762:	6560      	str	r0, [r4, #84]	@ 0x54
 800d764:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d766:	602f      	str	r7, [r5, #0]
 800d768:	b1b9      	cbz	r1, 800d79a <__sflush_r+0xae>
 800d76a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d76e:	4299      	cmp	r1, r3
 800d770:	d002      	beq.n	800d778 <__sflush_r+0x8c>
 800d772:	4628      	mov	r0, r5
 800d774:	f7ff f9e8 	bl	800cb48 <_free_r>
 800d778:	2300      	movs	r3, #0
 800d77a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d77c:	e00d      	b.n	800d79a <__sflush_r+0xae>
 800d77e:	2301      	movs	r3, #1
 800d780:	4628      	mov	r0, r5
 800d782:	47b0      	blx	r6
 800d784:	4602      	mov	r2, r0
 800d786:	1c50      	adds	r0, r2, #1
 800d788:	d1c9      	bne.n	800d71e <__sflush_r+0x32>
 800d78a:	682b      	ldr	r3, [r5, #0]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d0c6      	beq.n	800d71e <__sflush_r+0x32>
 800d790:	2b1d      	cmp	r3, #29
 800d792:	d001      	beq.n	800d798 <__sflush_r+0xac>
 800d794:	2b16      	cmp	r3, #22
 800d796:	d11e      	bne.n	800d7d6 <__sflush_r+0xea>
 800d798:	602f      	str	r7, [r5, #0]
 800d79a:	2000      	movs	r0, #0
 800d79c:	e022      	b.n	800d7e4 <__sflush_r+0xf8>
 800d79e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7a2:	b21b      	sxth	r3, r3
 800d7a4:	e01b      	b.n	800d7de <__sflush_r+0xf2>
 800d7a6:	690f      	ldr	r7, [r1, #16]
 800d7a8:	2f00      	cmp	r7, #0
 800d7aa:	d0f6      	beq.n	800d79a <__sflush_r+0xae>
 800d7ac:	0793      	lsls	r3, r2, #30
 800d7ae:	680e      	ldr	r6, [r1, #0]
 800d7b0:	bf08      	it	eq
 800d7b2:	694b      	ldreq	r3, [r1, #20]
 800d7b4:	600f      	str	r7, [r1, #0]
 800d7b6:	bf18      	it	ne
 800d7b8:	2300      	movne	r3, #0
 800d7ba:	eba6 0807 	sub.w	r8, r6, r7
 800d7be:	608b      	str	r3, [r1, #8]
 800d7c0:	f1b8 0f00 	cmp.w	r8, #0
 800d7c4:	dde9      	ble.n	800d79a <__sflush_r+0xae>
 800d7c6:	6a21      	ldr	r1, [r4, #32]
 800d7c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d7ca:	4643      	mov	r3, r8
 800d7cc:	463a      	mov	r2, r7
 800d7ce:	4628      	mov	r0, r5
 800d7d0:	47b0      	blx	r6
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	dc08      	bgt.n	800d7e8 <__sflush_r+0xfc>
 800d7d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7de:	81a3      	strh	r3, [r4, #12]
 800d7e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7e8:	4407      	add	r7, r0
 800d7ea:	eba8 0800 	sub.w	r8, r8, r0
 800d7ee:	e7e7      	b.n	800d7c0 <__sflush_r+0xd4>
 800d7f0:	20400001 	.word	0x20400001

0800d7f4 <_fflush_r>:
 800d7f4:	b538      	push	{r3, r4, r5, lr}
 800d7f6:	690b      	ldr	r3, [r1, #16]
 800d7f8:	4605      	mov	r5, r0
 800d7fa:	460c      	mov	r4, r1
 800d7fc:	b913      	cbnz	r3, 800d804 <_fflush_r+0x10>
 800d7fe:	2500      	movs	r5, #0
 800d800:	4628      	mov	r0, r5
 800d802:	bd38      	pop	{r3, r4, r5, pc}
 800d804:	b118      	cbz	r0, 800d80e <_fflush_r+0x1a>
 800d806:	6a03      	ldr	r3, [r0, #32]
 800d808:	b90b      	cbnz	r3, 800d80e <_fflush_r+0x1a>
 800d80a:	f7fe f9d1 	bl	800bbb0 <__sinit>
 800d80e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d0f3      	beq.n	800d7fe <_fflush_r+0xa>
 800d816:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d818:	07d0      	lsls	r0, r2, #31
 800d81a:	d404      	bmi.n	800d826 <_fflush_r+0x32>
 800d81c:	0599      	lsls	r1, r3, #22
 800d81e:	d402      	bmi.n	800d826 <_fflush_r+0x32>
 800d820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d822:	f7fe fb26 	bl	800be72 <__retarget_lock_acquire_recursive>
 800d826:	4628      	mov	r0, r5
 800d828:	4621      	mov	r1, r4
 800d82a:	f7ff ff5f 	bl	800d6ec <__sflush_r>
 800d82e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d830:	07da      	lsls	r2, r3, #31
 800d832:	4605      	mov	r5, r0
 800d834:	d4e4      	bmi.n	800d800 <_fflush_r+0xc>
 800d836:	89a3      	ldrh	r3, [r4, #12]
 800d838:	059b      	lsls	r3, r3, #22
 800d83a:	d4e1      	bmi.n	800d800 <_fflush_r+0xc>
 800d83c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d83e:	f7fe fb19 	bl	800be74 <__retarget_lock_release_recursive>
 800d842:	e7dd      	b.n	800d800 <_fflush_r+0xc>

0800d844 <memmove>:
 800d844:	4288      	cmp	r0, r1
 800d846:	b510      	push	{r4, lr}
 800d848:	eb01 0402 	add.w	r4, r1, r2
 800d84c:	d902      	bls.n	800d854 <memmove+0x10>
 800d84e:	4284      	cmp	r4, r0
 800d850:	4623      	mov	r3, r4
 800d852:	d807      	bhi.n	800d864 <memmove+0x20>
 800d854:	1e43      	subs	r3, r0, #1
 800d856:	42a1      	cmp	r1, r4
 800d858:	d008      	beq.n	800d86c <memmove+0x28>
 800d85a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d85e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d862:	e7f8      	b.n	800d856 <memmove+0x12>
 800d864:	4402      	add	r2, r0
 800d866:	4601      	mov	r1, r0
 800d868:	428a      	cmp	r2, r1
 800d86a:	d100      	bne.n	800d86e <memmove+0x2a>
 800d86c:	bd10      	pop	{r4, pc}
 800d86e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d872:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d876:	e7f7      	b.n	800d868 <memmove+0x24>

0800d878 <_sbrk_r>:
 800d878:	b538      	push	{r3, r4, r5, lr}
 800d87a:	4d06      	ldr	r5, [pc, #24]	@ (800d894 <_sbrk_r+0x1c>)
 800d87c:	2300      	movs	r3, #0
 800d87e:	4604      	mov	r4, r0
 800d880:	4608      	mov	r0, r1
 800d882:	602b      	str	r3, [r5, #0]
 800d884:	f7f6 fa7e 	bl	8003d84 <_sbrk>
 800d888:	1c43      	adds	r3, r0, #1
 800d88a:	d102      	bne.n	800d892 <_sbrk_r+0x1a>
 800d88c:	682b      	ldr	r3, [r5, #0]
 800d88e:	b103      	cbz	r3, 800d892 <_sbrk_r+0x1a>
 800d890:	6023      	str	r3, [r4, #0]
 800d892:	bd38      	pop	{r3, r4, r5, pc}
 800d894:	20000f40 	.word	0x20000f40

0800d898 <__assert_func>:
 800d898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d89a:	4614      	mov	r4, r2
 800d89c:	461a      	mov	r2, r3
 800d89e:	4b09      	ldr	r3, [pc, #36]	@ (800d8c4 <__assert_func+0x2c>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4605      	mov	r5, r0
 800d8a4:	68d8      	ldr	r0, [r3, #12]
 800d8a6:	b14c      	cbz	r4, 800d8bc <__assert_func+0x24>
 800d8a8:	4b07      	ldr	r3, [pc, #28]	@ (800d8c8 <__assert_func+0x30>)
 800d8aa:	9100      	str	r1, [sp, #0]
 800d8ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d8b0:	4906      	ldr	r1, [pc, #24]	@ (800d8cc <__assert_func+0x34>)
 800d8b2:	462b      	mov	r3, r5
 800d8b4:	f000 f870 	bl	800d998 <fiprintf>
 800d8b8:	f000 f880 	bl	800d9bc <abort>
 800d8bc:	4b04      	ldr	r3, [pc, #16]	@ (800d8d0 <__assert_func+0x38>)
 800d8be:	461c      	mov	r4, r3
 800d8c0:	e7f3      	b.n	800d8aa <__assert_func+0x12>
 800d8c2:	bf00      	nop
 800d8c4:	200000a0 	.word	0x200000a0
 800d8c8:	0800fdad 	.word	0x0800fdad
 800d8cc:	0800fdba 	.word	0x0800fdba
 800d8d0:	0800fde8 	.word	0x0800fde8

0800d8d4 <_calloc_r>:
 800d8d4:	b570      	push	{r4, r5, r6, lr}
 800d8d6:	fba1 5402 	umull	r5, r4, r1, r2
 800d8da:	b934      	cbnz	r4, 800d8ea <_calloc_r+0x16>
 800d8dc:	4629      	mov	r1, r5
 800d8de:	f7ff f9a7 	bl	800cc30 <_malloc_r>
 800d8e2:	4606      	mov	r6, r0
 800d8e4:	b928      	cbnz	r0, 800d8f2 <_calloc_r+0x1e>
 800d8e6:	4630      	mov	r0, r6
 800d8e8:	bd70      	pop	{r4, r5, r6, pc}
 800d8ea:	220c      	movs	r2, #12
 800d8ec:	6002      	str	r2, [r0, #0]
 800d8ee:	2600      	movs	r6, #0
 800d8f0:	e7f9      	b.n	800d8e6 <_calloc_r+0x12>
 800d8f2:	462a      	mov	r2, r5
 800d8f4:	4621      	mov	r1, r4
 800d8f6:	f7fe fa2c 	bl	800bd52 <memset>
 800d8fa:	e7f4      	b.n	800d8e6 <_calloc_r+0x12>

0800d8fc <__ascii_mbtowc>:
 800d8fc:	b082      	sub	sp, #8
 800d8fe:	b901      	cbnz	r1, 800d902 <__ascii_mbtowc+0x6>
 800d900:	a901      	add	r1, sp, #4
 800d902:	b142      	cbz	r2, 800d916 <__ascii_mbtowc+0x1a>
 800d904:	b14b      	cbz	r3, 800d91a <__ascii_mbtowc+0x1e>
 800d906:	7813      	ldrb	r3, [r2, #0]
 800d908:	600b      	str	r3, [r1, #0]
 800d90a:	7812      	ldrb	r2, [r2, #0]
 800d90c:	1e10      	subs	r0, r2, #0
 800d90e:	bf18      	it	ne
 800d910:	2001      	movne	r0, #1
 800d912:	b002      	add	sp, #8
 800d914:	4770      	bx	lr
 800d916:	4610      	mov	r0, r2
 800d918:	e7fb      	b.n	800d912 <__ascii_mbtowc+0x16>
 800d91a:	f06f 0001 	mvn.w	r0, #1
 800d91e:	e7f8      	b.n	800d912 <__ascii_mbtowc+0x16>

0800d920 <_realloc_r>:
 800d920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d924:	4607      	mov	r7, r0
 800d926:	4614      	mov	r4, r2
 800d928:	460d      	mov	r5, r1
 800d92a:	b921      	cbnz	r1, 800d936 <_realloc_r+0x16>
 800d92c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d930:	4611      	mov	r1, r2
 800d932:	f7ff b97d 	b.w	800cc30 <_malloc_r>
 800d936:	b92a      	cbnz	r2, 800d944 <_realloc_r+0x24>
 800d938:	f7ff f906 	bl	800cb48 <_free_r>
 800d93c:	4625      	mov	r5, r4
 800d93e:	4628      	mov	r0, r5
 800d940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d944:	f000 f841 	bl	800d9ca <_malloc_usable_size_r>
 800d948:	4284      	cmp	r4, r0
 800d94a:	4606      	mov	r6, r0
 800d94c:	d802      	bhi.n	800d954 <_realloc_r+0x34>
 800d94e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d952:	d8f4      	bhi.n	800d93e <_realloc_r+0x1e>
 800d954:	4621      	mov	r1, r4
 800d956:	4638      	mov	r0, r7
 800d958:	f7ff f96a 	bl	800cc30 <_malloc_r>
 800d95c:	4680      	mov	r8, r0
 800d95e:	b908      	cbnz	r0, 800d964 <_realloc_r+0x44>
 800d960:	4645      	mov	r5, r8
 800d962:	e7ec      	b.n	800d93e <_realloc_r+0x1e>
 800d964:	42b4      	cmp	r4, r6
 800d966:	4622      	mov	r2, r4
 800d968:	4629      	mov	r1, r5
 800d96a:	bf28      	it	cs
 800d96c:	4632      	movcs	r2, r6
 800d96e:	f7fe fa82 	bl	800be76 <memcpy>
 800d972:	4629      	mov	r1, r5
 800d974:	4638      	mov	r0, r7
 800d976:	f7ff f8e7 	bl	800cb48 <_free_r>
 800d97a:	e7f1      	b.n	800d960 <_realloc_r+0x40>

0800d97c <__ascii_wctomb>:
 800d97c:	4603      	mov	r3, r0
 800d97e:	4608      	mov	r0, r1
 800d980:	b141      	cbz	r1, 800d994 <__ascii_wctomb+0x18>
 800d982:	2aff      	cmp	r2, #255	@ 0xff
 800d984:	d904      	bls.n	800d990 <__ascii_wctomb+0x14>
 800d986:	228a      	movs	r2, #138	@ 0x8a
 800d988:	601a      	str	r2, [r3, #0]
 800d98a:	f04f 30ff 	mov.w	r0, #4294967295
 800d98e:	4770      	bx	lr
 800d990:	700a      	strb	r2, [r1, #0]
 800d992:	2001      	movs	r0, #1
 800d994:	4770      	bx	lr
	...

0800d998 <fiprintf>:
 800d998:	b40e      	push	{r1, r2, r3}
 800d99a:	b503      	push	{r0, r1, lr}
 800d99c:	4601      	mov	r1, r0
 800d99e:	ab03      	add	r3, sp, #12
 800d9a0:	4805      	ldr	r0, [pc, #20]	@ (800d9b8 <fiprintf+0x20>)
 800d9a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9a6:	6800      	ldr	r0, [r0, #0]
 800d9a8:	9301      	str	r3, [sp, #4]
 800d9aa:	f000 f83f 	bl	800da2c <_vfiprintf_r>
 800d9ae:	b002      	add	sp, #8
 800d9b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9b4:	b003      	add	sp, #12
 800d9b6:	4770      	bx	lr
 800d9b8:	200000a0 	.word	0x200000a0

0800d9bc <abort>:
 800d9bc:	b508      	push	{r3, lr}
 800d9be:	2006      	movs	r0, #6
 800d9c0:	f000 fa08 	bl	800ddd4 <raise>
 800d9c4:	2001      	movs	r0, #1
 800d9c6:	f7f6 f965 	bl	8003c94 <_exit>

0800d9ca <_malloc_usable_size_r>:
 800d9ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9ce:	1f18      	subs	r0, r3, #4
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	bfbc      	itt	lt
 800d9d4:	580b      	ldrlt	r3, [r1, r0]
 800d9d6:	18c0      	addlt	r0, r0, r3
 800d9d8:	4770      	bx	lr

0800d9da <__sfputc_r>:
 800d9da:	6893      	ldr	r3, [r2, #8]
 800d9dc:	3b01      	subs	r3, #1
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	b410      	push	{r4}
 800d9e2:	6093      	str	r3, [r2, #8]
 800d9e4:	da08      	bge.n	800d9f8 <__sfputc_r+0x1e>
 800d9e6:	6994      	ldr	r4, [r2, #24]
 800d9e8:	42a3      	cmp	r3, r4
 800d9ea:	db01      	blt.n	800d9f0 <__sfputc_r+0x16>
 800d9ec:	290a      	cmp	r1, #10
 800d9ee:	d103      	bne.n	800d9f8 <__sfputc_r+0x1e>
 800d9f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9f4:	f000 b932 	b.w	800dc5c <__swbuf_r>
 800d9f8:	6813      	ldr	r3, [r2, #0]
 800d9fa:	1c58      	adds	r0, r3, #1
 800d9fc:	6010      	str	r0, [r2, #0]
 800d9fe:	7019      	strb	r1, [r3, #0]
 800da00:	4608      	mov	r0, r1
 800da02:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da06:	4770      	bx	lr

0800da08 <__sfputs_r>:
 800da08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da0a:	4606      	mov	r6, r0
 800da0c:	460f      	mov	r7, r1
 800da0e:	4614      	mov	r4, r2
 800da10:	18d5      	adds	r5, r2, r3
 800da12:	42ac      	cmp	r4, r5
 800da14:	d101      	bne.n	800da1a <__sfputs_r+0x12>
 800da16:	2000      	movs	r0, #0
 800da18:	e007      	b.n	800da2a <__sfputs_r+0x22>
 800da1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da1e:	463a      	mov	r2, r7
 800da20:	4630      	mov	r0, r6
 800da22:	f7ff ffda 	bl	800d9da <__sfputc_r>
 800da26:	1c43      	adds	r3, r0, #1
 800da28:	d1f3      	bne.n	800da12 <__sfputs_r+0xa>
 800da2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800da2c <_vfiprintf_r>:
 800da2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da30:	460d      	mov	r5, r1
 800da32:	b09d      	sub	sp, #116	@ 0x74
 800da34:	4614      	mov	r4, r2
 800da36:	4698      	mov	r8, r3
 800da38:	4606      	mov	r6, r0
 800da3a:	b118      	cbz	r0, 800da44 <_vfiprintf_r+0x18>
 800da3c:	6a03      	ldr	r3, [r0, #32]
 800da3e:	b90b      	cbnz	r3, 800da44 <_vfiprintf_r+0x18>
 800da40:	f7fe f8b6 	bl	800bbb0 <__sinit>
 800da44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da46:	07d9      	lsls	r1, r3, #31
 800da48:	d405      	bmi.n	800da56 <_vfiprintf_r+0x2a>
 800da4a:	89ab      	ldrh	r3, [r5, #12]
 800da4c:	059a      	lsls	r2, r3, #22
 800da4e:	d402      	bmi.n	800da56 <_vfiprintf_r+0x2a>
 800da50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da52:	f7fe fa0e 	bl	800be72 <__retarget_lock_acquire_recursive>
 800da56:	89ab      	ldrh	r3, [r5, #12]
 800da58:	071b      	lsls	r3, r3, #28
 800da5a:	d501      	bpl.n	800da60 <_vfiprintf_r+0x34>
 800da5c:	692b      	ldr	r3, [r5, #16]
 800da5e:	b99b      	cbnz	r3, 800da88 <_vfiprintf_r+0x5c>
 800da60:	4629      	mov	r1, r5
 800da62:	4630      	mov	r0, r6
 800da64:	f000 f938 	bl	800dcd8 <__swsetup_r>
 800da68:	b170      	cbz	r0, 800da88 <_vfiprintf_r+0x5c>
 800da6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da6c:	07dc      	lsls	r4, r3, #31
 800da6e:	d504      	bpl.n	800da7a <_vfiprintf_r+0x4e>
 800da70:	f04f 30ff 	mov.w	r0, #4294967295
 800da74:	b01d      	add	sp, #116	@ 0x74
 800da76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da7a:	89ab      	ldrh	r3, [r5, #12]
 800da7c:	0598      	lsls	r0, r3, #22
 800da7e:	d4f7      	bmi.n	800da70 <_vfiprintf_r+0x44>
 800da80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da82:	f7fe f9f7 	bl	800be74 <__retarget_lock_release_recursive>
 800da86:	e7f3      	b.n	800da70 <_vfiprintf_r+0x44>
 800da88:	2300      	movs	r3, #0
 800da8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800da8c:	2320      	movs	r3, #32
 800da8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800da92:	f8cd 800c 	str.w	r8, [sp, #12]
 800da96:	2330      	movs	r3, #48	@ 0x30
 800da98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800dc48 <_vfiprintf_r+0x21c>
 800da9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800daa0:	f04f 0901 	mov.w	r9, #1
 800daa4:	4623      	mov	r3, r4
 800daa6:	469a      	mov	sl, r3
 800daa8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800daac:	b10a      	cbz	r2, 800dab2 <_vfiprintf_r+0x86>
 800daae:	2a25      	cmp	r2, #37	@ 0x25
 800dab0:	d1f9      	bne.n	800daa6 <_vfiprintf_r+0x7a>
 800dab2:	ebba 0b04 	subs.w	fp, sl, r4
 800dab6:	d00b      	beq.n	800dad0 <_vfiprintf_r+0xa4>
 800dab8:	465b      	mov	r3, fp
 800daba:	4622      	mov	r2, r4
 800dabc:	4629      	mov	r1, r5
 800dabe:	4630      	mov	r0, r6
 800dac0:	f7ff ffa2 	bl	800da08 <__sfputs_r>
 800dac4:	3001      	adds	r0, #1
 800dac6:	f000 80a7 	beq.w	800dc18 <_vfiprintf_r+0x1ec>
 800daca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dacc:	445a      	add	r2, fp
 800dace:	9209      	str	r2, [sp, #36]	@ 0x24
 800dad0:	f89a 3000 	ldrb.w	r3, [sl]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	f000 809f 	beq.w	800dc18 <_vfiprintf_r+0x1ec>
 800dada:	2300      	movs	r3, #0
 800dadc:	f04f 32ff 	mov.w	r2, #4294967295
 800dae0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dae4:	f10a 0a01 	add.w	sl, sl, #1
 800dae8:	9304      	str	r3, [sp, #16]
 800daea:	9307      	str	r3, [sp, #28]
 800daec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800daf0:	931a      	str	r3, [sp, #104]	@ 0x68
 800daf2:	4654      	mov	r4, sl
 800daf4:	2205      	movs	r2, #5
 800daf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dafa:	4853      	ldr	r0, [pc, #332]	@ (800dc48 <_vfiprintf_r+0x21c>)
 800dafc:	f7f2 fb88 	bl	8000210 <memchr>
 800db00:	9a04      	ldr	r2, [sp, #16]
 800db02:	b9d8      	cbnz	r0, 800db3c <_vfiprintf_r+0x110>
 800db04:	06d1      	lsls	r1, r2, #27
 800db06:	bf44      	itt	mi
 800db08:	2320      	movmi	r3, #32
 800db0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db0e:	0713      	lsls	r3, r2, #28
 800db10:	bf44      	itt	mi
 800db12:	232b      	movmi	r3, #43	@ 0x2b
 800db14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800db18:	f89a 3000 	ldrb.w	r3, [sl]
 800db1c:	2b2a      	cmp	r3, #42	@ 0x2a
 800db1e:	d015      	beq.n	800db4c <_vfiprintf_r+0x120>
 800db20:	9a07      	ldr	r2, [sp, #28]
 800db22:	4654      	mov	r4, sl
 800db24:	2000      	movs	r0, #0
 800db26:	f04f 0c0a 	mov.w	ip, #10
 800db2a:	4621      	mov	r1, r4
 800db2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db30:	3b30      	subs	r3, #48	@ 0x30
 800db32:	2b09      	cmp	r3, #9
 800db34:	d94b      	bls.n	800dbce <_vfiprintf_r+0x1a2>
 800db36:	b1b0      	cbz	r0, 800db66 <_vfiprintf_r+0x13a>
 800db38:	9207      	str	r2, [sp, #28]
 800db3a:	e014      	b.n	800db66 <_vfiprintf_r+0x13a>
 800db3c:	eba0 0308 	sub.w	r3, r0, r8
 800db40:	fa09 f303 	lsl.w	r3, r9, r3
 800db44:	4313      	orrs	r3, r2
 800db46:	9304      	str	r3, [sp, #16]
 800db48:	46a2      	mov	sl, r4
 800db4a:	e7d2      	b.n	800daf2 <_vfiprintf_r+0xc6>
 800db4c:	9b03      	ldr	r3, [sp, #12]
 800db4e:	1d19      	adds	r1, r3, #4
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	9103      	str	r1, [sp, #12]
 800db54:	2b00      	cmp	r3, #0
 800db56:	bfbb      	ittet	lt
 800db58:	425b      	neglt	r3, r3
 800db5a:	f042 0202 	orrlt.w	r2, r2, #2
 800db5e:	9307      	strge	r3, [sp, #28]
 800db60:	9307      	strlt	r3, [sp, #28]
 800db62:	bfb8      	it	lt
 800db64:	9204      	strlt	r2, [sp, #16]
 800db66:	7823      	ldrb	r3, [r4, #0]
 800db68:	2b2e      	cmp	r3, #46	@ 0x2e
 800db6a:	d10a      	bne.n	800db82 <_vfiprintf_r+0x156>
 800db6c:	7863      	ldrb	r3, [r4, #1]
 800db6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800db70:	d132      	bne.n	800dbd8 <_vfiprintf_r+0x1ac>
 800db72:	9b03      	ldr	r3, [sp, #12]
 800db74:	1d1a      	adds	r2, r3, #4
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	9203      	str	r2, [sp, #12]
 800db7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800db7e:	3402      	adds	r4, #2
 800db80:	9305      	str	r3, [sp, #20]
 800db82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dc58 <_vfiprintf_r+0x22c>
 800db86:	7821      	ldrb	r1, [r4, #0]
 800db88:	2203      	movs	r2, #3
 800db8a:	4650      	mov	r0, sl
 800db8c:	f7f2 fb40 	bl	8000210 <memchr>
 800db90:	b138      	cbz	r0, 800dba2 <_vfiprintf_r+0x176>
 800db92:	9b04      	ldr	r3, [sp, #16]
 800db94:	eba0 000a 	sub.w	r0, r0, sl
 800db98:	2240      	movs	r2, #64	@ 0x40
 800db9a:	4082      	lsls	r2, r0
 800db9c:	4313      	orrs	r3, r2
 800db9e:	3401      	adds	r4, #1
 800dba0:	9304      	str	r3, [sp, #16]
 800dba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dba6:	4829      	ldr	r0, [pc, #164]	@ (800dc4c <_vfiprintf_r+0x220>)
 800dba8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dbac:	2206      	movs	r2, #6
 800dbae:	f7f2 fb2f 	bl	8000210 <memchr>
 800dbb2:	2800      	cmp	r0, #0
 800dbb4:	d03f      	beq.n	800dc36 <_vfiprintf_r+0x20a>
 800dbb6:	4b26      	ldr	r3, [pc, #152]	@ (800dc50 <_vfiprintf_r+0x224>)
 800dbb8:	bb1b      	cbnz	r3, 800dc02 <_vfiprintf_r+0x1d6>
 800dbba:	9b03      	ldr	r3, [sp, #12]
 800dbbc:	3307      	adds	r3, #7
 800dbbe:	f023 0307 	bic.w	r3, r3, #7
 800dbc2:	3308      	adds	r3, #8
 800dbc4:	9303      	str	r3, [sp, #12]
 800dbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbc8:	443b      	add	r3, r7
 800dbca:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbcc:	e76a      	b.n	800daa4 <_vfiprintf_r+0x78>
 800dbce:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbd2:	460c      	mov	r4, r1
 800dbd4:	2001      	movs	r0, #1
 800dbd6:	e7a8      	b.n	800db2a <_vfiprintf_r+0xfe>
 800dbd8:	2300      	movs	r3, #0
 800dbda:	3401      	adds	r4, #1
 800dbdc:	9305      	str	r3, [sp, #20]
 800dbde:	4619      	mov	r1, r3
 800dbe0:	f04f 0c0a 	mov.w	ip, #10
 800dbe4:	4620      	mov	r0, r4
 800dbe6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbea:	3a30      	subs	r2, #48	@ 0x30
 800dbec:	2a09      	cmp	r2, #9
 800dbee:	d903      	bls.n	800dbf8 <_vfiprintf_r+0x1cc>
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d0c6      	beq.n	800db82 <_vfiprintf_r+0x156>
 800dbf4:	9105      	str	r1, [sp, #20]
 800dbf6:	e7c4      	b.n	800db82 <_vfiprintf_r+0x156>
 800dbf8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dbfc:	4604      	mov	r4, r0
 800dbfe:	2301      	movs	r3, #1
 800dc00:	e7f0      	b.n	800dbe4 <_vfiprintf_r+0x1b8>
 800dc02:	ab03      	add	r3, sp, #12
 800dc04:	9300      	str	r3, [sp, #0]
 800dc06:	462a      	mov	r2, r5
 800dc08:	4b12      	ldr	r3, [pc, #72]	@ (800dc54 <_vfiprintf_r+0x228>)
 800dc0a:	a904      	add	r1, sp, #16
 800dc0c:	4630      	mov	r0, r6
 800dc0e:	f7fd fb8d 	bl	800b32c <_printf_float>
 800dc12:	4607      	mov	r7, r0
 800dc14:	1c78      	adds	r0, r7, #1
 800dc16:	d1d6      	bne.n	800dbc6 <_vfiprintf_r+0x19a>
 800dc18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc1a:	07d9      	lsls	r1, r3, #31
 800dc1c:	d405      	bmi.n	800dc2a <_vfiprintf_r+0x1fe>
 800dc1e:	89ab      	ldrh	r3, [r5, #12]
 800dc20:	059a      	lsls	r2, r3, #22
 800dc22:	d402      	bmi.n	800dc2a <_vfiprintf_r+0x1fe>
 800dc24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc26:	f7fe f925 	bl	800be74 <__retarget_lock_release_recursive>
 800dc2a:	89ab      	ldrh	r3, [r5, #12]
 800dc2c:	065b      	lsls	r3, r3, #25
 800dc2e:	f53f af1f 	bmi.w	800da70 <_vfiprintf_r+0x44>
 800dc32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc34:	e71e      	b.n	800da74 <_vfiprintf_r+0x48>
 800dc36:	ab03      	add	r3, sp, #12
 800dc38:	9300      	str	r3, [sp, #0]
 800dc3a:	462a      	mov	r2, r5
 800dc3c:	4b05      	ldr	r3, [pc, #20]	@ (800dc54 <_vfiprintf_r+0x228>)
 800dc3e:	a904      	add	r1, sp, #16
 800dc40:	4630      	mov	r0, r6
 800dc42:	f7fd fe0b 	bl	800b85c <_printf_i>
 800dc46:	e7e4      	b.n	800dc12 <_vfiprintf_r+0x1e6>
 800dc48:	0800fd92 	.word	0x0800fd92
 800dc4c:	0800fd9c 	.word	0x0800fd9c
 800dc50:	0800b32d 	.word	0x0800b32d
 800dc54:	0800da09 	.word	0x0800da09
 800dc58:	0800fd98 	.word	0x0800fd98

0800dc5c <__swbuf_r>:
 800dc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc5e:	460e      	mov	r6, r1
 800dc60:	4614      	mov	r4, r2
 800dc62:	4605      	mov	r5, r0
 800dc64:	b118      	cbz	r0, 800dc6e <__swbuf_r+0x12>
 800dc66:	6a03      	ldr	r3, [r0, #32]
 800dc68:	b90b      	cbnz	r3, 800dc6e <__swbuf_r+0x12>
 800dc6a:	f7fd ffa1 	bl	800bbb0 <__sinit>
 800dc6e:	69a3      	ldr	r3, [r4, #24]
 800dc70:	60a3      	str	r3, [r4, #8]
 800dc72:	89a3      	ldrh	r3, [r4, #12]
 800dc74:	071a      	lsls	r2, r3, #28
 800dc76:	d501      	bpl.n	800dc7c <__swbuf_r+0x20>
 800dc78:	6923      	ldr	r3, [r4, #16]
 800dc7a:	b943      	cbnz	r3, 800dc8e <__swbuf_r+0x32>
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	4628      	mov	r0, r5
 800dc80:	f000 f82a 	bl	800dcd8 <__swsetup_r>
 800dc84:	b118      	cbz	r0, 800dc8e <__swbuf_r+0x32>
 800dc86:	f04f 37ff 	mov.w	r7, #4294967295
 800dc8a:	4638      	mov	r0, r7
 800dc8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc8e:	6823      	ldr	r3, [r4, #0]
 800dc90:	6922      	ldr	r2, [r4, #16]
 800dc92:	1a98      	subs	r0, r3, r2
 800dc94:	6963      	ldr	r3, [r4, #20]
 800dc96:	b2f6      	uxtb	r6, r6
 800dc98:	4283      	cmp	r3, r0
 800dc9a:	4637      	mov	r7, r6
 800dc9c:	dc05      	bgt.n	800dcaa <__swbuf_r+0x4e>
 800dc9e:	4621      	mov	r1, r4
 800dca0:	4628      	mov	r0, r5
 800dca2:	f7ff fda7 	bl	800d7f4 <_fflush_r>
 800dca6:	2800      	cmp	r0, #0
 800dca8:	d1ed      	bne.n	800dc86 <__swbuf_r+0x2a>
 800dcaa:	68a3      	ldr	r3, [r4, #8]
 800dcac:	3b01      	subs	r3, #1
 800dcae:	60a3      	str	r3, [r4, #8]
 800dcb0:	6823      	ldr	r3, [r4, #0]
 800dcb2:	1c5a      	adds	r2, r3, #1
 800dcb4:	6022      	str	r2, [r4, #0]
 800dcb6:	701e      	strb	r6, [r3, #0]
 800dcb8:	6962      	ldr	r2, [r4, #20]
 800dcba:	1c43      	adds	r3, r0, #1
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d004      	beq.n	800dcca <__swbuf_r+0x6e>
 800dcc0:	89a3      	ldrh	r3, [r4, #12]
 800dcc2:	07db      	lsls	r3, r3, #31
 800dcc4:	d5e1      	bpl.n	800dc8a <__swbuf_r+0x2e>
 800dcc6:	2e0a      	cmp	r6, #10
 800dcc8:	d1df      	bne.n	800dc8a <__swbuf_r+0x2e>
 800dcca:	4621      	mov	r1, r4
 800dccc:	4628      	mov	r0, r5
 800dcce:	f7ff fd91 	bl	800d7f4 <_fflush_r>
 800dcd2:	2800      	cmp	r0, #0
 800dcd4:	d0d9      	beq.n	800dc8a <__swbuf_r+0x2e>
 800dcd6:	e7d6      	b.n	800dc86 <__swbuf_r+0x2a>

0800dcd8 <__swsetup_r>:
 800dcd8:	b538      	push	{r3, r4, r5, lr}
 800dcda:	4b29      	ldr	r3, [pc, #164]	@ (800dd80 <__swsetup_r+0xa8>)
 800dcdc:	4605      	mov	r5, r0
 800dcde:	6818      	ldr	r0, [r3, #0]
 800dce0:	460c      	mov	r4, r1
 800dce2:	b118      	cbz	r0, 800dcec <__swsetup_r+0x14>
 800dce4:	6a03      	ldr	r3, [r0, #32]
 800dce6:	b90b      	cbnz	r3, 800dcec <__swsetup_r+0x14>
 800dce8:	f7fd ff62 	bl	800bbb0 <__sinit>
 800dcec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcf0:	0719      	lsls	r1, r3, #28
 800dcf2:	d422      	bmi.n	800dd3a <__swsetup_r+0x62>
 800dcf4:	06da      	lsls	r2, r3, #27
 800dcf6:	d407      	bmi.n	800dd08 <__swsetup_r+0x30>
 800dcf8:	2209      	movs	r2, #9
 800dcfa:	602a      	str	r2, [r5, #0]
 800dcfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd00:	81a3      	strh	r3, [r4, #12]
 800dd02:	f04f 30ff 	mov.w	r0, #4294967295
 800dd06:	e033      	b.n	800dd70 <__swsetup_r+0x98>
 800dd08:	0758      	lsls	r0, r3, #29
 800dd0a:	d512      	bpl.n	800dd32 <__swsetup_r+0x5a>
 800dd0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd0e:	b141      	cbz	r1, 800dd22 <__swsetup_r+0x4a>
 800dd10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd14:	4299      	cmp	r1, r3
 800dd16:	d002      	beq.n	800dd1e <__swsetup_r+0x46>
 800dd18:	4628      	mov	r0, r5
 800dd1a:	f7fe ff15 	bl	800cb48 <_free_r>
 800dd1e:	2300      	movs	r3, #0
 800dd20:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd22:	89a3      	ldrh	r3, [r4, #12]
 800dd24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dd28:	81a3      	strh	r3, [r4, #12]
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	6063      	str	r3, [r4, #4]
 800dd2e:	6923      	ldr	r3, [r4, #16]
 800dd30:	6023      	str	r3, [r4, #0]
 800dd32:	89a3      	ldrh	r3, [r4, #12]
 800dd34:	f043 0308 	orr.w	r3, r3, #8
 800dd38:	81a3      	strh	r3, [r4, #12]
 800dd3a:	6923      	ldr	r3, [r4, #16]
 800dd3c:	b94b      	cbnz	r3, 800dd52 <__swsetup_r+0x7a>
 800dd3e:	89a3      	ldrh	r3, [r4, #12]
 800dd40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dd44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd48:	d003      	beq.n	800dd52 <__swsetup_r+0x7a>
 800dd4a:	4621      	mov	r1, r4
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	f000 f883 	bl	800de58 <__smakebuf_r>
 800dd52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd56:	f013 0201 	ands.w	r2, r3, #1
 800dd5a:	d00a      	beq.n	800dd72 <__swsetup_r+0x9a>
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	60a2      	str	r2, [r4, #8]
 800dd60:	6962      	ldr	r2, [r4, #20]
 800dd62:	4252      	negs	r2, r2
 800dd64:	61a2      	str	r2, [r4, #24]
 800dd66:	6922      	ldr	r2, [r4, #16]
 800dd68:	b942      	cbnz	r2, 800dd7c <__swsetup_r+0xa4>
 800dd6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dd6e:	d1c5      	bne.n	800dcfc <__swsetup_r+0x24>
 800dd70:	bd38      	pop	{r3, r4, r5, pc}
 800dd72:	0799      	lsls	r1, r3, #30
 800dd74:	bf58      	it	pl
 800dd76:	6962      	ldrpl	r2, [r4, #20]
 800dd78:	60a2      	str	r2, [r4, #8]
 800dd7a:	e7f4      	b.n	800dd66 <__swsetup_r+0x8e>
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	e7f7      	b.n	800dd70 <__swsetup_r+0x98>
 800dd80:	200000a0 	.word	0x200000a0

0800dd84 <_raise_r>:
 800dd84:	291f      	cmp	r1, #31
 800dd86:	b538      	push	{r3, r4, r5, lr}
 800dd88:	4605      	mov	r5, r0
 800dd8a:	460c      	mov	r4, r1
 800dd8c:	d904      	bls.n	800dd98 <_raise_r+0x14>
 800dd8e:	2316      	movs	r3, #22
 800dd90:	6003      	str	r3, [r0, #0]
 800dd92:	f04f 30ff 	mov.w	r0, #4294967295
 800dd96:	bd38      	pop	{r3, r4, r5, pc}
 800dd98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dd9a:	b112      	cbz	r2, 800dda2 <_raise_r+0x1e>
 800dd9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dda0:	b94b      	cbnz	r3, 800ddb6 <_raise_r+0x32>
 800dda2:	4628      	mov	r0, r5
 800dda4:	f000 f830 	bl	800de08 <_getpid_r>
 800dda8:	4622      	mov	r2, r4
 800ddaa:	4601      	mov	r1, r0
 800ddac:	4628      	mov	r0, r5
 800ddae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddb2:	f000 b817 	b.w	800dde4 <_kill_r>
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	d00a      	beq.n	800ddd0 <_raise_r+0x4c>
 800ddba:	1c59      	adds	r1, r3, #1
 800ddbc:	d103      	bne.n	800ddc6 <_raise_r+0x42>
 800ddbe:	2316      	movs	r3, #22
 800ddc0:	6003      	str	r3, [r0, #0]
 800ddc2:	2001      	movs	r0, #1
 800ddc4:	e7e7      	b.n	800dd96 <_raise_r+0x12>
 800ddc6:	2100      	movs	r1, #0
 800ddc8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ddcc:	4620      	mov	r0, r4
 800ddce:	4798      	blx	r3
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	e7e0      	b.n	800dd96 <_raise_r+0x12>

0800ddd4 <raise>:
 800ddd4:	4b02      	ldr	r3, [pc, #8]	@ (800dde0 <raise+0xc>)
 800ddd6:	4601      	mov	r1, r0
 800ddd8:	6818      	ldr	r0, [r3, #0]
 800ddda:	f7ff bfd3 	b.w	800dd84 <_raise_r>
 800ddde:	bf00      	nop
 800dde0:	200000a0 	.word	0x200000a0

0800dde4 <_kill_r>:
 800dde4:	b538      	push	{r3, r4, r5, lr}
 800dde6:	4d07      	ldr	r5, [pc, #28]	@ (800de04 <_kill_r+0x20>)
 800dde8:	2300      	movs	r3, #0
 800ddea:	4604      	mov	r4, r0
 800ddec:	4608      	mov	r0, r1
 800ddee:	4611      	mov	r1, r2
 800ddf0:	602b      	str	r3, [r5, #0]
 800ddf2:	f7f5 ff3f 	bl	8003c74 <_kill>
 800ddf6:	1c43      	adds	r3, r0, #1
 800ddf8:	d102      	bne.n	800de00 <_kill_r+0x1c>
 800ddfa:	682b      	ldr	r3, [r5, #0]
 800ddfc:	b103      	cbz	r3, 800de00 <_kill_r+0x1c>
 800ddfe:	6023      	str	r3, [r4, #0]
 800de00:	bd38      	pop	{r3, r4, r5, pc}
 800de02:	bf00      	nop
 800de04:	20000f40 	.word	0x20000f40

0800de08 <_getpid_r>:
 800de08:	f7f5 bf2c 	b.w	8003c64 <_getpid>

0800de0c <__swhatbuf_r>:
 800de0c:	b570      	push	{r4, r5, r6, lr}
 800de0e:	460c      	mov	r4, r1
 800de10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de14:	2900      	cmp	r1, #0
 800de16:	b096      	sub	sp, #88	@ 0x58
 800de18:	4615      	mov	r5, r2
 800de1a:	461e      	mov	r6, r3
 800de1c:	da0d      	bge.n	800de3a <__swhatbuf_r+0x2e>
 800de1e:	89a3      	ldrh	r3, [r4, #12]
 800de20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de24:	f04f 0100 	mov.w	r1, #0
 800de28:	bf14      	ite	ne
 800de2a:	2340      	movne	r3, #64	@ 0x40
 800de2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800de30:	2000      	movs	r0, #0
 800de32:	6031      	str	r1, [r6, #0]
 800de34:	602b      	str	r3, [r5, #0]
 800de36:	b016      	add	sp, #88	@ 0x58
 800de38:	bd70      	pop	{r4, r5, r6, pc}
 800de3a:	466a      	mov	r2, sp
 800de3c:	f000 f848 	bl	800ded0 <_fstat_r>
 800de40:	2800      	cmp	r0, #0
 800de42:	dbec      	blt.n	800de1e <__swhatbuf_r+0x12>
 800de44:	9901      	ldr	r1, [sp, #4]
 800de46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de4e:	4259      	negs	r1, r3
 800de50:	4159      	adcs	r1, r3
 800de52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de56:	e7eb      	b.n	800de30 <__swhatbuf_r+0x24>

0800de58 <__smakebuf_r>:
 800de58:	898b      	ldrh	r3, [r1, #12]
 800de5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de5c:	079d      	lsls	r5, r3, #30
 800de5e:	4606      	mov	r6, r0
 800de60:	460c      	mov	r4, r1
 800de62:	d507      	bpl.n	800de74 <__smakebuf_r+0x1c>
 800de64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de68:	6023      	str	r3, [r4, #0]
 800de6a:	6123      	str	r3, [r4, #16]
 800de6c:	2301      	movs	r3, #1
 800de6e:	6163      	str	r3, [r4, #20]
 800de70:	b003      	add	sp, #12
 800de72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de74:	ab01      	add	r3, sp, #4
 800de76:	466a      	mov	r2, sp
 800de78:	f7ff ffc8 	bl	800de0c <__swhatbuf_r>
 800de7c:	9f00      	ldr	r7, [sp, #0]
 800de7e:	4605      	mov	r5, r0
 800de80:	4639      	mov	r1, r7
 800de82:	4630      	mov	r0, r6
 800de84:	f7fe fed4 	bl	800cc30 <_malloc_r>
 800de88:	b948      	cbnz	r0, 800de9e <__smakebuf_r+0x46>
 800de8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de8e:	059a      	lsls	r2, r3, #22
 800de90:	d4ee      	bmi.n	800de70 <__smakebuf_r+0x18>
 800de92:	f023 0303 	bic.w	r3, r3, #3
 800de96:	f043 0302 	orr.w	r3, r3, #2
 800de9a:	81a3      	strh	r3, [r4, #12]
 800de9c:	e7e2      	b.n	800de64 <__smakebuf_r+0xc>
 800de9e:	89a3      	ldrh	r3, [r4, #12]
 800dea0:	6020      	str	r0, [r4, #0]
 800dea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dea6:	81a3      	strh	r3, [r4, #12]
 800dea8:	9b01      	ldr	r3, [sp, #4]
 800deaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800deae:	b15b      	cbz	r3, 800dec8 <__smakebuf_r+0x70>
 800deb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800deb4:	4630      	mov	r0, r6
 800deb6:	f000 f81d 	bl	800def4 <_isatty_r>
 800deba:	b128      	cbz	r0, 800dec8 <__smakebuf_r+0x70>
 800debc:	89a3      	ldrh	r3, [r4, #12]
 800debe:	f023 0303 	bic.w	r3, r3, #3
 800dec2:	f043 0301 	orr.w	r3, r3, #1
 800dec6:	81a3      	strh	r3, [r4, #12]
 800dec8:	89a3      	ldrh	r3, [r4, #12]
 800deca:	431d      	orrs	r5, r3
 800decc:	81a5      	strh	r5, [r4, #12]
 800dece:	e7cf      	b.n	800de70 <__smakebuf_r+0x18>

0800ded0 <_fstat_r>:
 800ded0:	b538      	push	{r3, r4, r5, lr}
 800ded2:	4d07      	ldr	r5, [pc, #28]	@ (800def0 <_fstat_r+0x20>)
 800ded4:	2300      	movs	r3, #0
 800ded6:	4604      	mov	r4, r0
 800ded8:	4608      	mov	r0, r1
 800deda:	4611      	mov	r1, r2
 800dedc:	602b      	str	r3, [r5, #0]
 800dede:	f7f5 ff29 	bl	8003d34 <_fstat>
 800dee2:	1c43      	adds	r3, r0, #1
 800dee4:	d102      	bne.n	800deec <_fstat_r+0x1c>
 800dee6:	682b      	ldr	r3, [r5, #0]
 800dee8:	b103      	cbz	r3, 800deec <_fstat_r+0x1c>
 800deea:	6023      	str	r3, [r4, #0]
 800deec:	bd38      	pop	{r3, r4, r5, pc}
 800deee:	bf00      	nop
 800def0:	20000f40 	.word	0x20000f40

0800def4 <_isatty_r>:
 800def4:	b538      	push	{r3, r4, r5, lr}
 800def6:	4d06      	ldr	r5, [pc, #24]	@ (800df10 <_isatty_r+0x1c>)
 800def8:	2300      	movs	r3, #0
 800defa:	4604      	mov	r4, r0
 800defc:	4608      	mov	r0, r1
 800defe:	602b      	str	r3, [r5, #0]
 800df00:	f7f5 ff28 	bl	8003d54 <_isatty>
 800df04:	1c43      	adds	r3, r0, #1
 800df06:	d102      	bne.n	800df0e <_isatty_r+0x1a>
 800df08:	682b      	ldr	r3, [r5, #0]
 800df0a:	b103      	cbz	r3, 800df0e <_isatty_r+0x1a>
 800df0c:	6023      	str	r3, [r4, #0]
 800df0e:	bd38      	pop	{r3, r4, r5, pc}
 800df10:	20000f40 	.word	0x20000f40

0800df14 <fmaxf>:
 800df14:	b508      	push	{r3, lr}
 800df16:	ed2d 8b02 	vpush	{d8}
 800df1a:	eeb0 8a40 	vmov.f32	s16, s0
 800df1e:	eef0 8a60 	vmov.f32	s17, s1
 800df22:	f000 f831 	bl	800df88 <__fpclassifyf>
 800df26:	b930      	cbnz	r0, 800df36 <fmaxf+0x22>
 800df28:	eeb0 8a68 	vmov.f32	s16, s17
 800df2c:	eeb0 0a48 	vmov.f32	s0, s16
 800df30:	ecbd 8b02 	vpop	{d8}
 800df34:	bd08      	pop	{r3, pc}
 800df36:	eeb0 0a68 	vmov.f32	s0, s17
 800df3a:	f000 f825 	bl	800df88 <__fpclassifyf>
 800df3e:	2800      	cmp	r0, #0
 800df40:	d0f4      	beq.n	800df2c <fmaxf+0x18>
 800df42:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800df46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df4a:	dded      	ble.n	800df28 <fmaxf+0x14>
 800df4c:	e7ee      	b.n	800df2c <fmaxf+0x18>

0800df4e <fminf>:
 800df4e:	b508      	push	{r3, lr}
 800df50:	ed2d 8b02 	vpush	{d8}
 800df54:	eeb0 8a40 	vmov.f32	s16, s0
 800df58:	eef0 8a60 	vmov.f32	s17, s1
 800df5c:	f000 f814 	bl	800df88 <__fpclassifyf>
 800df60:	b930      	cbnz	r0, 800df70 <fminf+0x22>
 800df62:	eeb0 8a68 	vmov.f32	s16, s17
 800df66:	eeb0 0a48 	vmov.f32	s0, s16
 800df6a:	ecbd 8b02 	vpop	{d8}
 800df6e:	bd08      	pop	{r3, pc}
 800df70:	eeb0 0a68 	vmov.f32	s0, s17
 800df74:	f000 f808 	bl	800df88 <__fpclassifyf>
 800df78:	2800      	cmp	r0, #0
 800df7a:	d0f4      	beq.n	800df66 <fminf+0x18>
 800df7c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800df80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df84:	d5ed      	bpl.n	800df62 <fminf+0x14>
 800df86:	e7ee      	b.n	800df66 <fminf+0x18>

0800df88 <__fpclassifyf>:
 800df88:	ee10 3a10 	vmov	r3, s0
 800df8c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800df90:	d00d      	beq.n	800dfae <__fpclassifyf+0x26>
 800df92:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800df96:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800df9a:	d30a      	bcc.n	800dfb2 <__fpclassifyf+0x2a>
 800df9c:	4b07      	ldr	r3, [pc, #28]	@ (800dfbc <__fpclassifyf+0x34>)
 800df9e:	1e42      	subs	r2, r0, #1
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d908      	bls.n	800dfb6 <__fpclassifyf+0x2e>
 800dfa4:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800dfa8:	4258      	negs	r0, r3
 800dfaa:	4158      	adcs	r0, r3
 800dfac:	4770      	bx	lr
 800dfae:	2002      	movs	r0, #2
 800dfb0:	4770      	bx	lr
 800dfb2:	2004      	movs	r0, #4
 800dfb4:	4770      	bx	lr
 800dfb6:	2003      	movs	r0, #3
 800dfb8:	4770      	bx	lr
 800dfba:	bf00      	nop
 800dfbc:	007ffffe 	.word	0x007ffffe

0800dfc0 <round>:
 800dfc0:	ec51 0b10 	vmov	r0, r1, d0
 800dfc4:	b570      	push	{r4, r5, r6, lr}
 800dfc6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800dfca:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800dfce:	2a13      	cmp	r2, #19
 800dfd0:	460b      	mov	r3, r1
 800dfd2:	4605      	mov	r5, r0
 800dfd4:	dc1b      	bgt.n	800e00e <round+0x4e>
 800dfd6:	2a00      	cmp	r2, #0
 800dfd8:	da0b      	bge.n	800dff2 <round+0x32>
 800dfda:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800dfde:	3201      	adds	r2, #1
 800dfe0:	bf04      	itt	eq
 800dfe2:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800dfe6:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800dfea:	2200      	movs	r2, #0
 800dfec:	4619      	mov	r1, r3
 800dfee:	4610      	mov	r0, r2
 800dff0:	e015      	b.n	800e01e <round+0x5e>
 800dff2:	4c15      	ldr	r4, [pc, #84]	@ (800e048 <round+0x88>)
 800dff4:	4114      	asrs	r4, r2
 800dff6:	ea04 0601 	and.w	r6, r4, r1
 800dffa:	4306      	orrs	r6, r0
 800dffc:	d00f      	beq.n	800e01e <round+0x5e>
 800dffe:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800e002:	fa41 f202 	asr.w	r2, r1, r2
 800e006:	4413      	add	r3, r2
 800e008:	ea23 0304 	bic.w	r3, r3, r4
 800e00c:	e7ed      	b.n	800dfea <round+0x2a>
 800e00e:	2a33      	cmp	r2, #51	@ 0x33
 800e010:	dd08      	ble.n	800e024 <round+0x64>
 800e012:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800e016:	d102      	bne.n	800e01e <round+0x5e>
 800e018:	4602      	mov	r2, r0
 800e01a:	f7f2 f957 	bl	80002cc <__adddf3>
 800e01e:	ec41 0b10 	vmov	d0, r0, r1
 800e022:	bd70      	pop	{r4, r5, r6, pc}
 800e024:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800e028:	f04f 34ff 	mov.w	r4, #4294967295
 800e02c:	40f4      	lsrs	r4, r6
 800e02e:	4204      	tst	r4, r0
 800e030:	d0f5      	beq.n	800e01e <round+0x5e>
 800e032:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800e036:	2201      	movs	r2, #1
 800e038:	408a      	lsls	r2, r1
 800e03a:	1952      	adds	r2, r2, r5
 800e03c:	bf28      	it	cs
 800e03e:	3301      	addcs	r3, #1
 800e040:	ea22 0204 	bic.w	r2, r2, r4
 800e044:	e7d2      	b.n	800dfec <round+0x2c>
 800e046:	bf00      	nop
 800e048:	000fffff 	.word	0x000fffff

0800e04c <_init>:
 800e04c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e04e:	bf00      	nop
 800e050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e052:	bc08      	pop	{r3}
 800e054:	469e      	mov	lr, r3
 800e056:	4770      	bx	lr

0800e058 <_fini>:
 800e058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e05a:	bf00      	nop
 800e05c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e05e:	bc08      	pop	{r3}
 800e060:	469e      	mov	lr, r3
 800e062:	4770      	bx	lr
