==============================================================
File generated on Tue Jul 28 09:42:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 09:42:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.203 ; gain = 18.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.203 ; gain = 18.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.844 ; gain = 20.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 108.063 ; gain = 23.035
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 131.383 ; gain = 46.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 131.383 ; gain = 46.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.525 seconds; current allocated memory: 81.927 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 82.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 82.541 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 132.199 ; gain = 47.172
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 11.254 seconds; peak allocated memory: 82.541 MB.
==============================================================
File generated on Tue Jul 28 09:45:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 09:45:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.219 ; gain = 17.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.219 ; gain = 17.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.984 ; gain = 20.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 108.059 ; gain = 22.633
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 131.293 ; gain = 45.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 131.293 ; gain = 45.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.532 seconds; current allocated memory: 81.882 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 82.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 82.542 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 131.867 ; gain = 46.441
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.101 seconds; peak allocated memory: 82.542 MB.
==============================================================
File generated on Tue Jul 28 10:03:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 10:06:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 10:08:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.203 ; gain = 18.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.203 ; gain = 18.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.879 ; gain = 20.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.957 ; gain = 22.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 131.016 ; gain = 45.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.016 ; gain = 45.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.639 seconds; current allocated memory: 81.882 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 82.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 82.542 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 131.875 ; gain = 46.695
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.295 seconds; peak allocated memory: 82.542 MB.
==============================================================
File generated on Tue Jul 28 10:08:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 10:17:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.199 ; gain = 18.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.199 ; gain = 18.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.922 ; gain = 21.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.977 ; gain = 23.500
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 131.277 ; gain = 46.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 131.277 ; gain = 46.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.476 seconds; current allocated memory: 81.882 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 82.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 82.542 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 132.148 ; gain = 47.672
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.052 seconds; peak allocated memory: 82.542 MB.
==============================================================
File generated on Tue Jul 28 10:18:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Tue Jul 28 10:19:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.113 ; gain = 17.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.113 ; gain = 17.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.824 ; gain = 20.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.820 ; gain = 22.660
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.750 ; gain = 45.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.750 ; gain = 45.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.668 seconds; current allocated memory: 81.882 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 82.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 82.542 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 132.117 ; gain = 46.957
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.303 seconds; peak allocated memory: 82.542 MB.
==============================================================
File generated on Tue Jul 28 10:19:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Tue Jul 28 10:54:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:00:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:00:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/mongt_mul.cpp:1:
In file included from montg_mul/mongt_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/mongt_mul.cpp:11:13: note: in instantiation of template class 'ap_int<2048>' requested here
 dtype_2048 x_i[1];
            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 11:01:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:01:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/mongt_mul.cpp:1:
In file included from montg_mul/mongt_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/mongt_mul.cpp:11:13: note: in instantiation of template class 'ap_int<2048>' requested here
 dtype_2048 x_i[1];
            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 11:01:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.133 ; gain = 17.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.133 ; gain = 17.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.105 ; gain = 20.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.969 ; gain = 22.621
ERROR: [XFORM 203-103] Cannot partition array 'A.data.V' (montg_mul/mongt_mul.cpp:7): array does not have dimension 2.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Tue Jul 28 11:02:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.000 ; gain = 17.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.000 ; gain = 17.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.047 ; gain = 20.891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.871 ; gain = 22.715
WARNING: [XFORM 203-104] Completely partitioning array 'A.data.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:21:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.data.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.keep.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:22:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.keep.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.strb.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:23:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.strb.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.user.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:24:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.user.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.last.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:25:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.last.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.id.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:26:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.id.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.dest.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:27:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.dest.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 135.078 ; gain = 49.922
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 135.137 ; gain = 49.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.376 seconds; current allocated memory: 92.260 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 94.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_mux_646_32_1_1' to 'example_mux_646_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_mux_646_4_1_1' to 'example_mux_646_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_mux_646_1_1_1' to 'example_mux_646_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_mux_646_1dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_mux_646_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_mux_646_4cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 5.342 seconds; current allocated memory: 98.147 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 177.707 ; gain = 92.551
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.528 seconds; peak allocated memory: 98.147 MB.
==============================================================
File generated on Tue Jul 28 11:03:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
==============================================================
File generated on Tue Jul 28 11:05:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:05:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.207 ; gain = 18.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.207 ; gain = 18.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.328 ; gain = 21.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 108.254 ; gain = 23.465
WARNING: [XFORM 203-104] Completely partitioning array 'A.data.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:22:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.data.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.keep.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:23:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.keep.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.strb.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:24:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.strb.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.user.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:25:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.user.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.last.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:26:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.last.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.id.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:27:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.id.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'A.dest.V' (montg_mul/mongt_mul.cpp:7) accessed through non-constant indices on dimension 1 (montg_mul/mongt_mul.cpp:28:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A.dest.V' (montg_mul/mongt_mul.cpp:7) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 135.492 ; gain = 50.703
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.64i4P.i6' to 'aesl_mux_load.64i4P.' (aesl_mux_load.64i4P.i6:130)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.64i32P.i6' to 'aesl_mux_load.64i32P' (aesl_mux_load.64i32P.i6:1)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.64i1P.i6' to 'aesl_mux_load.64i1P.' (aesl_mux_load.64i1P.i6:259)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 171.832 ; gain = 87.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_4_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_5_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_6_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_7_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_8_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_9_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_10_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_11_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_12_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_13_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_14_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_15_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_16_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_17_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_18_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_19_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_20_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_21_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_22_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_23_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_24_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_25_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_26_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_27_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_28_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_29_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_30_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_31_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_32_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_33_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_34_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_35_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_36_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_37_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_38_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_39_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_40_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_41_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_42_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_43_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_44_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_45_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_46_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_47_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_48_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_49_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_50_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_51_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_52_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_53_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_54_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_55_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_56_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_57_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_58_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_59_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_60_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_61_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_62_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_63_data_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_4_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_5_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_6_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_7_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_8_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_9_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_10_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_11_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_12_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_13_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_14_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_15_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_16_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_17_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_18_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_19_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_20_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_21_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_22_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_23_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_24_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_25_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_26_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_27_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_28_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_29_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_30_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_31_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_32_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_33_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_34_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_35_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_36_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_37_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_38_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_39_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_40_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_41_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_42_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_43_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_44_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_45_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_46_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_47_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_48_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_49_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_50_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_51_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_52_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_53_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_54_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_55_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_56_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_57_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_58_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_59_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_60_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_61_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_62_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_63_keep_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_4_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_5_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_6_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_7_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_8_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_9_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_10_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_11_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_12_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_13_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_14_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_15_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_16_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_17_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_18_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_19_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_20_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_21_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_22_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_23_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_24_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_25_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_26_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_27_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_28_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_29_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_30_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_31_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_32_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_33_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_34_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_35_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_36_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_37_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_38_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_39_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_40_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_41_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_42_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_43_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_44_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_45_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_46_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_47_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_48_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_49_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_50_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_51_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_52_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_53_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_54_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_55_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_56_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_57_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_58_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_59_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_60_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_61_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_62_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_63_strb_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_4_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_5_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_6_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_7_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_8_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_9_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_10_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_11_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_12_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_13_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_14_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_15_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_16_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_17_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_18_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_19_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_20_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_21_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_22_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_23_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_24_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_25_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_26_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_27_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_28_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_29_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_30_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_31_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_32_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_33_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_34_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_35_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_36_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_37_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_38_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_39_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_40_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_41_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_42_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_43_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_44_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_45_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_46_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_47_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_48_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_49_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_50_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_51_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_52_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_53_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_54_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_55_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_56_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_57_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_58_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_59_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_60_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_61_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_62_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_63_user_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_4_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_5_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_6_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_7_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_8_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_9_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_10_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_11_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_12_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_13_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_14_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_15_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_16_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_17_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_18_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_19_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_20_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_21_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_22_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_23_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_24_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_25_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_26_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_27_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_28_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_29_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_30_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_31_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_32_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_33_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_34_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_35_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_36_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_37_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_38_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_39_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_40_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_41_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_42_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_43_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_44_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_45_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_46_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_47_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_48_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_49_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_50_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_51_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_52_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_53_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_54_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_55_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_56_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_57_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_58_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_59_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_60_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_61_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_62_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_63_last_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_4_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_5_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_6_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_7_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_8_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_9_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_10_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_11_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_12_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_13_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_14_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_15_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_16_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_17_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_18_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_19_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_20_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_21_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_22_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_23_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_24_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_25_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_26_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_27_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_28_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_29_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_30_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_31_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_32_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_33_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_34_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_35_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_36_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_37_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_38_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_39_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_40_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_41_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_42_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_43_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_44_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_45_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_46_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_47_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_48_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_49_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_50_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_51_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_52_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_53_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_54_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_55_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_56_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_57_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_58_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_59_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_60_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_61_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_62_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_63_id_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_0_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_1_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_2_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_3_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_4_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_5_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_6_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_7_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_8_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_9_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_10_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_11_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_12_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_13_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_14_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_15_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_16_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_17_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_18_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_19_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_20_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_21_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_22_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_23_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_24_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_25_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_26_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_27_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_28_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_29_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_30_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_31_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_32_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_33_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_34_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_35_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_36_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_37_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_38_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_39_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_40_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_41_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_42_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_43_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_44_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_45_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_46_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_47_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_48_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_49_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_50_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_51_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_52_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_53_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_54_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_55_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_56_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_57_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_58_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_59_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_60_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_61_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_62_dest_V' changing to the default 'ap_none' mode.
WARNING: [SYN 201-561] Cannot apply I/O mode 'bram' on port 'A_63_dest_V' changing to the default 'ap_none' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_64i32P' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.77 seconds; current allocated memory: 127.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 128.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_64i4P_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 129.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 130.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_64i1P_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 130.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 131.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 132.642 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 134.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_64i32P' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_64i32P'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 134.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_64i4P_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_64i4P_s'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 135.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_64i1P_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_64i1P_s'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 135.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_strb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_id_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_1_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_2_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_3_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_4_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_5_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_6_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_7_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_8_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_9_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_10_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_11_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_12_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_13_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_14_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_15_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_16_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_17_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_18_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_19_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_20_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_21_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_22_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_23_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_24_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_25_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_26_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_27_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_28_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_29_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_30_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_31_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_32_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_33_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_34_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_35_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_36_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_37_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_38_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_39_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_40_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_41_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_42_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_43_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_44_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_45_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_46_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_47_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_48_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_49_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_50_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_51_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_52_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_53_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_54_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_55_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_56_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_57_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_58_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_59_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_60_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_61_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_62_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_63_dest_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 8.669 seconds; current allocated memory: 138.058 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 222.840 ; gain = 138.051
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 38.679 seconds; peak allocated memory: 138.058 MB.
==============================================================
File generated on Tue Jul 28 11:06:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
==============================================================
File generated on Tue Jul 28 11:06:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Tue Jul 28 11:10:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.176 ; gain = 18.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.176 ; gain = 18.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 105.863 ; gain = 21.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 107.961 ; gain = 23.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.996 ; gain = 46.441
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.996 ; gain = 46.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.906 seconds; current allocated memory: 81.970 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 82.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 82.595 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 132.391 ; gain = 47.836
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.639 seconds; peak allocated memory: 82.595 MB.
==============================================================
File generated on Tue Jul 28 11:13:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/mongt_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.301 ; gain = 18.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.301 ; gain = 18.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.137 ; gain = 20.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.250 ; gain = 21.602
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.090 ; gain = 44.441
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.090 ; gain = 44.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.944 seconds; current allocated memory: 79.446 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 79.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 79.835 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 129.090 ; gain = 44.441
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.9 seconds; peak allocated memory: 79.835 MB.
==============================================================
File generated on Tue Jul 28 11:37:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:38:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.109 ; gain = 18.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.109 ; gain = 18.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.211 ; gain = 20.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.219 ; gain = 21.363
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 128.195 ; gain = 43.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 128.195 ; gain = 43.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.901 seconds; current allocated memory: 79.446 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 79.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 79.835 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 128.195 ; gain = 43.340
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.817 seconds; peak allocated memory: 79.835 MB.
==============================================================
File generated on Tue Jul 28 11:39:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:40:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:11:13: note: in instantiation of template class 'ap_int<2048>' requested here
 dtype_2048 x_i;
            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 11:41:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:42:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.102 ; gain = 18.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.102 ; gain = 18.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.781 ; gain = 21.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.191 ; gain = 22.418
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.512 ; gain = 44.738
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.512 ; gain = 44.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.818 seconds; current allocated memory: 80.670 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 80.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 81.060 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 129.512 ; gain = 44.738
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.731 seconds; peak allocated memory: 81.060 MB.
==============================================================
File generated on Tue Jul 28 11:43:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 11:43:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.051 ; gain = 18.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.051 ; gain = 18.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.914 ; gain = 20.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.199 ; gain = 22.254
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.887 ; gain = 44.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 129.887 ; gain = 44.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.775 seconds; current allocated memory: 80.735 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 80.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 81.125 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 129.887 ; gain = 44.941
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.701 seconds; peak allocated memory: 81.125 MB.
==============================================================
File generated on Tue Jul 28 11:43:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Tue Jul 28 11:55:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 11:56:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 11:58:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.137 ; gain = 18.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.137 ; gain = 18.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.930 ; gain = 21.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.781 ; gain = 23.027
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 130.914 ; gain = 46.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.914 ; gain = 46.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.603 seconds; current allocated memory: 81.648 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 81.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 82.070 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 130.914 ; gain = 46.160
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.624 seconds; peak allocated memory: 82.070 MB.
==============================================================
File generated on Tue Jul 28 11:59:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 12:00:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.137 ; gain = 17.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.137 ; gain = 17.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.980 ; gain = 20.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.410 ; gain = 22.215
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 130.586 ; gain = 45.391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.586 ; gain = 45.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.597 seconds; current allocated memory: 81.388 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 81.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 81.810 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.586 ; gain = 45.391
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.562 seconds; peak allocated memory: 81.810 MB.
==============================================================
File generated on Tue Jul 28 12:01:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.414 ; gain = 18.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.414 ; gain = 18.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.293 ; gain = 21.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.727 ; gain = 22.645
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.750 ; gain = 45.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.750 ; gain = 45.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.619 seconds; current allocated memory: 81.388 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 81.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 81.795 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.750 ; gain = 45.668
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.524 seconds; peak allocated memory: 81.795 MB.
==============================================================
File generated on Tue Jul 28 12:02:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.203 ; gain = 17.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.203 ; gain = 17.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.039 ; gain = 20.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.801 ; gain = 22.457
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 130.910 ; gain = 45.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 130.910 ; gain = 45.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.535 seconds; current allocated memory: 81.388 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 81.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 81.795 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 130.910 ; gain = 45.566
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.451 seconds; peak allocated memory: 81.795 MB.
==============================================================
File generated on Tue Jul 28 12:03:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.133 ; gain = 17.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.133 ; gain = 17.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.004 ; gain = 20.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 107.730 ; gain = 22.391
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 129.918 ; gain = 44.578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 129.918 ; gain = 44.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.543 seconds; current allocated memory: 81.392 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 81.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_512ns_512ns_512_2_1' to 'example_add_512nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_512nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 81.835 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_512nsbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 129.918 ; gain = 44.578
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.694 seconds; peak allocated memory: 81.835 MB.
==============================================================
File generated on Tue Jul 28 12:05:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 12:05:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.992 ; gain = 18.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.992 ; gain = 18.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.438 ; gain = 21.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.867 ; gain = 22.910
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.375 ; gain = 45.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.637 ; gain = 45.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.892 seconds; current allocated memory: 81.593 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 81.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_512ns_512ns_512_2_1' to 'example_add_512nsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_512nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 82.045 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_512nsbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 130.688 ; gain = 45.730
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.957 seconds; peak allocated memory: 82.045 MB.
==============================================================
File generated on Tue Jul 28 12:12:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.051 ; gain = 17.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.051 ; gain = 17.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.914 ; gain = 20.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.449 ; gain = 22.363
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.313 ; gain = 45.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.574 ; gain = 45.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.115 seconds; current allocated memory: 81.593 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 81.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_512ns_512ns_512_2_1' to 'example_add_512nsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_512nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 82.029 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_512nsbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.574 ; gain = 45.488
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.287 seconds; peak allocated memory: 82.029 MB.
==============================================================
File generated on Tue Jul 28 12:14:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 12:14:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.414 ; gain = 18.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.414 ; gain = 18.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.270 ; gain = 21.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.887 ; gain = 22.855
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.559 ; gain = 45.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.559 ; gain = 45.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.951 seconds; current allocated memory: 81.569 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 81.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_512ns_512ns_512_2_1' to 'example_add_512nsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_512nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 82.021 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_512nsbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 130.559 ; gain = 45.527
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.053 seconds; peak allocated memory: 82.021 MB.
==============================================================
File generated on Tue Jul 28 12:15:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 12:59:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:5: note: in instantiation of template class 'ap_int<2048>' requested here
   B[i] = A[i] + 5;
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:00:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:5: note: in instantiation of template class 'ap_int<2048>' requested here
   B[i] = A[i] + 5;
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:01:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.441 ; gain = 18.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.441 ; gain = 18.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.621 ; gain = 21.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.977 ; gain = 23.223
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.648 ; gain = 45.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.648 ; gain = 45.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.968 seconds; current allocated memory: 81.568 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 81.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_512ns_512ns_512_2_1' to 'example_add_512nsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_512nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 82.019 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_512nsbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 130.648 ; gain = 45.895
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.089 seconds; peak allocated memory: 82.019 MB.
==============================================================
File generated on Tue Jul 28 13:02:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:1:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:03:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:05:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.121 ; gain = 18.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.121 ; gain = 18.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.512 ; gain = 21.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 108.336 ; gain = 23.426
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.875 ; gain = 45.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.875 ; gain = 45.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.164 seconds; current allocated memory: 81.569 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 81.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_512ns_512ns_512_2_1' to 'example_add_512nsbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_512nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 82.021 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_512nsbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 130.875 ; gain = 45.965
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.282 seconds; peak allocated memory: 82.021 MB.
==============================================================
File generated on Tue Jul 28 13:06:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.492 ; gain = 18.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.492 ; gain = 18.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.707 ; gain = 21.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 108.203 ; gain = 23.414
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.125 ; gain = 46.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.125 ; gain = 46.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.936 seconds; current allocated memory: 81.593 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 81.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_V' and 'B_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'example_add_512ns_512ns_512_2_1' to 'example_add_512nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_512nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 82.111 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_512nsbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 131.125 ; gain = 46.336
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.18 seconds; peak allocated memory: 82.111 MB.
==============================================================
File generated on Tue Jul 28 13:07:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:07:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.164 ; gain = 18.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.164 ; gain = 18.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.727 ; gain = 20.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.305 ; gain = 20.695
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.172 ; gain = 42.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.172 ; gain = 42.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.789 seconds; current allocated memory: 77.725 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 77.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_V' and 'B_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 78.194 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 127.172 ; gain = 42.563
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.895 seconds; peak allocated memory: 78.194 MB.
==============================================================
File generated on Tue Jul 28 13:08:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.063 ; gain = 18.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.063 ; gain = 18.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 104.551 ; gain = 19.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.129 ; gain = 20.465
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.113 ; gain = 42.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 127.113 ; gain = 42.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.745 seconds; current allocated memory: 77.717 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 77.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 78.116 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 127.113 ; gain = 42.449
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.658 seconds; peak allocated memory: 78.116 MB.
==============================================================
File generated on Tue Jul 28 13:09:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:5: note: in instantiation of template class 'ap_int<2048>' requested here
   B[i] = A[i] ;
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:09:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:5: note: in instantiation of template class 'ap_int<2048>' requested here
   B[i] = A[i] ;
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:10:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:11:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:11:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 13:13:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.215 ; gain = 18.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.215 ; gain = 18.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.195 ; gain = 21.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.879 ; gain = 22.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.832 ; gain = 45.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.832 ; gain = 45.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.981 seconds; current allocated memory: 81.541 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 81.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_1024s_1024ns_1024_2_1' to 'example_add_1024sbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_1024sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 82.000 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_1024sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 130.832 ; gain = 45.684
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.141 seconds; peak allocated memory: 82.000 MB.
==============================================================
File generated on Tue Jul 28 13:13:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Tue Jul 28 13:17:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:5: note: in instantiation of template class 'ap_int<2048>' requested here
   B[i] = A[i] + 5;
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2047, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2047, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:12: note: in instantiation of template class 'ap_int<2047>' requested here
   B[i] = A[i] + 5;
           ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 errors generated.
==============================================================
File generated on Tue Jul 28 14:15:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:16:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:16:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:5: note: in instantiation of template class 'ap_int<2048>' requested here
   B[i] = A[i] + 5;
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2047, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2047, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:12: note: in instantiation of template class 'ap_int<2047>' requested here
   B[i] = A[i] + 5;
           ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 errors generated.
==============================================================
File generated on Tue Jul 28 14:20:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:20:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<1025, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<1025, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:21:16: note: in instantiation of template class 'ap_int<1025>' requested here
   B[i] = A[i] + 5;
               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 14:22:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.250 ; gain = 18.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.250 ; gain = 18.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.430 ; gain = 21.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 108.211 ; gain = 23.203
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.563 ; gain = 45.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.563 ; gain = 45.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.443 seconds; current allocated memory: 81.541 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 81.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_1024s_1024ns_1024_2_1' to 'example_add_1024sbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_1024sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 82.000 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_1024sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 130.563 ; gain = 45.555
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.577 seconds; peak allocated memory: 82.000 MB.
==============================================================
File generated on Tue Jul 28 14:23:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
==============================================================
File generated on Tue Jul 28 14:25:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.211 ; gain = 18.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.211 ; gain = 18.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.203 ; gain = 21.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 108.020 ; gain = 23.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.840 ; gain = 46.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.840 ; gain = 46.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.931 seconds; current allocated memory: 81.556 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 81.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_1024s_1024ns_1024_2_1' to 'example_add_1024sbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_1024sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 82.000 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_1024sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 131.047 ; gain = 46.383
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.973 seconds; peak allocated memory: 82.000 MB.
==============================================================
File generated on Tue Jul 28 14:26:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:26:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.117 ; gain = 17.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.117 ; gain = 17.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.293 ; gain = 21.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 107.918 ; gain = 22.789
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:20) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:20) in function 'example' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.039 ; gain = 45.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.039 ; gain = 45.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.873 seconds; current allocated memory: 80.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 80.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_1024s_1024ns_1024_2_1' to 'example_add_1024sbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_1024sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 81.177 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_1024sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 131.039 ; gain = 45.910
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.907 seconds; peak allocated memory: 81.177 MB.
==============================================================
File generated on Tue Jul 28 14:27:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.344 ; gain = 18.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.344 ; gain = 18.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 106.309 ; gain = 21.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 107.930 ; gain = 22.910
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:21) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:21) in function 'example' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 131.051 ; gain = 46.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 131.051 ; gain = 46.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.071 seconds; current allocated memory: 80.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 80.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2048s_2048ns_2048_2_1' to 'example_add_2048sbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'example_add_2048sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 81.197 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2048sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 131.051 ; gain = 46.031
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 12.077 seconds; peak allocated memory: 81.197 MB.
==============================================================
File generated on Tue Jul 28 14:28:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Tue Jul 28 14:31:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.957 ; gain = 18.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.957 ; gain = 18.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.203 ; gain = 21.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 108.117 ; gain = 23.219
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.383 ; gain = 45.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.383 ; gain = 45.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.365 seconds; current allocated memory: 80.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 80.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2048s_2048ns_2048_2_1' to 'example_add_2048sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2048sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 81.033 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2048sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 130.383 ; gain = 45.484
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.439 seconds; peak allocated memory: 81.033 MB.
==============================================================
File generated on Tue Jul 28 14:32:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.516 ; gain = 18.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.516 ; gain = 18.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.410 ; gain = 21.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 108.094 ; gain = 23.293
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'A.V' (montg_mul/montg_mul.cpp:5) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.926 ; gain = 46.125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.926 ; gain = 46.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.132 seconds; current allocated memory: 80.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 80.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2048s_2048ns_2048_2_1' to 'example_add_2048sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2048sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 81.015 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2048sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 130.926 ; gain = 46.125
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.13 seconds; peak allocated memory: 81.015 MB.
==============================================================
File generated on Tue Jul 28 14:33:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.266 ; gain = 17.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.266 ; gain = 17.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.660 ; gain = 21.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 108.379 ; gain = 22.789
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 131.105 ; gain = 45.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 131.105 ; gain = 45.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.057 seconds; current allocated memory: 80.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 81.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'example_add_2048s_2048ns_2048_2_1' to 'example_add_2048sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2048sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 81.295 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2048sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 131.105 ; gain = 45.516
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.244 seconds; peak allocated memory: 81.295 MB.
==============================================================
File generated on Tue Jul 28 14:35:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.250 ; gain = 18.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.250 ; gain = 18.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.578 ; gain = 21.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 108.305 ; gain = 23.344
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:10) in function 'example' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.754 ; gain = 45.793
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.754 ; gain = 45.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.983 seconds; current allocated memory: 80.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 81.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'example_add_2048s_2048ns_2048_2_1' to 'example_add_2048sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2048sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 81.294 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2048sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 130.754 ; gain = 45.793
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.178 seconds; peak allocated memory: 81.294 MB.
==============================================================
File generated on Tue Jul 28 14:36:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.043 ; gain = 18.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.043 ; gain = 18.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.426 ; gain = 21.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 107.930 ; gain = 22.902
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:11) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:11) in function 'example' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.234 ; gain = 45.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.758 ; gain = 45.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.979 seconds; current allocated memory: 80.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 81.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'A_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'example_add_2048s_2048ns_2048_2_1' to 'example_add_2048sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2048sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 81.273 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2048sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 130.758 ; gain = 45.730
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.141 seconds; peak allocated memory: 81.273 MB.
==============================================================
File generated on Tue Jul 28 14:37:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.188 ; gain = 17.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.188 ; gain = 17.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 106.543 ; gain = 21.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 108.258 ; gain = 22.945
INFO: [XFORM 203-502] Unrolling small iteration loop 'add_loop' (montg_mul/montg_mul.cpp:11) in function 'example' automatically.
INFO: [HLS 200-489] Unrolling loop 'add_loop' (montg_mul/montg_mul.cpp:11) in function 'example' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.887 ; gain = 45.574
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 130.887 ; gain = 45.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.93 seconds; current allocated memory: 80.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 81.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'A_V' and 'B_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'example_add_2048s_2048ns_2048_2_1' to 'example_add_2048sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2048sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 81.280 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2048sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 130.887 ; gain = 45.574
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.058 seconds; peak allocated memory: 81.280 MB.
==============================================================
File generated on Tue Jul 28 14:40:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.191 ; gain = 18.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.191 ; gain = 18.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.469 ; gain = 21.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 108.223 ; gain = 23.332
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.176 ; gain = 45.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 130.699 ; gain = 45.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.886 seconds; current allocated memory: 81.577 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 81.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'A_V' and 'B_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'example_add_1024s_1024ns_1024_2_1' to 'example_add_1024sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_1024sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 82.083 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_1024sbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 130.699 ; gain = 45.809
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.08 seconds; peak allocated memory: 82.083 MB.
==============================================================
File generated on Tue Jul 28 14:54:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:10:15: note: in instantiation of template class 'ap_int<2048>' requested here
 ap_int<2048> temp;
              ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
montg_mul/montg_mul.cpp:12:8: error: expected expression
  temp={A[2],A[1]};
       ^
montg_mul/montg_mul.cpp:20:1: error: extraneous closing brace ('}')
}
^
3 errors generated.
==============================================================
File generated on Tue Jul 28 14:57:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 14:57:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.262 ; gain = 18.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 103.262 ; gain = 18.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.184 ; gain = 21.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 108.082 ; gain = 23.031
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.410 ; gain = 46.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 131.410 ; gain = 46.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.706 seconds; current allocated memory: 81.864 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 82.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 82.540 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 132.141 ; gain = 47.090
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 9.282 seconds; peak allocated memory: 82.540 MB.
==============================================================
File generated on Tue Jul 28 15:35:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.156 ; gain = 18.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.156 ; gain = 18.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 106.422 ; gain = 21.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 108.355 ; gain = 23.285
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 132.242 ; gain = 47.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 132.242 ; gain = 47.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.651 seconds; current allocated memory: 83.278 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 83.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 83.938 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 133.859 ; gain = 48.789
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 10.142 seconds; peak allocated memory: 83.938 MB.
==============================================================
File generated on Tue Jul 28 16:38:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 16:38:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
WARNING: [HLS 200-40] montg_mul/montg_mul.cpp:6:9: warning: 'AP_INT_MAX_W' macro redefined
#define AP_INT_MAX_W 2048
        ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:128:9: note: previous definition is here
#define AP_INT_MAX_W 1024
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:12:17: note: in instantiation of template class 'ap_int<2048>' requested here
  ap_int<32*64> x ;
                ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 16:42:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
WARNING: [HLS 200-40] montg_mul/montg_mul.cpp:6:9: warning: 'AP_INT_MAX_W' macro redefined
#define AP_INT_MAX_W 2048
        ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:128:9: note: previous definition is here
#define AP_INT_MAX_W 1024
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:8:78: note: in instantiation of template class 'ap_int<2048>' requested here
void example(ap_axis<32,1,1,1> A[64], ap_axis<32,1,1,1> B[64], ap_int<32*64> x ){
                                                                             ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 16:44:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
WARNING: [HLS 200-40] montg_mul/montg_mul.cpp:6:9: warning: 'AP_INT_MAX_W' macro redefined
#define AP_INT_MAX_W 2048
        ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:128:9: note: previous definition is here
#define AP_INT_MAX_W 1024
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:8:78: note: in instantiation of template class 'ap_int<2048>' requested here
void example(ap_axis<32,1,1,1> A[64], ap_axis<32,1,1,1> B[64], ap_int<32*64> x ){
                                                                             ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 16:44:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:8:78: note: in instantiation of template class 'ap_int<2048>' requested here
void example(ap_axis<32,1,1,1> A[64], ap_axis<32,1,1,1> B[64], ap_int<32*64> x ){
                                                                             ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 16:45:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
WARNING: [HLS 200-40] montg_mul/montg_mul.cpp:6:9: warning: 'AP_INT_MAX_W' macro redefined
#define AP_INT_MAX_W 2048
        ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:128:9: note: previous definition is here
#define AP_INT_MAX_W 1024
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:8:78: note: in instantiation of template class 'ap_int<2048>' requested here
void example(ap_axis<32,1,1,1> A[64], ap_axis<32,1,1,1> B[64], ap_int<32*64> x ){
                                                                             ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 16:50:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
WARNING: [HLS 200-40] montg_mul/montg_mul.cpp:6:9: warning: 'AP_INT_MAX_W' macro redefined
#define AP_INT_MAX_W 2048
        ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:128:9: note: previous definition is here
#define AP_INT_MAX_W 1024
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:8:78: note: in instantiation of template class 'ap_int<2048>' requested here
void example(ap_axis<32,1,1,1> A[64], ap_axis<32,1,1,1> B[64], ap_int<32*64> x ){
                                                                             ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 17:01:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:02:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:06:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:20:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:21:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:25:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:28:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:32:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:36:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:37:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:3:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2048, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2048, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:11:17: note: in instantiation of template class 'ap_int<2048>' requested here
  ap_int<32*64> x ;
                ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 17:38:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.176 ; gain = 17.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.176 ; gain = 17.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.066 ; gain = 25.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 115.590 ; gain = 30.184
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 141.676 ; gain = 56.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 143.098 ; gain = 57.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.275 seconds; current allocated memory: 93.312 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 93.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.431 seconds; current allocated memory: 94.216 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 145.559 ; gain = 60.152
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 13.536 seconds; peak allocated memory: 94.216 MB.
==============================================================
File generated on Tue Jul 28 17:42:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 17:44:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.973 ; gain = 17.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.973 ; gain = 17.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.082 ; gain = 26.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 115.766 ; gain = 30.766
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 141.453 ; gain = 56.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 143.145 ; gain = 58.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.001 seconds; current allocated memory: 93.447 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 93.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/C_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/C_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 94.332 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 146.230 ; gain = 61.230
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 13.135 seconds; peak allocated memory: 94.332 MB.
==============================================================
File generated on Tue Jul 28 17:51:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 18:40:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 18:40:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 18:41:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 18:41:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:07:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:08:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:08:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.168 ; gain = 17.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.168 ; gain = 17.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 111.125 ; gain = 25.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 115.809 ; gain = 30.613
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 141.520 ; gain = 56.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 143.051 ; gain = 57.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.6 seconds; current allocated memory: 93.447 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 93.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 94.332 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 145.813 ; gain = 60.617
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 13.62 seconds; peak allocated memory: 94.332 MB.
==============================================================
File generated on Tue Jul 28 20:21:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:22:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:22:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:23:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:26:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:26:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:27:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:28:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:28:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:29:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:31:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:32:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:32:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:34:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:35:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.004 ; gain = 17.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.004 ; gain = 17.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.188 ; gain = 26.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 117.547 ; gain = 32.109
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 144.145 ; gain = 58.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 144.930 ; gain = 59.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.96 seconds; current allocated memory: 94.632 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 94.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 95.518 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 147.480 ; gain = 62.043
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 13.306 seconds; peak allocated memory: 95.518 MB.
==============================================================
File generated on Tue Jul 28 20:35:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:36:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:36:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:39:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:40:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:41:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:42:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:43:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:43:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:46:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:46:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.008 ; gain = 18.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.008 ; gain = 18.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 110.914 ; gain = 26.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 115.691 ; gain = 30.953
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 141.953 ; gain = 57.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 143.492 ; gain = 58.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.89 seconds; current allocated memory: 93.568 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 93.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 94.454 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 145.332 ; gain = 60.594
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 12.864 seconds; peak allocated memory: 94.454 MB.
==============================================================
File generated on Tue Jul 28 20:56:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 20:57:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:11:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:12:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:12:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4096, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:43:51: note: in instantiation of template class 'ap_uint<4096>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w)%2;
                                                  ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<4096, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:44:50: note: in instantiation of template class 'ap_int<4096>' requested here
   result_mont = (result_mont + rrmodn.range(i,i)*x+u*n)/2;
                                                 ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<2049, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<2049, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:48:31: note: in instantiation of template class 'ap_int<2049>' requested here
    result_mont = result_mont - n;
                              ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
3 errors generated.
==============================================================
File generated on Tue Jul 28 21:13:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:14:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:14:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4096, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:43:51: note: in instantiation of template class 'ap_uint<4096>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w)%2;
                                                  ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<4096, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:44:50: note: in instantiation of template class 'ap_int<4096>' requested here
   result_mont = (result_mont + rrmodn.range(i,i)*x+u*n)/2;
                                                 ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 errors generated.
==============================================================
File generated on Tue Jul 28 21:15:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:15:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4096, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:43:51: note: in instantiation of template class 'ap_uint<4096>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w)%2;
                                                  ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<4096, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:44:50: note: in instantiation of template class 'ap_int<4096>' requested here
   result_mont = (result_mont + rrmodn.range(i,i)*x+u*n)/2;
                                                 ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 errors generated.
==============================================================
File generated on Tue Jul 28 21:16:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:16:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4098, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<4098, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:43:32: note: in instantiation of template class 'ap_int<4098>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w)%2;
                               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<4097, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:44:31: note: in instantiation of template class 'ap_int<4097>' requested here
   result_mont = (result_mont + rrmodn.range(i,i)*x+u*n)/2;
                              ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4097, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:1661:307: note: in instantiation of template class 'ap_uint<4097>' requested here
template <int _AP_W1, bool _AP_S1, int _AP_W2, bool _AP_S2> inline __attribute__((always_inline)) typename ap_int_base<_AP_W1, _AP_S1>::template RType<_AP_W2, _AP_S2>::plus operator +(const ap_range_ref<_AP_W1, _AP_S1>& op1, const ap_int_base<_AP_W2, _AP_S2>& op2) { return ap_int_base<_AP_W1, false>(op1) + op2; } template <int _AP_W1, bool _AP_S1, int _AP_W2, bool _AP_S2> inline __attribute__((always_inline)) typename ap_int_base<_AP_W1, _AP_S1>::template RType<_AP_W2, _AP_S2>::plus operator +(const ap_int_base<_AP_W1, _AP_S1>& op1, const ap_range_ref<_AP_W2, _AP_S2>& op2) { return op1 + ap_int_base<_AP_W2, false>(op2); }
                                                                                                                                                                                                                                                                                                                  ^
montg_mul/montg_mul.cpp:43:32: note: in instantiation of function template specialization 'operator+<4096, true, 4096, false>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w)%2;
                               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
3 errors generated.
==============================================================
File generated on Tue Jul 28 21:18:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:18:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<6146, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<6146, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:43:65: note: in instantiation of template class 'ap_int<6146>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w)%2;
                                                                ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<6145, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<6145, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:44:54: note: in instantiation of template class 'ap_int<6145>' requested here
   result_mont = (result_mont + rrmodn.range(i,i)*x+u*n)/2;
                                                     ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
2 errors generated.
==============================================================
File generated on Tue Jul 28 21:20:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:20:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<6146, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<6146, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:44:65: note: in instantiation of template class 'ap_int<6146>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w)%2;
                                                                ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Tue Jul 28 21:22:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:22:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:22:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jul 28 21:24:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:24:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:00 ; elapsed = 00:01:44 . Memory (MB): peak = 208.863 ; gain = 123.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:00 ; elapsed = 00:01:44 . Memory (MB): peak = 208.863 ; gain = 123.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:01:45 . Memory (MB): peak = 208.863 ; gain = 123.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:01:45 . Memory (MB): peak = 208.863 ; gain = 123.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:45 . Memory (MB): peak = 230.965 ; gain = 145.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:45 . Memory (MB): peak = 233.926 ; gain = 148.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.457 seconds; current allocated memory: 180.760 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 181.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.291 seconds; current allocated memory: 181.531 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 233.926 ; gain = 148.582
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 108.609 seconds; peak allocated memory: 181.531 MB.
==============================================================
File generated on Tue Jul 28 21:38:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:39:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:40:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:40:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:42:29 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:46:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:49:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:50:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:51:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:52:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:53:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Jul 28 21:53:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:00 ; elapsed = 00:01:48 . Memory (MB): peak = 208.676 ; gain = 123.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:00 ; elapsed = 00:01:48 . Memory (MB): peak = 208.676 ; gain = 123.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:00 ; elapsed = 00:01:49 . Memory (MB): peak = 208.676 ; gain = 123.965
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 208.676 ; gain = 123.965
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 231.938 ; gain = 147.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:49 . Memory (MB): peak = 235.426 ; gain = 150.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.604 seconds; current allocated memory: 182.142 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 182.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_4098s_4098s_4098_2_1' to 'example_add_4098sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_sub_4098ns_4098ns_4098_2_1' to 'example_sub_4098ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_sub_4097ns_4097ns_4097_2_1' to 'example_sub_4097ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_4097s_4097ns_4097_2_1' to 'example_add_4097seOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 8209 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'example_add_4097seOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_4098sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_sub_4097ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_sub_4098ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 2.29 seconds; current allocated memory: 183.776 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4098sbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_sub_4098ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_sub_4097ndEe_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4097seOg_AddSubnS_3'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:55 . Memory (MB): peak = 235.426 ; gain = 150.715
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 114.58 seconds; peak allocated memory: 183.776 MB.
==============================================================
File generated on Wed Jul 29 09:19:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:25:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:27:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:31:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:32:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:33:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:34:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:51:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:52:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:54:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:55:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:56:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 09:57:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:06:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:07:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:08:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:13:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:16:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:17:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:19:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:20:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:22:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:22:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:23:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:55:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:56:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 10:57:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:44 . Memory (MB): peak = 208.414 ; gain = 123.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:44 . Memory (MB): peak = 208.414 ; gain = 123.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:45 . Memory (MB): peak = 208.414 ; gain = 123.176
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:26: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:45 . Memory (MB): peak = 208.414 ; gain = 123.176
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:45 . Memory (MB): peak = 228.047 ; gain = 142.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:45 . Memory (MB): peak = 230.980 ; gain = 145.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.521 seconds; current allocated memory: 178.084 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 178.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_4098ns_4098ns_4098_2_1' to 'example_add_4098nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_4097s_4097ns_4097_2_1' to 'example_add_4097scud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 8209 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'example_add_4097scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_4098nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 2.734 seconds; current allocated memory: 179.583 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4098nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4097scud_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:51 . Memory (MB): peak = 230.984 ; gain = 145.746
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 110.759 seconds; peak allocated memory: 179.583 MB.
==============================================================
File generated on Wed Jul 29 14:07:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:08:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:59 ; elapsed = 00:01:43 . Memory (MB): peak = 208.820 ; gain = 124.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:59 ; elapsed = 00:01:43 . Memory (MB): peak = 208.820 ; gain = 124.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:59 ; elapsed = 00:01:44 . Memory (MB): peak = 208.820 ; gain = 124.172
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:44 . Memory (MB): peak = 208.820 ; gain = 124.172
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:44 . Memory (MB): peak = 227.734 ; gain = 143.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:44 . Memory (MB): peak = 230.406 ; gain = 145.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.425 seconds; current allocated memory: 177.733 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 178.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_4098ns_4098ns_4098_2_1' to 'example_add_4098nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_4097s_4097ns_4097_2_1' to 'example_add_4097scud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 8209 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'example_add_4097scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_4098nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 2.009 seconds; current allocated memory: 179.031 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4098nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4097scud_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:48 . Memory (MB): peak = 230.406 ; gain = 145.758
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 108.583 seconds; peak allocated memory: 179.031 MB.
==============================================================
File generated on Wed Jul 29 14:20:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:21:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 209.164 ; gain = 124.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 209.164 ; gain = 124.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 209.164 ; gain = 124.285
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 209.164 ; gain = 124.285
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 228.641 ; gain = 143.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 231.313 ; gain = 146.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.398 seconds; current allocated memory: 177.730 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 178.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_4098ns_4098ns_4098_2_1' to 'example_add_4098nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_4097s_4097ns_4097_2_1' to 'example_add_4097scud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 8209 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'example_add_4097scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_4098nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.947 seconds; current allocated memory: 179.028 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4098nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4097scud_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:47 . Memory (MB): peak = 231.313 ; gain = 146.434
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 107.415 seconds; peak allocated memory: 179.028 MB.
==============================================================
File generated on Wed Jul 29 14:24:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:31:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:32:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:34:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:34:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jul 29 14:34:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:37:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:37:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
montg_mul/montg_mul.cpp:60:43: error: use of overloaded operator '<<' is ambiguous (with operand types '__ostream_type' (aka 'basic_ostream<char, std::char_traits<char> >') and 'ap_range_ref<4097, false>')
  std::cout << "result[2047:0] = " << hex << result_mont.range(2047,0) << "\n\r"<<endl;
  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:203:7: note: candidate function
      operator<<(unsigned long long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:164:7: note: candidate function
      operator<<(long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:168:7: note: candidate function
      operator<<(unsigned long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:172:7: note: candidate function
      operator<<(bool __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:176:7: note: candidate function
      operator<<(short __n);
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:179:7: note: candidate function
      operator<<(unsigned short __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:187:7: note: candidate function
      operator<<(int __n);
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:190:7: note: candidate function
      operator<<(unsigned int __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:199:7: note: candidate function
      operator<<(long long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:208:7: note: candidate function
      operator<<(double __f)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:212:7: note: candidate function
      operator<<(float __f)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:220:7: note: candidate function
      operator<<(long double __f)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:459:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:453:5: note: candidate function [with _CharT = char, _Traits = std::char_traits<char>]
    operator<<(basic_ostream<_CharT, _Traits>& __out, char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:465:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, signed char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:470:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, unsigned char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_ref.h:1111:2639: note: candidate function [with _AP_W = 4097, _AP_S = false]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::logic operator &(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) & ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::logic operator &(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) & ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::logic operator |(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) | ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::logic operator |(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) | ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::logic operator ^(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) ^ ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::logic operator ^(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) ^ ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::arg1 operator >>(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) >> ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::arg1 operator >>(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) >> ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::arg1 operator <<(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) << ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::arg1 operator <<(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) << ap_int_base<_AP_W, false>(op); }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^
1 error generated.
==============================================================
File generated on Wed Jul 29 14:38:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
montg_mul/montg_mul.cpp:60:36: error: use of overloaded operator '<<' is ambiguous (with operand types 'basic_ostream<char, std::char_traits<char> >' and 'ap_range_ref<4097, false>')
  std::cout << "result[2047:0] = " << result_mont.range(2047,0) << "\n\r"<<endl;
  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:203:7: note: candidate function
      operator<<(unsigned long long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:164:7: note: candidate function
      operator<<(long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:168:7: note: candidate function
      operator<<(unsigned long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:172:7: note: candidate function
      operator<<(bool __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:176:7: note: candidate function
      operator<<(short __n);
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:179:7: note: candidate function
      operator<<(unsigned short __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:187:7: note: candidate function
      operator<<(int __n);
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:190:7: note: candidate function
      operator<<(unsigned int __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:199:7: note: candidate function
      operator<<(long long __n)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:208:7: note: candidate function
      operator<<(double __f)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:212:7: note: candidate function
      operator<<(float __f)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:220:7: note: candidate function
      operator<<(long double __f)
      ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:459:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:453:5: note: candidate function [with _CharT = char, _Traits = std::char_traits<char>]
    operator<<(basic_ostream<_CharT, _Traits>& __out, char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:465:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, signed char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:470:5: note: candidate function [with _Traits = std::char_traits<char>]
    operator<<(basic_ostream<char, _Traits>& __out, unsigned char __c)
    ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_ref.h:1111:2639: note: candidate function [with _AP_W = 4097, _AP_S = false]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::logic operator &(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) & ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::logic operator &(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) & ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::logic operator |(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) | ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::logic operator |(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) | ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::logic operator ^(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) ^ ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::logic operator ^(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) ^ ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::arg1 operator >>(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) >> ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::arg1 operator >>(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) >> ap_int_base<_AP_W, false>(op); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<_AP_W, false>::template RType<(1), (false)>::arg1 operator <<(const ap_range_ref<_AP_W, _AP_S>& op, bool op2) { return ap_int_base<_AP_W, false>(op) << ap_int_base<(1), (false)>(op2); } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) typename ap_int_base<(1), (false)>::template RType<_AP_W, false>::arg1 operator <<(bool op2, const ap_range_ref<_AP_W, _AP_S>& op) { return ap_int_base<(1), (false)>(op2) << ap_int_base<_AP_W, false>(op); }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ^
1 error generated.
==============================================================
File generated on Wed Jul 29 14:39:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 209.035 ; gain = 123.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 209.035 ; gain = 123.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 209.035 ; gain = 123.652
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 209.035 ; gain = 123.652
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:44 . Memory (MB): peak = 230.125 ; gain = 144.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:44 . Memory (MB): peak = 232.289 ; gain = 146.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.853 seconds; current allocated memory: 179.220 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 179.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_4098ns_4098ns_4098_2_1' to 'example_add_4098nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_4097s_4097ns_4097_2_1' to 'example_add_4097scud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 8209 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'example_add_4097scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_4098nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.845 seconds; current allocated memory: 180.518 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4098nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_4097scud_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:48 . Memory (MB): peak = 232.289 ; gain = 146.906
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 107.828 seconds; peak allocated memory: 180.518 MB.
==============================================================
File generated on Wed Jul 29 14:42:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 208.551 ; gain = 123.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 208.551 ; gain = 123.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 208.551 ; gain = 123.219
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 208.551 ; gain = 123.219
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 229.813 ; gain = 144.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 231.453 ; gain = 146.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.52 seconds; current allocated memory: 179.134 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 179.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2051ns_2051ns_2051_2_1' to 'example_add_2051nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050s_2050ns_2050_2_1' to 'example_add_2050scud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2050scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2051nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.879 seconds; current allocated memory: 180.391 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2051nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050scud_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:47 . Memory (MB): peak = 231.453 ; gain = 146.121
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 107.532 seconds; peak allocated memory: 180.391 MB.
==============================================================
File generated on Wed Jul 29 14:45:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:47:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
...
==============================================================
File generated on Wed Jul 29 14:50:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
...
==============================================================
File generated on Wed Jul 29 14:51:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:53:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
...
==============================================================
File generated on Wed Jul 29 14:53:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:53:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4097, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:42:32: note: in instantiation of template class 'ap_uint<4097>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w.range(0,0));
                               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<4097, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:48:31: note: in instantiation of template class 'ap_int<4097>' requested here
    result_mont = result_mont - n;
                              ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4098, true>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:62:17: note: in instantiation of template class 'ap_int_base<4098, true>' requested here
struct ap_int : ap_int_base<_AP_W, true> {
                ^
montg_mul/montg_mul.cpp:52:31: note: in instantiation of template class 'ap_int<4098>' requested here
    result_mont = result_mont - 0;
                              ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
3 errors generated.
==============================================================
File generated on Wed Jul 29 14:55:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<6146, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<6146, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:42:65: note: in instantiation of template class 'ap_uint<6146>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w.range(0,0));
                                                                ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Wed Jul 29 14:56:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:57:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 14:57:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.723 ; gain = 52.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.723 ; gain = 52.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.012 ; gain = 55.711
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:43: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 148.898 ; gain = 63.598
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.195 ; gain = 93.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 181.324 ; gain = 96.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.182 seconds; current allocated memory: 129.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 130.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2051ns_2051ns_2051_2_1' to 'example_add_2051ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050s_2050ns_2050_2_1' to 'example_add_2050sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2051ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.684 seconds; current allocated memory: 130.979 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2051ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 181.324 ; gain = 96.023
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.014 seconds; peak allocated memory: 130.979 MB.
==============================================================
File generated on Wed Jul 29 14:58:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
...
==============================================================
File generated on Wed Jul 29 14:58:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
...
==============================================================
File generated on Wed Jul 29 15:00:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:00:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:5:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_axi_sdata.h:86:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot/ap_int.h:55:
...
==============================================================
File generated on Wed Jul 29 15:03:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:04:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
...
==============================================================
File generated on Wed Jul 29 15:06:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4097, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:44:32: note: in instantiation of template class 'ap_uint<4097>' requested here
   u = ((result_mont.range(0,0)+ rrmodn.range(i,i)*x.range(0,0))*w);
                               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Wed Jul 29 15:08:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:08:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4097, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:44:32: note: in instantiation of template class 'ap_uint<4097>' requested here
   u = (result_mont.range(0,0) + rrmodn.range(i,i)*x.range(0,0))*w;
                               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Wed Jul 29 15:11:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 137.621 ; gain = 52.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 137.621 ; gain = 52.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 140.496 ; gain = 55.453
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 148.414 ; gain = 63.371
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 176.945 ; gain = 91.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.320 ; gain = 94.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.089 seconds; current allocated memory: 128.265 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 128.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2051ns_2051ns_2051_2_1' to 'example_add_2051ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050s_2050ns_2050_2_1' to 'example_add_2050sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2051ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.771 seconds; current allocated memory: 129.542 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2051ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 179.320 ; gain = 94.277
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.977 seconds; peak allocated memory: 129.542 MB.
==============================================================
File generated on Wed Jul 29 15:12:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.711 ; gain = 52.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.711 ; gain = 52.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.543 ; gain = 55.383
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 148.277 ; gain = 63.117
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.723 ; gain = 92.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.313 ; gain = 94.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.116 seconds; current allocated memory: 128.182 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 128.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 129.440 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 179.313 ; gain = 94.152
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.967 seconds; peak allocated memory: 129.440 MB.
==============================================================
File generated on Wed Jul 29 15:13:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:15:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:16:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:17:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:17:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.539 ; gain = 52.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.539 ; gain = 52.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.406 ; gain = 55.086
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.859 ; gain = 62.539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.387 ; gain = 92.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.500 ; gain = 94.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.021 seconds; current allocated memory: 128.167 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 128.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.644 seconds; current allocated memory: 129.424 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 179.500 ; gain = 94.180
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.765 seconds; peak allocated memory: 129.424 MB.
==============================================================
File generated on Wed Jul 29 15:18:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:18:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.625 ; gain = 52.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.625 ; gain = 52.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.199 ; gain = 55.332
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 146.930 ; gain = 62.063
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 176.406 ; gain = 91.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.414 ; gain = 93.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.04 seconds; current allocated memory: 126.809 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 127.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.621 seconds; current allocated memory: 128.066 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 178.414 ; gain = 93.547
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.735 seconds; peak allocated memory: 128.066 MB.
==============================================================
File generated on Wed Jul 29 15:20:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:20:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.434 ; gain = 52.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.434 ; gain = 52.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 140.074 ; gain = 54.715
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.441 ; gain = 62.082
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (montg_mul/montg_mul.cpp:44:34) to (montg_mul/montg_mul.cpp:42:22) in function 'example'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.680 ; gain = 90.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.734 ; gain = 92.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.402 seconds; current allocated memory: 126.917 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 127.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.627 seconds; current allocated memory: 128.186 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 177.734 ; gain = 92.375
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.11 seconds; peak allocated memory: 128.186 MB.
==============================================================
File generated on Wed Jul 29 15:22:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:22:29 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.730 ; gain = 52.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 137.730 ; gain = 52.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.672 ; gain = 55.430
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 147.637 ; gain = 62.395
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.371 ; gain = 92.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.746 ; gain = 94.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.921 seconds; current allocated memory: 128.223 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 128.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.566 seconds; current allocated memory: 129.480 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 179.746 ; gain = 94.504
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.539 seconds; peak allocated memory: 129.480 MB.
==============================================================
File generated on Wed Jul 29 15:24:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 138.820 ; gain = 53.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 138.820 ; gain = 53.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 141.566 ; gain = 56.367
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 148.781 ; gain = 63.582
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.184 ; gain = 92.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.902 ; gain = 94.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_s', montg_mul/montg_mul.cpp:49) [64]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.08 seconds; current allocated memory: 128.337 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 128.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.633 seconds; current allocated memory: 129.679 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050fYi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 179.902 ; gain = 94.703
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.017 seconds; peak allocated memory: 129.679 MB.
==============================================================
File generated on Wed Jul 29 15:26:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:48:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:49:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:49:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:50:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:51:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:51:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jul 29 15:51:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:54:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:56:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:56:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.801 ; gain = 53.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.801 ; gain = 53.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.355 ; gain = 56.176
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.348 ; gain = 64.168
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.867 ; gain = 93.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 180.195 ; gain = 95.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_s', montg_mul/montg_mul.cpp:49) [64]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.691 seconds; current allocated memory: 128.337 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 128.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.726 seconds; current allocated memory: 129.679 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050fYi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 180.195 ; gain = 95.016
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.886 seconds; peak allocated memory: 129.679 MB.
==============================================================
File generated on Wed Jul 29 15:58:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 15:58:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 138.652 ; gain = 53.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 138.652 ; gain = 53.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.863 ; gain = 55.871
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.512 ; gain = 62.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.766 ; gain = 90.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.340 ; gain = 93.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_s', montg_mul/montg_mul.cpp:49) [64]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.064 seconds; current allocated memory: 126.885 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 127.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.644 seconds; current allocated memory: 128.227 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050fYi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 178.340 ; gain = 93.348
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.915 seconds; peak allocated memory: 128.227 MB.
==============================================================
File generated on Wed Jul 29 15:59:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.727 ; gain = 53.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.727 ; gain = 53.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.250 ; gain = 55.266
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.219 ; gain = 62.234
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.457 ; gain = 90.473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.035 ; gain = 93.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_s', montg_mul/montg_mul.cpp:49) [64]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.083 seconds; current allocated memory: 126.340 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 126.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.902 seconds; current allocated memory: 127.682 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050fYi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 178.035 ; gain = 93.051
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.353 seconds; peak allocated memory: 127.682 MB.
==============================================================
File generated on Wed Jul 29 16:01:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:01:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
...
==============================================================
File generated on Wed Jul 29 16:02:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
...
==============================================================
File generated on Wed Jul 29 16:02:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
...
==============================================================
File generated on Wed Jul 29 16:03:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
...
==============================================================
File generated on Wed Jul 29 16:03:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4097, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:44:32: note: in instantiation of template class 'ap_uint<4097>' requested here
   u = (result_mont.range(0,0) + rrmodn.range(i,i)*x.range(0,0))*w;
                               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Wed Jul 29 16:04:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4096, false>'
...
==============================================================
File generated on Wed Jul 29 16:04:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.824 ; gain = 54.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.824 ; gain = 54.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.648 ; gain = 55.844
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 147.352 ; gain = 62.547
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.074 ; gain = 90.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.914 ; gain = 93.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_s', montg_mul/montg_mul.cpp:49) [64]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.923 seconds; current allocated memory: 126.340 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 126.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.613 seconds; current allocated memory: 127.682 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050fYi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 177.914 ; gain = 93.109
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.87 seconds; peak allocated memory: 127.682 MB.
==============================================================
File generated on Wed Jul 29 16:05:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from montg_mul/montg_mul.cpp:1:
In file included from montg_mul/montg_mul.cpp:2:
In file included from D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:55:
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int_base.h:150:29: error: implicit instantiation of undefined template 'ssdm_int<4097, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_int.h:194:18: note: in instantiation of template class 'ap_int_base<4097, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
montg_mul/montg_mul.cpp:44:32: note: in instantiation of template class 'ap_uint<4097>' requested here
   u = (result_mont.range(0,0) + rrmodn.range(i,i)*x.range(0,0))*w;
                               ^
D:/Xilinx2018/Vivado/2018.3/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
1 error generated.
==============================================================
File generated on Wed Jul 29 16:05:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.875 ; gain = 54.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.875 ; gain = 54.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.383 ; gain = 55.625
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:44: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.551 ; gain = 62.793
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.266 ; gain = 90.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.367 ; gain = 93.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_s', montg_mul/montg_mul.cpp:49) [64]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.099 seconds; current allocated memory: 126.340 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 126.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.784 seconds; current allocated memory: 127.682 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050fYi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 178.367 ; gain = 93.609
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.216 seconds; peak allocated memory: 127.682 MB.
==============================================================
File generated on Wed Jul 29 16:24:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:26:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:41:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jul 29 16:41:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:43:29 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:48:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:48:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:49:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:51:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:55:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:55:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:56:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.984 ; gain = 54.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.984 ; gain = 54.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 140.535 ; gain = 55.832
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.434 ; gain = 62.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 176.488 ; gain = 91.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.801 ; gain = 94.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_2', montg_mul/montg_mul.cpp:48) [146]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.267 seconds; current allocated memory: 127.123 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 127.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_shl_2048s_12ns_2048_6_1' to 'example_shl_2048sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.731 seconds; current allocated memory: 129.307 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048sbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048cud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 181.516 ; gain = 96.813
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 27.107 seconds; peak allocated memory: 129.307 MB.
==============================================================
File generated on Wed Jul 29 16:58:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 16:59:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.004 ; gain = 53.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.004 ; gain = 53.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.273 ; gain = 55.152
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.238 ; gain = 62.117
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.813 ; gain = 90.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.648 ; gain = 93.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_2', montg_mul/montg_mul.cpp:48) [146]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.124 seconds; current allocated memory: 127.061 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 127.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_shl_2048s_12ns_2048_6_1' to 'example_shl_2048sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 129.246 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048sbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048cud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 180.465 ; gain = 95.344
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.381 seconds; peak allocated memory: 129.246 MB.
==============================================================
File generated on Wed Jul 29 17:00:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.031 ; gain = 54.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.031 ; gain = 54.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 140.207 ; gain = 55.465
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:27: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.500 ; gain = 62.758
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.516 ; gain = 90.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 178.094 ; gain = 93.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.5 seconds; current allocated memory: 127.036 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 127.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.465 seconds; current allocated memory: 128.754 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 178.879 ; gain = 94.137
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.354 seconds; peak allocated memory: 128.754 MB.
==============================================================
File generated on Wed Jul 29 17:03:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.742 ; gain = 53.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.742 ; gain = 53.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 139.941 ; gain = 55.191
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:25: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 147.125 ; gain = 62.375
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.203 ; gain = 90.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.039 ; gain = 93.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_2', montg_mul/montg_mul.cpp:46) [146]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.529 seconds; current allocated memory: 127.077 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 127.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_shl_2048s_12ns_2048_6_1' to 'example_shl_2048sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_keep_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_keep_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_strb_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_strb_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_user_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_user_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_last_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_last_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_id_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_id_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/B_dest_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/B_dest_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 1.756 seconds; current allocated memory: 129.262 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048sbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048cud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 180.797 ; gain = 96.047
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 27.019 seconds; peak allocated memory: 129.262 MB.
==============================================================
File generated on Wed Jul 29 17:10:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:10:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 139.027 ; gain = 54.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 139.027 ; gain = 54.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 140.102 ; gain = 55.422
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 147.055 ; gain = 62.375
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 174.477 ; gain = 89.797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 177.316 ; gain = 92.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_2', montg_mul/montg_mul.cpp:51) [109]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.674 seconds; current allocated memory: 125.708 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 126.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_6_1' to 'example_shl_2048nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 127.390 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048nbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048cud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 178.398 ; gain = 93.719
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.303 seconds; peak allocated memory: 127.390 MB.
==============================================================
File generated on Wed Jul 29 17:11:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.684 ; gain = 53.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.684 ; gain = 53.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 139.973 ; gain = 55.016
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 146.785 ; gain = 61.828
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 173.957 ; gain = 89.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 177.039 ; gain = 92.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.942 seconds; current allocated memory: 125.682 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 126.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/B_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 126.902 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 177.844 ; gain = 92.887
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.083 seconds; peak allocated memory: 126.902 MB.
==============================================================
File generated on Wed Jul 29 17:14:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:24:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:25:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:26:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.355 ; gain = 54.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.355 ; gain = 54.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 140.695 ; gain = 55.480
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 148.207 ; gain = 62.992
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.914 ; gain = 92.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.895 ; gain = 94.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.312 seconds; current allocated memory: 128.323 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 128.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 129.874 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 181.023 ; gain = 95.809
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.032 seconds; peak allocated memory: 129.874 MB.
==============================================================
File generated on Wed Jul 29 17:28:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.609 ; gain = 53.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.609 ; gain = 53.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 140.246 ; gain = 55.102
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 148.234 ; gain = 63.090
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 178.504 ; gain = 93.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 180.094 ; gain = 94.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_2', montg_mul/montg_mul.cpp:49) [134]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.122 seconds; current allocated memory: 128.362 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 128.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_2_1' to 'example_shl_2048ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6144, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 130.272 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048bkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048ncud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 181.867 ; gain = 96.723
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.364 seconds; peak allocated memory: 130.272 MB.
==============================================================
File generated on Wed Jul 29 17:31:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:32:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.570 ; gain = 53.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.570 ; gain = 53.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 140.730 ; gain = 55.379
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 148.191 ; gain = 62.840
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.539 ; gain = 92.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.258 ; gain = 93.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (montg_mul/montg_mul.cpp:16) on 'x_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (montg_mul/montg_mul.cpp:21) on 'rrmodn_V', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_2', montg_mul/montg_mul.cpp:51) [142]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.52 seconds; current allocated memory: 128.528 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 129.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_2_1' to 'example_shl_2048ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6144, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 130.476 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048bkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048ncud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 183.109 ; gain = 97.758
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.759 seconds; peak allocated memory: 130.476 MB.
==============================================================
File generated on Wed Jul 29 17:34:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.770 ; gain = 53.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.770 ; gain = 53.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 140.922 ; gain = 55.539
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 148.258 ; gain = 62.875
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.715 ; gain = 93.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 180.039 ; gain = 94.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_2', montg_mul/montg_mul.cpp:51) [142]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.493 seconds; current allocated memory: 128.526 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 129.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_2_1' to 'example_shl_2048ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6144, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 130.475 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048bkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048ncud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 182.551 ; gain = 97.168
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.705 seconds; peak allocated memory: 130.475 MB.
==============================================================
File generated on Wed Jul 29 17:51:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:51:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:52:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.367 ; gain = 54.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.367 ; gain = 54.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.855 ; gain = 57.094
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.645 ; gain = 64.883
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.355 ; gain = 95.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 182.238 ; gain = 97.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_5', montg_mul/montg_mul.cpp:51) [142]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.647 seconds; current allocated memory: 131.091 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 131.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_2_1' to 'example_shl_2048ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6144, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 133.043 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048bkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048ncud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 184.895 ; gain = 100.133
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.907 seconds; peak allocated memory: 133.043 MB.
==============================================================
File generated on Wed Jul 29 17:54:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:56:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:56:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.902 ; gain = 54.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.902 ; gain = 54.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.723 ; gain = 56.941
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 150.211 ; gain = 65.430
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.371 ; gain = 95.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 182.516 ; gain = 97.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-70] Cannot meet target clock period in 'add' operation ('result_mont.V', montg_mul/montg_mul.cpp:52) (combination delay: 71.7853 ns) to honor II constraint (II=1) in region 'Loop 3'.
WARNING: [SCHED 204-70] Cannot meet target clock period in 'add' operation ('result_mont.V', montg_mul/montg_mul.cpp:52) (combination delay: 71.7853 ns) to honor II constraint (II=1) in region 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('result_mont.V') to 'icmp' operation ('tmp_7') (combination delay: 7.344 ns) to honor II or Latency constraint in region 'Loop 3'.
WARNING: [SCHED 204-21] Estimated clock period (220.158ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'add' operation ('result_mont.V', montg_mul/montg_mul.cpp:52) [142]  (71.8 ns)
	'add' operation ('result_mont_V_1', montg_mul/montg_mul.cpp:56) [145]  (71.8 ns)
	'select' operation ('result_mont.V', montg_mul/montg_mul.cpp:54) [146]  (2.4 ns)
	'phi' operation ('result_mont.V') with incoming values : ('result_mont.V', montg_mul/montg_mul.cpp:54) [121]  (0 ns)
	'xor' operation ('u.V', montg_mul/montg_mul.cpp:50) [135]  (0 ns)
	'select' operation ('tmp_3_cast_cast', montg_mul/montg_mul.cpp:52) [139]  (2.4 ns)
	'add' operation ('tmp2', montg_mul/montg_mul.cpp:52) [140]  (71.8 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.816 seconds; current allocated memory: 131.202 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 131.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_2_1' to 'example_shl_2048ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6144, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 133.110 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048bkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048ncud'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050dEe'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 186.262 ; gain = 101.480
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.74 seconds; peak allocated memory: 133.110 MB.
==============================================================
File generated on Wed Jul 29 17:58:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.395 ; gain = 54.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.395 ; gain = 54.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.520 ; gain = 56.773
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.566 ; gain = 64.820
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.879 ; gain = 95.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 182.023 ; gain = 97.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_5', montg_mul/montg_mul.cpp:52) [134]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.608 seconds; current allocated memory: 130.928 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 131.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_2_1' to 'example_shl_2048ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6144, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 132.841 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048bkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048ncud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 183.918 ; gain = 99.172
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.853 seconds; peak allocated memory: 132.841 MB.
==============================================================
File generated on Wed Jul 29 17:59:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 17:59:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: montg_mul/montg_mul.cpp:48:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file montg_mul/montg_mul.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.820 ; gain = 53.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.820 ; gain = 53.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.668 ; gain = 56.551
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 149.801 ; gain = 64.684
ERROR: [XFORM 203-722] Cannot read value of  '__Val2__.4'  from previous iterations in dataflow  (montg_mul/montg_mul.cpp:45)  of function 'example'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Wed Jul 29 18:00:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 18:01:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.250 ; gain = 53.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.250 ; gain = 53.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.617 ; gain = 56.504
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.871 ; gain = 64.758
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.379 ; gain = 95.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 182.523 ; gain = 97.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.677 seconds; current allocated memory: 130.902 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 131.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_6_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 132.640 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 183.711 ; gain = 98.598
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.667 seconds; peak allocated memory: 132.640 MB.
==============================================================
File generated on Wed Jul 29 18:03:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.980 ; gain = 54.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.980 ; gain = 54.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.273 ; gain = 56.578
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.113 ; gain = 64.418
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.184 ; gain = 94.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.789 ; gain = 96.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.442 seconds; current allocated memory: 129.526 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 130.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_6_1' to 'example_lshr_2050dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 131.186 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050dEe'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 182.887 ; gain = 98.191
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.114 seconds; peak allocated memory: 131.186 MB.
==============================================================
File generated on Wed Jul 29 18:07:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 139.375 ; gain = 53.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 139.375 ; gain = 53.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 141.688 ; gain = 56.281
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 149.910 ; gain = 64.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 179.621 ; gain = 94.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 182.289 ; gain = 96.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.296 seconds; current allocated memory: 130.920 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 131.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_6_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 132.658 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 184.465 ; gain = 99.059
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.202 seconds; peak allocated memory: 132.658 MB.
==============================================================
File generated on Wed Jul 29 18:08:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.664 ; gain = 54.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.664 ; gain = 54.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.078 ; gain = 56.203
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.148 ; gain = 64.273
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.422 ; gain = 93.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.813 ; gain = 95.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.471 seconds; current allocated memory: 129.465 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 130.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_6_1' to 'example_lshr_2050dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 131.104 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050dEe'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 181.824 ; gain = 96.949
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.098 seconds; peak allocated memory: 131.104 MB.
==============================================================
File generated on Wed Jul 29 18:10:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.879 ; gain = 54.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.879 ; gain = 54.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.828 ; gain = 55.160
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 147.262 ; gain = 62.594
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 174.730 ; gain = 90.063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 178.086 ; gain = 93.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.823 seconds; current allocated memory: 125.867 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 126.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049s_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_6_1' to 'example_lshr_2050cud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 126.765 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050cud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 178.086 ; gain = 93.418
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 24.096 seconds; peak allocated memory: 126.765 MB.
==============================================================
File generated on Wed Jul 29 18:12:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.742 ; gain = 54.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.742 ; gain = 54.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.898 ; gain = 55.336
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 146.930 ; gain = 62.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 175.098 ; gain = 90.535
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 177.672 ; gain = 93.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.046 seconds; current allocated memory: 126.673 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 127.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049s_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_6_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 127.974 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 178.289 ; gain = 93.727
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 24.597 seconds; peak allocated memory: 127.974 MB.
==============================================================
File generated on Wed Jul 29 18:16:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.762 ; gain = 53.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.762 ; gain = 53.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.805 ; gain = 56.418
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:28: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 150.125 ; gain = 64.738
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.063 ; gain = 94.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 182.207 ; gain = 96.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.546 seconds; current allocated memory: 130.918 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 131.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_6_1' to 'example_lshr_2050eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 132.656 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050eOg'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 184.301 ; gain = 98.914
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.376 seconds; peak allocated memory: 132.656 MB.
==============================================================
File generated on Wed Jul 29 18:19:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 18:19:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.617 ; gain = 53.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.617 ; gain = 53.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.633 ; gain = 56.063
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.746 ; gain = 64.176
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.527 ; gain = 93.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 182.723 ; gain = 97.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'example' consists of the following:
	'icmp' operation ('tmp_5', montg_mul/montg_mul.cpp:51) [134]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.78 seconds; current allocated memory: 130.911 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 131.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_lshr_2048s_12ns_2048_2_1' to 'example_lshr_2048bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_shl_2048ns_12ns_2048_2_1' to 'example_shl_2048ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050ns_12ns_2050_7_1' to 'example_lshr_2050g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_lshr_2050s_12ns_2050_2_1' to 'example_lshr_2050hbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6144, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2048bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_lshr_2050hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_shl_2048ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 132.824 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2048bkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_shl_2048ncud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049ndEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050neOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sfYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050g8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'example_lshr_2050hbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 184.293 ; gain = 98.723
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.98 seconds; peak allocated memory: 132.824 MB.
==============================================================
File generated on Wed Jul 29 18:23:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.949 ; gain = 54.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.949 ; gain = 54.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 142.027 ; gain = 57.270
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 150.000 ; gain = 65.242
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.902 ; gain = 96.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 183.047 ; gain = 98.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.504 seconds; current allocated memory: 130.903 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 131.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2050ns_2050ns_2050_2_1' to 'example_add_2050ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'example_add_2049s_2049ns_2049_2_1' to 'example_add_2049sdEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'example' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state8)
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2049sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'example_add_2050ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 132.457 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2050ncud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049sdEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 184.785 ; gain = 100.027
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.385 seconds; peak allocated memory: 132.457 MB.
==============================================================
File generated on Wed Jul 29 21:14:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:15:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:18:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 138.828 ; gain = 53.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 138.828 ; gain = 53.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.828 ; gain = 53.199
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 144.355 ; gain = 58.727
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 170.121 ; gain = 84.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 171.945 ; gain = 86.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.416 seconds; current allocated memory: 121.211 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 121.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'example_add_2049ns_2049ns_2049_2_1' to 'example_add_2049nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'example_add_2049nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 122.412 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'example_add_2049nbkb_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 173.008 ; gain = 87.379
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 25.923 seconds; peak allocated memory: 122.412 MB.
==============================================================
File generated on Wed Jul 29 21:18:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.688 ; gain = 54.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.688 ; gain = 54.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.688 ; gain = 54.863
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:65: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 143.262 ; gain = 58.438
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 169.859 ; gain = 85.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 171.191 ; gain = 86.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.923 seconds; current allocated memory: 119.123 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 119.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'example/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'example/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 119.720 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 171.191 ; gain = 86.367
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 26.407 seconds; peak allocated memory: 119.720 MB.
==============================================================
File generated on Wed Jul 29 21:20:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 138.699 ; gain = 53.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 138.699 ; gain = 53.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 138.699 ; gain = 53.922
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 144.477 ; gain = 59.699
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 171.238 ; gain = 86.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 172.332 ; gain = 87.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.542 seconds; current allocated memory: 121.277 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 121.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 122.441 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 172.332 ; gain = 87.555
INFO: [SYSC 207-301] Generating SystemC RTL for example.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 30.424 seconds; peak allocated memory: 122.441 MB.
==============================================================
File generated on Wed Jul 29 21:22:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:24:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jul 29 21:24:32 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:25:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:31:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:40:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:41:21 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:45:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 21:46:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.992 ; gain = 53.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.992 ; gain = 53.805
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'example' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed Jul 29 22:03:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Jul 29 22:03:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.707 ; gain = 53.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.707 ; gain = 53.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.895 ; gain = 56.961
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.930 ; gain = 64.996
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.645 ; gain = 95.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 182.789 ; gain = 97.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.44 seconds; current allocated memory: 130.804 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 131.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049ns_2049ns_2049_2_1' to 'montgo_add_2049nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2050ns_2050ns_2050_2_1' to 'montgo_add_2050nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049s_2049ns_2049_2_1' to 'montgo_add_2049s_dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'montgo' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2050nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 132.258 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049nsbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2050nscud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049s_dEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 183.688 ; gain = 98.754
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 25.242 seconds; peak allocated memory: 132.258 MB.
==============================================================
File generated on Wed Jul 29 22:22:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.727 ; gain = 53.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.727 ; gain = 53.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.727 ; gain = 53.422
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 143.305 ; gain = 58.000
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 168.914 ; gain = 83.609
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 170.770 ; gain = 85.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.135 seconds; current allocated memory: 119.755 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 120.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 120.692 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 170.770 ; gain = 85.465
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 26.556 seconds; peak allocated memory: 120.692 MB.
==============================================================
File generated on Wed Jul 29 22:25:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.141 ; gain = 53.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.141 ; gain = 53.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 139.141 ; gain = 53.918
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 143.168 ; gain = 57.945
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 169.973 ; gain = 84.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 171.039 ; gain = 85.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.278 seconds; current allocated memory: 119.717 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 120.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 120.654 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 171.039 ; gain = 85.816
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 26.538 seconds; peak allocated memory: 120.654 MB.
==============================================================
File generated on Wed Jul 29 22:26:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.754 ; gain = 53.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.754 ; gain = 53.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.754 ; gain = 53.242
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 143.176 ; gain = 57.664
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 170.340 ; gain = 84.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 171.148 ; gain = 85.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.632 seconds; current allocated memory: 119.717 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 120.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 120.654 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 171.148 ; gain = 85.637
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 25.944 seconds; peak allocated memory: 120.654 MB.
==============================================================
File generated on Wed Jul 29 22:28:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.547 ; gain = 53.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.547 ; gain = 53.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 139.547 ; gain = 53.930
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 143.348 ; gain = 57.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 169.344 ; gain = 83.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 170.934 ; gain = 85.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.738 seconds; current allocated memory: 119.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 120.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 120.614 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 170.934 ; gain = 85.316
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 25.825 seconds; peak allocated memory: 120.614 MB.
==============================================================
File generated on Wed Jul 29 22:29:50 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jul 29 22:30:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.953 ; gain = 54.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.953 ; gain = 54.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 138.953 ; gain = 54.281
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 143.289 ; gain = 58.617
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 170.035 ; gain = 85.363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 171.367 ; gain = 86.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.937 seconds; current allocated memory: 119.588 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 119.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 120.510 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 171.367 ; gain = 86.695
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 26.021 seconds; peak allocated memory: 120.510 MB.
==============================================================
File generated on Wed Jul 29 22:48:33 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.715 ; gain = 53.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.715 ; gain = 53.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.715 ; gain = 53.719
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 143.086 ; gain = 58.090
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 170.336 ; gain = 85.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 171.668 ; gain = 86.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.65 seconds; current allocated memory: 119.588 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 119.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 120.510 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 171.668 ; gain = 86.672
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 23.579 seconds; peak allocated memory: 120.510 MB.
==============================================================
File generated on Wed Jul 29 22:49:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.754 ; gain = 54.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.754 ; gain = 54.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 139.754 ; gain = 54.594
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 140.902 ; gain = 55.742
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 167.406 ; gain = 82.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 168.953 ; gain = 83.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.584 seconds; current allocated memory: 117.347 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 117.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 117.943 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 168.953 ; gain = 83.793
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 23.478 seconds; peak allocated memory: 117.943 MB.
==============================================================
File generated on Wed Jul 29 22:50:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.465 ; gain = 18.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.465 ; gain = 18.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 112.699 ; gain = 27.215
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 117.234 ; gain = 31.750
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 144.031 ; gain = 58.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 145.844 ; gain = 60.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.667 seconds; current allocated memory: 94.503 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 94.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 95.215 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 147.031 ; gain = 61.547
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 11.473 seconds; peak allocated memory: 95.215 MB.
==============================================================
File generated on Wed Jul 29 22:50:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.613 ; gain = 19.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 104.613 ; gain = 19.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 112.289 ; gain = 26.844
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 117.613 ; gain = 32.168
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 144.086 ; gain = 58.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 145.137 ; gain = 59.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.854 seconds; current allocated memory: 95.026 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 95.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 96.063 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 148.785 ; gain = 63.340
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 11.773 seconds; peak allocated memory: 96.063 MB.
==============================================================
File generated on Thu Jul 30 09:13:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 138.762 ; gain = 53.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 138.762 ; gain = 53.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 138.762 ; gain = 53.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 140.719 ; gain = 55.191
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 166.020 ; gain = 80.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 167.996 ; gain = 82.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.342 seconds; current allocated memory: 116.958 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 117.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'montgo/A_data_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'montgo/A_data_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 117.393 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 167.996 ; gain = 82.469
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 24.051 seconds; peak allocated memory: 117.393 MB.
==============================================================
File generated on Thu Jul 30 09:17:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 139.000 ; gain = 53.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 139.000 ; gain = 53.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 139.000 ; gain = 53.652
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 139.449 ; gain = 54.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 164.586 ; gain = 79.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 165.582 ; gain = 80.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.13 seconds; current allocated memory: 115.639 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 115.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 116.495 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 165.582 ; gain = 80.234
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 21.78 seconds; peak allocated memory: 116.495 MB.
==============================================================
File generated on Thu Jul 30 09:18:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:19:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:21:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:22:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 139.512 ; gain = 54.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 139.512 ; gain = 54.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 139.512 ; gain = 54.742
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 139.555 ; gain = 54.785
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 165.457 ; gain = 80.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 165.859 ; gain = 81.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.021 seconds; current allocated memory: 115.683 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 116.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 116.568 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 165.859 ; gain = 81.090
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 21.754 seconds; peak allocated memory: 116.568 MB.
==============================================================
File generated on Thu Jul 30 09:22:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:24:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:25:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:27:30 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:31:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:31:56 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 138.789 ; gain = 53.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 138.789 ; gain = 53.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 138.789 ; gain = 53.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 139.504 ; gain = 54.313
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 164.773 ; gain = 79.582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 165.914 ; gain = 80.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.849 seconds; current allocated memory: 115.236 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 115.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 115.731 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 165.914 ; gain = 80.723
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 22.313 seconds; peak allocated memory: 115.731 MB.
==============================================================
File generated on Fri Jul 31 15:18:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 15:19:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 15:20:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 15:30:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 15:37:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 15:39:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.930 ; gain = 53.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.930 ; gain = 53.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.602 ; gain = 56.195
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.922 ; gain = 64.516
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 179.320 ; gain = 93.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 182.250 ; gain = 96.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.364 seconds; current allocated memory: 130.773 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 131.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049ns_2049ns_2049_2_1' to 'montgo_add_2049nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2050ns_2050ns_2050_2_1' to 'montgo_add_2050nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049s_2049ns_2049_2_1' to 'montgo_add_2049s_dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'montgo' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2050nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 132.227 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049nsbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2050nscud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049s_dEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 183.027 ; gain = 97.621
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 25.17 seconds; peak allocated memory: 132.227 MB.
==============================================================
File generated on Fri Jul 31 15:40:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 15:41:18 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.645 ; gain = 53.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.645 ; gain = 53.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.402 ; gain = 55.992
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.855 ; gain = 64.445
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.926 ; gain = 95.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 182.809 ; gain = 97.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.278 seconds; current allocated memory: 130.773 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 131.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049ns_2049ns_2049_2_1' to 'montgo_add_2049nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2050ns_2050ns_2050_2_1' to 'montgo_add_2050nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049s_2049ns_2049_2_1' to 'montgo_add_2049s_dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'montgo' is 6161 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2050nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 132.227 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049nsbkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2050nscud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049s_dEe_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 183.512 ; gain = 98.102
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 24.989 seconds; peak allocated memory: 132.227 MB.
==============================================================
File generated on Fri Jul 31 15:43:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.672 ; gain = 53.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 138.672 ; gain = 53.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.469 ; gain = 55.996
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 149.977 ; gain = 64.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 180.844 ; gain = 95.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 183.250 ; gain = 97.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'montgo' consists of the following:
	'icmp' operation ('tmp_4', montg_mul/montg_mul.cpp:38) [118]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.204 seconds; current allocated memory: 130.794 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 131.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/A_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_data_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_keep_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_strb_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_user_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_last_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_id_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/C_dest_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2048s_12ns_2048_2_1' to 'montgo_lshr_2048sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_shl_2048ns_12ns_2048_2_1' to 'montgo_shl_2048nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049ns_2049ns_2049_2_1' to 'montgo_add_2049nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2050ns_2050ns_2050_2_1' to 'montgo_add_2050nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049s_2049ns_2049_2_1' to 'montgo_add_2049s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2050ns_12ns_2050_7_1' to 'montgo_lshr_2050ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2050s_12ns_2050_2_1' to 'montgo_lshr_2050shbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'montgo' is 12288 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049s_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2050nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2048sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2050ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2050shbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_shl_2048nscud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 132.586 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2048sbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_shl_2048nscud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049nsdEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2050nseOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049s_fYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2050ng8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2050shbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 183.609 ; gain = 98.137
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 25.417 seconds; peak allocated memory: 132.586 MB.
==============================================================
File generated on Fri Jul 31 15:47:41 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 15:47:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: montg_mul/montg_mul.cpp:21:7
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file montg_mul/montg_mul.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.992 ; gain = 53.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 138.992 ; gain = 53.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.660 ; gain = 56.406
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:26: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 149.957 ; gain = 64.703
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_ARR.data.V' (montg_mul/montg_mul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_ARR.data.V' (montg_mul/montg_mul.cpp:10).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (montg_mul/montg_mul.cpp:24) to a process function for dataflow in function 'montgo'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (montg_mul/montg_mul.cpp:37) to a process function for dataflow in function 'montgo'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (montg_mul/montg_mul.cpp:52) to a process function for dataflow in function 'montgo'.
INFO: [XFORM 203-712] Applying dataflow to function 'montgo', detected/extracted 3 process function(s): 
	 'Loop_1_proc'
	 'Loop_2_proc'
	 'Loop_3_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 179.742 ; gain = 94.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 203.602 ; gain = 118.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.292 seconds; current allocated memory: 159.651 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 159.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_2_proc' consists of the following:
	'icmp' operation ('tmp_4_i', montg_mul/montg_mul.cpp:42) [28]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 159.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 160.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.853ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_3_proc' consists of the following:
	'lshr' operation ('tmp_14', montg_mul/montg_mul.cpp:56) [43]  (3.85 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 160.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 160.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 160.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 160.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2048s_12ns_2048_2_1' to 'montgo_lshr_2048sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_shl_2048ns_12ns_2048_2_1' to 'montgo_shl_2048nscud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc' is 8193 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2048sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_shl_2048nscud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 161.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'montgo_add_2050ns_2050ns_2050_2_1' to 'montgo_add_2050nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049s_2049ns_2049_2_1' to 'montgo_add_2049s_eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_2_proc' is 6150 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2050nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 161.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2050ns_12ns_2050_7_1' to 'montgo_lshr_2050nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2050s_12ns_2050_2_1' to 'montgo_lshr_2050sg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2050nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2050sg8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 161.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_id_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_id_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 162.398 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2048sbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_shl_2048nscud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2050nsdEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049s_eOg_AddSubnS_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2050nfYi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2050sg8j'
INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_2_loc_chann_U(fifo_w2048_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_1_loc_chann_U(fifo_w2048_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_Val2_3_cast_loc_s_U(fifo_w2049_d2_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 214.035 ; gain = 128.781
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 27.503 seconds; peak allocated memory: 162.398 MB.
==============================================================
File generated on Fri Jul 31 15:51:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'montg_mul/montg_mul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 139.699 ; gain = 54.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 139.699 ; gain = 54.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 141.789 ; gain = 56.980
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] montg_mul/montg_mul.cpp:26: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 150.176 ; gain = 65.367
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_ARR.data.V' (montg_mul/montg_mul.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_ARR.data.V' (montg_mul/montg_mul.cpp:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 180.230 ; gain = 95.422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 182.637 ; gain = 97.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'montgo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.903ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'montgo' consists of the following:
	'icmp' operation ('tmp_4', montg_mul/montg_mul.cpp:42) [120]  (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.249 seconds; current allocated memory: 130.786 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 131.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'montgo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_id_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/INPUT_ARR_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_id_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'montgo/OUTPUT_ARR_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'montgo' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2048s_12ns_2048_2_1' to 'montgo_lshr_2048sbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_shl_2048ns_12ns_2048_2_1' to 'montgo_shl_2048nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049ns_2049ns_2049_2_1' to 'montgo_add_2049nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2050ns_2050ns_2050_2_1' to 'montgo_add_2050nseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_add_2049s_2049ns_2049_2_1' to 'montgo_add_2049s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2050ns_12ns_2050_7_1' to 'montgo_lshr_2050ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'montgo_lshr_2050s_12ns_2050_2_1' to 'montgo_lshr_2050shbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'montgo' is 8192, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2049s_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_add_2050nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2048sbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2050ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_lshr_2050shbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'montgo_shl_2048nscud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'montgo'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 132.532 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2048sbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_shl_2048nscud'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049nsdEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2050nseOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'montgo_add_2049s_fYi_AddSubnS_2'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2050ng8j'
INFO: [RTMG 210-286] Generating pipelined shifter : 'montgo_lshr_2050shbi'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 183.387 ; gain = 98.578
INFO: [SYSC 207-301] Generating SystemC RTL for montgo.
INFO: [VHDL 208-304] Generating VHDL RTL for montgo.
INFO: [VLOG 209-307] Generating Verilog RTL for montgo.
INFO: [HLS 200-112] Total elapsed time: 26.198 seconds; peak allocated memory: 132.532 MB.
==============================================================
File generated on Sat Aug 01 20:12:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
