# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Feb 22 23:11:43 2018
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: jacob-y50, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\sensorsubsystem3.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects/specctra.did
# Current time = Thu Feb 22 23:11:43 2018
# PCB C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects
# Master Unit set up as: MIL 1000
# PCB Limits xlo=9162.0000 ylo=5062.0000 xhi=12638.0000 yhi=10738.0000
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo=-30.0000 ylo=-30.0000 xhi= 30.0000 yhi= 30.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 114, Vias Processed 19
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 90, Images Processed 36, Padstacks Processed 9
# Nets Processed 68, Net Terminals 329
# PCB Area=16305600.000  EIC=25  Area/EIC=652224.000  SMDs=86
# Total Pin Count: 352
# Signal Connections Created 170
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\sensorsubsystem3.dsn
# Nets 68 Connections 242 Unroutes 170
# Signal Layers 2 Power Layers 0
# Wire Junctions 34, at vias 11 Total Vias 19
# Percent Connected   29.75
# Manhattan Length 262679.0300 Horizontal 68392.2480 Vertical 194286.7820
# Routed Length 63453.1252 Horizontal 34574.9300 Vertical 30396.2900
# Ratio Actual / Manhattan   0.2416
# Unconnected Length 199857.8100 Horizontal 38155.4300 Vertical 161702.3800
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\sensorsubsystem3_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
