
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Fri Nov 21 14:02:05 2025
Hostname:           micro11
CPU Model:          12th Gen Intel(R) Core(TM) i7-12700
CPU Details:        Cores = 20 : Sockets = 1 : Cache Size = 25600 KB : Freq = 3.80 GHz
OS:                 Linux 4.18.0-553.83.1.el8_10.x86_64
RAM:                 30 GB (Free  15 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          16773 GB (Free 8199 GB)
Tmp Disk:            15 GB (Free  15 GB)

CPU Load: 51%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 8199 GB, Tmp Disk Free: 15 GB
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level fir_alu
fir_alu
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog "../../rtl/$top_level/$top_level.v"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/current/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/current/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/current/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v
Warning:  /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v:38: unsigned to signed assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v:43: unsigned to signed assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v:56: unsigned to signed assignment occurs. (VER-318)
Warning:  /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v:78: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine fir_alu line 41 in file
		'/homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     acc_out_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.db:fir_alu'
Loaded 1 design.
Current design is 'fir_alu'.
fir_alu
set set_fix_multiple_port_nets "true"
true
list_designs
fir_alu (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'fir_alu'.
{fir_alu}
link

  Linking design 'fir_alu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fir_alu                     /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/current/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Fri Nov 21 14:02:07 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'fir_alu', cell 'C276' does not drive any nets. (LINT-1)
Warning: In design 'fir_alu', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'fir_alu', cell 'B_6' does not drive any nets. (LINT-1)
1
source -verbose "./timing.tcl"
10.00
0.10
0.1
2
2
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'rstn'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'en_mac'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'clr_acc'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a_q15[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b_q15[0]'. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 16 $top_level
1
set_max_fanout 16 [all_inputs]
1
set_max_area 1.0e9 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Fri Nov 21 14:02:07 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'fir_alu', cell 'C276' does not drive any nets. (LINT-1)
Warning: In design 'fir_alu', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'fir_alu', cell 'B_6' does not drive any nets. (LINT-1)
1
#uniquify
current_design $top_level
Current design is 'fir_alu'.
{fir_alu}
link

  Linking design 'fir_alu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fir_alu                     /homes/user/stud/fall25/aw3741/CSEE4832/FIR/rtl/fir_alu/fir_alu.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/current/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 51%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 8199 GB, Tmp Disk Free: 15 GB
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 70                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 40                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 17                                     |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fir_alu'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 54%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 8199 GB, Tmp Disk Free: 15 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fir_alu'
 Implement Synthetic for 'fir_alu'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
Information: Added key list 'DesignWare' to design 'fir_alu'. (DDB-72)
CPU Load: 54%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 8199 GB, Tmp Disk Free: 15 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:07   29353.0      0.00       0.0     453.3                           45929.7539      0.00  
    0:00:07   29353.0      0.00       0.0     453.3                           45929.7539      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:07   29353.0      0.00       0.0     453.3                           45929.7539      0.00  
    0:00:07   29353.0      0.00       0.0     453.3                           45929.7539      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:08   15157.4      0.41       3.4     104.7                           21213.4863      0.00  
  Mapping 'fir_alu_DP_OP_16J1_122_4642_3'
    0:00:09   15210.7      0.00       0.0     112.8                           21287.0332      0.00  
    0:00:09   15210.7      0.00       0.0     112.8                           21287.0332      0.00  
    0:00:09   15210.7      0.00       0.0     112.8                           21287.0332      0.00  
    0:00:09   15167.5      0.00       0.0     108.3                           21236.2148      0.00  
    0:00:09   15167.5      0.00       0.0     108.3                           21236.2148      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:10   14683.7      0.00       0.0     103.4                           20392.8145      0.00  
    0:00:10   14683.7      0.00       0.0     103.4                           20392.8145      0.00  
    0:00:10   14683.7      0.00       0.0     103.4                           20392.8145      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10   14680.8      0.00       0.0     103.4                           20386.2383      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:11   14713.9      0.00       0.0       0.0                           20302.2871      0.00  
    0:00:11   14713.9      0.00       0.0       0.0                           20302.2871      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:11   14713.9      0.00       0.0       0.0                           20302.2871      0.00  
    0:00:11   14713.9      0.00       0.0       0.0                           20302.2871      0.00  
    0:00:11   14713.9      0.00       0.0       0.0                           20302.2871      0.00  
    0:00:11   14713.9      0.00       0.0       0.0                           20302.2871      0.00  
    0:00:11   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  
    0:00:12   14713.9      0.00       0.0       0.0                           20299.4238      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:12   14718.2      0.00       0.0       0.0                           20302.2324      0.00  
    0:00:12   13282.6      0.00       0.0       0.0                           17427.8750      0.00  
    0:00:12   13282.6      0.00       0.0       0.0                           17427.8750      0.00  
    0:00:12   13282.6      0.00       0.0       0.0                           17427.8750      0.00  
    0:00:13   13282.6      0.00       0.0       0.0                           17427.8750      0.00  
    0:00:13   13196.2      0.00       0.0       0.0                           17305.7305      0.00  
    0:00:13   13196.2      0.00       0.0       0.0                           17305.7305      0.00  
    0:00:13   13196.2      0.00       0.0       0.0                           17305.7305      0.00  
    0:00:13   13196.2      0.00       0.0       0.0                           17305.7305      0.00  
    0:00:13   13196.2      0.00       0.0       0.0                           17305.7305      0.00  
    0:00:13   13196.2      0.00       0.0       0.0                           17305.7305      0.00  
    0:00:13   13016.2      0.00       0.0       0.0                           17225.2793      0.00  
CPU Load: 54%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 8199 GB, Tmp Disk Free: 15 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 54%, Ram Free: 15 GB, Swap Free: 31 GB, Work Disk Free: 8199 GB, Tmp Disk Free: 15 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
fir_alu         cell    acc_out_reg[20]         acc_out_reg_20_
fir_alu         cell    acc_out_reg[39]         acc_out_reg_39_
fir_alu         cell    acc_out_reg[19]         acc_out_reg_19_
fir_alu         cell    acc_out_reg[17]         acc_out_reg_17_
fir_alu         cell    acc_out_reg[18]         acc_out_reg_18_
fir_alu         cell    acc_out_reg[15]         acc_out_reg_15_
fir_alu         cell    acc_out_reg[16]         acc_out_reg_16_
fir_alu         cell    acc_out_reg[13]         acc_out_reg_13_
fir_alu         cell    acc_out_reg[14]         acc_out_reg_14_
fir_alu         cell    acc_out_reg[38]         acc_out_reg_38_
fir_alu         cell    acc_out_reg[11]         acc_out_reg_11_
fir_alu         cell    acc_out_reg[12]         acc_out_reg_12_
fir_alu         cell    acc_out_reg[9]          acc_out_reg_9_
fir_alu         cell    acc_out_reg[10]         acc_out_reg_10_
fir_alu         cell    acc_out_reg[37]         acc_out_reg_37_
fir_alu         cell    acc_out_reg[6]          acc_out_reg_6_
fir_alu         cell    acc_out_reg[7]          acc_out_reg_7_
fir_alu         cell    acc_out_reg[5]          acc_out_reg_5_
fir_alu         cell    acc_out_reg[36]         acc_out_reg_36_
fir_alu         cell    acc_out_reg[4]          acc_out_reg_4_
fir_alu         cell    acc_out_reg[3]          acc_out_reg_3_
fir_alu         cell    acc_out_reg[35]         acc_out_reg_35_
fir_alu         cell    acc_out_reg[34]         acc_out_reg_34_
fir_alu         cell    acc_out_reg[2]          acc_out_reg_2_
fir_alu         cell    acc_out_reg[0]          acc_out_reg_0_
fir_alu         cell    acc_out_reg[1]          acc_out_reg_1_
fir_alu         cell    acc_out_reg[33]         acc_out_reg_33_
fir_alu         cell    acc_out_reg[32]         acc_out_reg_32_
fir_alu         cell    acc_out_reg[30]         acc_out_reg_30_
fir_alu         cell    acc_out_reg[29]         acc_out_reg_29_
fir_alu         cell    acc_out_reg[28]         acc_out_reg_28_
fir_alu         cell    acc_out_reg[27]         acc_out_reg_27_
fir_alu         cell    acc_out_reg[26]         acc_out_reg_26_
fir_alu         cell    acc_out_reg[25]         acc_out_reg_25_
fir_alu         cell    acc_out_reg[24]         acc_out_reg_24_
fir_alu         cell    acc_out_reg[23]         acc_out_reg_23_
fir_alu         cell    acc_out_reg[22]         acc_out_reg_22_
fir_alu         cell    acc_out_reg[21]         acc_out_reg_21_
fir_alu         cell    acc_out_reg[8]          acc_out_reg_8_
fir_alu         cell    acc_out_reg[31]         acc_out_reg_31_
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall25/aw3741/CSEE4832/FIR/dc/fir_alu/fir_alu.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall25/aw3741/CSEE4832/FIR/dc/fir_alu/fir_alu.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
fir_alu.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Memory usage for this session 261 Mbytes.
Memory usage for this session including child processes 261 Mbytes.
CPU usage for this session 115 seconds ( 0.03 hours ).
Elapsed time for this session 127 seconds ( 0.04 hours ).

Thank you...
