{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 06 19:09:10 2013 " "Info: Processing started: Tue Aug 06 19:09:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WDRC_DRC_USE_OLD_RULE_ASSIGNMENT" "" "Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." { { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_COMB_CLOCK " "Warning: CLK_RULE_COMB_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INV_CLOCK " "Warning: CLK_RULE_INV_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INPINS_CLKNET " "Warning: CLK_RULE_INPINS_CLKNET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_CLKNET_CLKSPINES " "Warning: CLK_RULE_CLKNET_CLKSPINES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_MIX_EDGES " "Warning: CLK_RULE_MIX_EDGES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_COMB_ASYNCH_RESET " "Warning: RESET_RULE_COMB_ASYNCH_RESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_EXRESET " "Warning: RESET_RULE_UNSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_EXRESET " "Warning: RESET_RULE_IMSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_FANOUT_EXCEEDING " "Warning: DRC_REPORT_FANOUT_EXCEEDING" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_TOP_FANOUT " "Warning: DRC_REPORT_TOP_FANOUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMBLOOP " "Warning: NONSYNCHSTRUCT_RULE_COMBLOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_REG_LOOP " "Warning: NONSYNCHSTRUCT_RULE_REG_LOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_DELAY_CHAIN " "Warning: NONSYNCHSTRUCT_RULE_DELAY_CHAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_RIPPLE_CLK " "Warning: NONSYNCHSTRUCT_RULE_RIPPLE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN " "Warning: NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR " "Warning: NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_SRLATCH " "Warning: NONSYNCHSTRUCT_RULE_SRLATCH" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED " "Warning: NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE " "Warning: NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ASYN_RAM " "Warning: NONSYNCHSTRUCT_RULE_ASYN_RAM" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_TRISTATE " "Warning: SIGNALRACE_RULE_TRISTATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_RESET_RACE " "Warning: SIGNALRACE_RULE_RESET_RACE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_NO_SZER_ACLK_DOMAIN " "Warning: ACLK_RULE_NO_SZER_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_SZER_BTW_ACLK_DOMAIN " "Warning: ACLK_RULE_SZER_BTW_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_IMSZER_ADOMAIN " "Warning: ACLK_RULE_IMSZER_ADOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "HCPY_VREF_PINS " "Warning: HCPY_VREF_PINS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "CII_Starter_USB_API.sdc " "Info: Reading SDC File: 'CII_Starter_USB_API.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\} " "Info: create_generated_clock -source \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk2\} \{inst\|u3\|u1\|sdram_pll1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 25 TCK port or pin or register or keeper or net " "Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CII_Starter_USB_API.sdc 25 Argument <targets> is not an object ID " "Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\} " "Info: create_clock -period \"2.500 ns\" \\\n             -name \{TCK\} \{TCK\}" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 25 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CII_Starter_USB_API.sdc 73 TCK clock " "Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock" {  } { { "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CII_Starter_USB_API.sdc" 73 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_A " "Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMT_In_B " "Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 32 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 32 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 287 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[8\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1902 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1910 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[0\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 303 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1903 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[7\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 289 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1904 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[6\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 291 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1901 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[9\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 285 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1900 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[10\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 283 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1905 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[5\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 293 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1909 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[1\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 301 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 299 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[2\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1908 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1906 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[4\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 295 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 281 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[11\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1899 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1898 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[12\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 279 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 297 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[3\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1907 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 277 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[13\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1897 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\] " "Critical Warning: Node  \"lpm_counter0:inst9\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1896 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\] " "Critical Warning: Node  \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_m7j:auto_generated\|safe_q\[14\]\"" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/db/cntr_m7j.tdf" 203 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 275 5593 6598 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Warning: Node  \"KEY\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Laser_Controller:inst10\|oPMTClear " "Warning: Node  \"Laser_Controller:inst10\|oPMTClear\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 566 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 32 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 32 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Info: Node  \"CLOCK_50~clkctrl\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 120 -256 -80 136 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4301 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1007 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1006 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2675 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2760 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|oSendData " "Info: Node  \"Laser_Controller:inst10\|oSendData\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 568 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1011 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|LessThan0~21 " "Info: Node  \"Laser_Controller:inst10\|LessThan0~21\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 350 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2480 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_PrepNextInstruction~3 " "Info: Node  \"Laser_Controller:inst10\|f_PrepNextInstruction~3\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2724 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0000 " "Info: Node  \"Laser_Controller:inst10\|f_State.0000\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 582 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 665 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1039 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[1\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[1\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 497 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0001 " "Info: Node  \"Laser_Controller:inst10\|f_State.0001\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 581 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[0\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[0\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[2\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[2\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 498 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|always5~0 " "Info: Node  \"Laser_Controller:inst10\|always5~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2458 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 994 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 995 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 946 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1125 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4298 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 3577 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1620 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1622 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|r_DATA\[0\]~0 " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|r_DATA\[0\]~0\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2557 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 992 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 993 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_LoopCount\[0\]~0 " "Info: Node  \"Laser_Controller:inst10\|f_LoopCount\[0\]~0\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4088 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 991 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 990 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Info: Node  \"CLOCK_50~clkctrl\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 120 -256 -80 136 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4301 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Info: Node  \"KEY\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CPU.bdf" { { 152 -304 -128 168 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 73 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mResetFPGA\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 171 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1007 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Sdram:u3\|Sdram_Controller:u1\|PLL1:sdram_pll1\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4298 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|m_SD_DATA_FINISHED_UPLOAD\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1011 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|always5~0 " "Info: Node  \"Laser_Controller:inst10\|always5~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2458 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0001 " "Info: Node  \"Laser_Controller:inst10\|f_State.0001\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 581 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 995 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSDR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 994 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|CMD_Tmp\[17\]~1\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2675 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_PrepNextInstruction~3 " "Info: Node  \"Laser_Controller:inst10\|f_PrepNextInstruction~3\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2724 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[2\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[2\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 498 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[0\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[0\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 496 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 991 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oSR_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 990 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_InstructionBuffered\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 946 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1125 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mStart\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1620 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_LoopCount\[0\]~0 " "Info: Node  \"Laser_Controller:inst10\|f_LoopCount\[0\]~0\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 4088 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|ControlBits\[1\] " "Info: Node  \"Laser_Controller:inst10\|ControlBits\[1\]\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 497 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|mSDR_WRn~4\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 3577 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[1\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 993 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\] " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|oFL_Select\[0\]\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 992 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_StoreCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1006 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19 " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|DataAddrToSend\[0\]~19\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 1167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2760 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount " "Info: Node  \"CII_Starter_USB_API:inst\|CMD_Decode:u5\|f_SendCount\"" {  } { { "CMD_Decode.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/CMD_Decode.v" 665 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1039 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|oSendData " "Info: Node  \"Laser_Controller:inst10\|oSendData\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 568 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|oPMTGate " "Info: Node  \"Laser_Controller:inst10\|oPMTGate\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 570 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT " "Info: Node  \"CII_Starter_USB_API:inst\|Multi_Flash:u2\|Flash_Controller:u1\|mACT\"" {  } { { "Multi_Flash/Flash_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Multi_Flash/Flash_Controller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 1622 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|LessThan0~21 " "Info: Node  \"Laser_Controller:inst10\|LessThan0~21\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 350 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 2480 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Laser_Controller:inst10\|f_State.0000 " "Info: Node  \"Laser_Controller:inst10\|f_State.0000\"" {  } { { "Laser_Controller.v" "" { Text "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/Laser_Controller.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/localadmin/Desktop/Spectroscopy/FPGA/" { { 0 { 0 ""} 0 582 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "82 34 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 82 information messages and 34 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 70 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 06 19:09:14 2013 " "Info: Processing ended: Tue Aug 06 19:09:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
