set ::env(PROJECT_NAME) cpugen
set ::env(DESIGN_TOP) CPUC
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/cpugen/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/cpugen/rtl/cpuC.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
