/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : S-2021.06-SP4
// Date      : Thu Jan 25 07:53:28 2024
/////////////////////////////////////////////////////////////


module AES_Round ( CLK, RST, ROUND_KEY0, ROUND_KEY1, RAND, ROUND_IN0, 
        ROUND_IN1, ROUND_OUT0, ROUND_OUT1 );
  input [127:0] ROUND_KEY0;
  input [127:0] ROUND_KEY1;
  input [287:0] RAND;
  input [127:0] ROUND_IN0;
  input [127:0] ROUND_IN1;
  output [127:0] ROUND_OUT0;
  output [127:0] ROUND_OUT1;
  input CLK, RST;
  wire   SB_0_sbox_InvMappedxD_0__0_, SB_0_sbox_InvMappedxD_0__1_,
         SB_0_sbox_InvMappedxD_0__5_, SB_0_sbox_InvMappedxD_0__6_,
         SB_0_sbox_input_mapping_1_n13, SB_0_sbox_input_mapping_1_n12,
         SB_0_sbox_input_mapping_1_n11, SB_0_sbox_input_mapping_1_n10,
         SB_0_sbox_input_mapping_1_n9, SB_0_sbox_input_mapping_1_n8,
         SB_0_sbox_input_mapping_1_n7, SB_0_sbox_input_mapping_1_n6,
         SB_0_sbox_input_mapping_1_n5, SB_0_sbox_input_mapping_1_n4,
         SB_0_sbox_input_mapping_1_n3, SB_0_sbox_input_mapping_1_n2,
         SB_0_sbox_input_mapping_1_n1, SB_0_sbox_output_mapping_1_n9,
         SB_0_sbox_output_mapping_1_n8, SB_0_sbox_output_mapping_1_n7,
         SB_0_sbox_output_mapping_1_n6, SB_0_sbox_output_mapping_1_n5,
         SB_0_sbox_output_mapping_1_n4, SB_0_sbox_output_mapping_1_n3,
         SB_0_sbox_output_mapping_1_n2, SB_0_sbox_output_mapping_1_n1,
         SB_0_sbox_input_mapping_0_n26, SB_0_sbox_input_mapping_0_n25,
         SB_0_sbox_input_mapping_0_n24, SB_0_sbox_input_mapping_0_n23,
         SB_0_sbox_input_mapping_0_n22, SB_0_sbox_input_mapping_0_n21,
         SB_0_sbox_input_mapping_0_n20, SB_0_sbox_input_mapping_0_n19,
         SB_0_sbox_input_mapping_0_n18, SB_0_sbox_input_mapping_0_n17,
         SB_0_sbox_input_mapping_0_n16, SB_0_sbox_input_mapping_0_n15,
         SB_0_sbox_input_mapping_0_n14, SB_0_sbox_output_mapping_0_n18,
         SB_0_sbox_output_mapping_0_n17, SB_0_sbox_output_mapping_0_n16,
         SB_0_sbox_output_mapping_0_n15, SB_0_sbox_output_mapping_0_n14,
         SB_0_sbox_output_mapping_0_n13, SB_0_sbox_output_mapping_0_n12,
         SB_0_sbox_output_mapping_0_n11, SB_0_sbox_output_mapping_0_n10,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n26,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n25,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n24,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n23,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n22,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n21,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n20,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n19,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n18,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n17,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n16,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n15,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n14,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n13,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n12,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n11,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n10, SB_0_sbox_mul_y0y1_gf4_mul_1_1_n9,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n8, SB_0_sbox_mul_y0y1_gf4_mul_1_1_n7,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n6, SB_0_sbox_mul_y0y1_gf4_mul_1_1_n5,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n4, SB_0_sbox_mul_y0y1_gf4_mul_1_1_n3,
         SB_0_sbox_mul_y0y1_gf4_mul_1_1_n2, SB_0_sbox_mul_y0y1_gf4_mul_1_1_n1,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_0_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_0_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_0_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_0_sbox_inverter_gf24_n2,
         SB_0_sbox_inverter_gf24_n1, SB_0_sbox_inverter_gf24_d_0__0_,
         SB_0_sbox_inverter_gf24_d_1__0_, SB_0_sbox_inverter_gf24_CxD_0__0_,
         SB_0_sbox_inverter_gf24_CxD_1__0_,
         SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n5,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n4,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n3,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n2,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n1,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_0_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_0_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_0_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_0_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_0_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_0_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_0_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_0_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_0_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_0_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_0_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_0_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_0_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_0_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_0_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_0_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_0_sbox_mult_lsb_gf4_mul_0_0_n27, SB_1_sbox_InvMappedxD_0__0_,
         SB_1_sbox_InvMappedxD_0__1_, SB_1_sbox_InvMappedxD_0__5_,
         SB_1_sbox_InvMappedxD_0__6_, SB_1_sbox_input_mapping_1_n26,
         SB_1_sbox_input_mapping_1_n25, SB_1_sbox_input_mapping_1_n24,
         SB_1_sbox_input_mapping_1_n23, SB_1_sbox_input_mapping_1_n22,
         SB_1_sbox_input_mapping_1_n21, SB_1_sbox_input_mapping_1_n20,
         SB_1_sbox_input_mapping_1_n19, SB_1_sbox_input_mapping_1_n18,
         SB_1_sbox_input_mapping_1_n17, SB_1_sbox_input_mapping_1_n16,
         SB_1_sbox_input_mapping_1_n15, SB_1_sbox_input_mapping_1_n14,
         SB_1_sbox_output_mapping_1_n18, SB_1_sbox_output_mapping_1_n17,
         SB_1_sbox_output_mapping_1_n16, SB_1_sbox_output_mapping_1_n15,
         SB_1_sbox_output_mapping_1_n14, SB_1_sbox_output_mapping_1_n13,
         SB_1_sbox_output_mapping_1_n12, SB_1_sbox_output_mapping_1_n11,
         SB_1_sbox_output_mapping_1_n10, SB_1_sbox_input_mapping_0_n26,
         SB_1_sbox_input_mapping_0_n25, SB_1_sbox_input_mapping_0_n24,
         SB_1_sbox_input_mapping_0_n23, SB_1_sbox_input_mapping_0_n22,
         SB_1_sbox_input_mapping_0_n21, SB_1_sbox_input_mapping_0_n20,
         SB_1_sbox_input_mapping_0_n19, SB_1_sbox_input_mapping_0_n18,
         SB_1_sbox_input_mapping_0_n17, SB_1_sbox_input_mapping_0_n16,
         SB_1_sbox_input_mapping_0_n15, SB_1_sbox_input_mapping_0_n14,
         SB_1_sbox_output_mapping_0_n18, SB_1_sbox_output_mapping_0_n17,
         SB_1_sbox_output_mapping_0_n16, SB_1_sbox_output_mapping_0_n15,
         SB_1_sbox_output_mapping_0_n14, SB_1_sbox_output_mapping_0_n13,
         SB_1_sbox_output_mapping_0_n12, SB_1_sbox_output_mapping_0_n11,
         SB_1_sbox_output_mapping_0_n10, SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_1_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_1_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_1_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_1_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_1_sbox_inverter_gf24_n4,
         SB_1_sbox_inverter_gf24_n3, SB_1_sbox_inverter_gf24_d_0__0_,
         SB_1_sbox_inverter_gf24_d_1__0_, SB_1_sbox_inverter_gf24_CxD_0__0_,
         SB_1_sbox_inverter_gf24_CxD_1__0_,
         SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_1_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_1_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_1_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_1_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_1_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_1_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_1_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_1_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_1_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_1_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_1_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_1_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_1_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_1_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_1_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_1_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_1_sbox_mult_lsb_gf4_mul_0_0_n27, SB_2_sbox_InvMappedxD_0__0_,
         SB_2_sbox_InvMappedxD_0__1_, SB_2_sbox_InvMappedxD_0__5_,
         SB_2_sbox_InvMappedxD_0__6_, SB_2_sbox_input_mapping_1_n26,
         SB_2_sbox_input_mapping_1_n25, SB_2_sbox_input_mapping_1_n24,
         SB_2_sbox_input_mapping_1_n23, SB_2_sbox_input_mapping_1_n22,
         SB_2_sbox_input_mapping_1_n21, SB_2_sbox_input_mapping_1_n20,
         SB_2_sbox_input_mapping_1_n19, SB_2_sbox_input_mapping_1_n18,
         SB_2_sbox_input_mapping_1_n17, SB_2_sbox_input_mapping_1_n16,
         SB_2_sbox_input_mapping_1_n15, SB_2_sbox_input_mapping_1_n14,
         SB_2_sbox_output_mapping_1_n18, SB_2_sbox_output_mapping_1_n17,
         SB_2_sbox_output_mapping_1_n16, SB_2_sbox_output_mapping_1_n15,
         SB_2_sbox_output_mapping_1_n14, SB_2_sbox_output_mapping_1_n13,
         SB_2_sbox_output_mapping_1_n12, SB_2_sbox_output_mapping_1_n11,
         SB_2_sbox_output_mapping_1_n10, SB_2_sbox_input_mapping_0_n26,
         SB_2_sbox_input_mapping_0_n25, SB_2_sbox_input_mapping_0_n24,
         SB_2_sbox_input_mapping_0_n23, SB_2_sbox_input_mapping_0_n22,
         SB_2_sbox_input_mapping_0_n21, SB_2_sbox_input_mapping_0_n20,
         SB_2_sbox_input_mapping_0_n19, SB_2_sbox_input_mapping_0_n18,
         SB_2_sbox_input_mapping_0_n17, SB_2_sbox_input_mapping_0_n16,
         SB_2_sbox_input_mapping_0_n15, SB_2_sbox_input_mapping_0_n14,
         SB_2_sbox_output_mapping_0_n18, SB_2_sbox_output_mapping_0_n17,
         SB_2_sbox_output_mapping_0_n16, SB_2_sbox_output_mapping_0_n15,
         SB_2_sbox_output_mapping_0_n14, SB_2_sbox_output_mapping_0_n13,
         SB_2_sbox_output_mapping_0_n12, SB_2_sbox_output_mapping_0_n11,
         SB_2_sbox_output_mapping_0_n10, SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_2_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_2_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_2_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_2_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_2_sbox_inverter_gf24_n4,
         SB_2_sbox_inverter_gf24_n3, SB_2_sbox_inverter_gf24_d_0__0_,
         SB_2_sbox_inverter_gf24_d_1__0_, SB_2_sbox_inverter_gf24_CxD_0__0_,
         SB_2_sbox_inverter_gf24_CxD_1__0_,
         SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_2_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_2_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_2_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_2_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_2_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_2_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_2_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_2_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_2_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_2_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_2_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_2_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_2_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_2_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_2_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_2_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_2_sbox_mult_lsb_gf4_mul_0_0_n27, SB_3_sbox_InvMappedxD_0__0_,
         SB_3_sbox_InvMappedxD_0__1_, SB_3_sbox_InvMappedxD_0__5_,
         SB_3_sbox_InvMappedxD_0__6_, SB_3_sbox_input_mapping_1_n26,
         SB_3_sbox_input_mapping_1_n25, SB_3_sbox_input_mapping_1_n24,
         SB_3_sbox_input_mapping_1_n23, SB_3_sbox_input_mapping_1_n22,
         SB_3_sbox_input_mapping_1_n21, SB_3_sbox_input_mapping_1_n20,
         SB_3_sbox_input_mapping_1_n19, SB_3_sbox_input_mapping_1_n18,
         SB_3_sbox_input_mapping_1_n17, SB_3_sbox_input_mapping_1_n16,
         SB_3_sbox_input_mapping_1_n15, SB_3_sbox_input_mapping_1_n14,
         SB_3_sbox_output_mapping_1_n18, SB_3_sbox_output_mapping_1_n17,
         SB_3_sbox_output_mapping_1_n16, SB_3_sbox_output_mapping_1_n15,
         SB_3_sbox_output_mapping_1_n14, SB_3_sbox_output_mapping_1_n13,
         SB_3_sbox_output_mapping_1_n12, SB_3_sbox_output_mapping_1_n11,
         SB_3_sbox_output_mapping_1_n10, SB_3_sbox_input_mapping_0_n26,
         SB_3_sbox_input_mapping_0_n25, SB_3_sbox_input_mapping_0_n24,
         SB_3_sbox_input_mapping_0_n23, SB_3_sbox_input_mapping_0_n22,
         SB_3_sbox_input_mapping_0_n21, SB_3_sbox_input_mapping_0_n20,
         SB_3_sbox_input_mapping_0_n19, SB_3_sbox_input_mapping_0_n18,
         SB_3_sbox_input_mapping_0_n17, SB_3_sbox_input_mapping_0_n16,
         SB_3_sbox_input_mapping_0_n15, SB_3_sbox_input_mapping_0_n14,
         SB_3_sbox_output_mapping_0_n18, SB_3_sbox_output_mapping_0_n17,
         SB_3_sbox_output_mapping_0_n16, SB_3_sbox_output_mapping_0_n15,
         SB_3_sbox_output_mapping_0_n14, SB_3_sbox_output_mapping_0_n13,
         SB_3_sbox_output_mapping_0_n12, SB_3_sbox_output_mapping_0_n11,
         SB_3_sbox_output_mapping_0_n10, SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_3_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_3_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_3_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_3_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_3_sbox_inverter_gf24_n4,
         SB_3_sbox_inverter_gf24_n3, SB_3_sbox_inverter_gf24_d_0__0_,
         SB_3_sbox_inverter_gf24_d_1__0_, SB_3_sbox_inverter_gf24_CxD_0__0_,
         SB_3_sbox_inverter_gf24_CxD_1__0_,
         SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_3_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_3_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_3_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_3_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_3_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_3_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_3_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_3_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_3_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_3_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_3_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_3_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_3_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_3_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_3_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_3_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_3_sbox_mult_lsb_gf4_mul_0_0_n27, SB_4_sbox_InvMappedxD_0__0_,
         SB_4_sbox_InvMappedxD_0__1_, SB_4_sbox_InvMappedxD_0__5_,
         SB_4_sbox_InvMappedxD_0__6_, SB_4_sbox_input_mapping_1_n26,
         SB_4_sbox_input_mapping_1_n25, SB_4_sbox_input_mapping_1_n24,
         SB_4_sbox_input_mapping_1_n23, SB_4_sbox_input_mapping_1_n22,
         SB_4_sbox_input_mapping_1_n21, SB_4_sbox_input_mapping_1_n20,
         SB_4_sbox_input_mapping_1_n19, SB_4_sbox_input_mapping_1_n18,
         SB_4_sbox_input_mapping_1_n17, SB_4_sbox_input_mapping_1_n16,
         SB_4_sbox_input_mapping_1_n15, SB_4_sbox_input_mapping_1_n14,
         SB_4_sbox_output_mapping_1_n18, SB_4_sbox_output_mapping_1_n17,
         SB_4_sbox_output_mapping_1_n16, SB_4_sbox_output_mapping_1_n15,
         SB_4_sbox_output_mapping_1_n14, SB_4_sbox_output_mapping_1_n13,
         SB_4_sbox_output_mapping_1_n12, SB_4_sbox_output_mapping_1_n11,
         SB_4_sbox_output_mapping_1_n10, SB_4_sbox_input_mapping_0_n26,
         SB_4_sbox_input_mapping_0_n25, SB_4_sbox_input_mapping_0_n24,
         SB_4_sbox_input_mapping_0_n23, SB_4_sbox_input_mapping_0_n22,
         SB_4_sbox_input_mapping_0_n21, SB_4_sbox_input_mapping_0_n20,
         SB_4_sbox_input_mapping_0_n19, SB_4_sbox_input_mapping_0_n18,
         SB_4_sbox_input_mapping_0_n17, SB_4_sbox_input_mapping_0_n16,
         SB_4_sbox_input_mapping_0_n15, SB_4_sbox_input_mapping_0_n14,
         SB_4_sbox_output_mapping_0_n18, SB_4_sbox_output_mapping_0_n17,
         SB_4_sbox_output_mapping_0_n16, SB_4_sbox_output_mapping_0_n15,
         SB_4_sbox_output_mapping_0_n14, SB_4_sbox_output_mapping_0_n13,
         SB_4_sbox_output_mapping_0_n12, SB_4_sbox_output_mapping_0_n11,
         SB_4_sbox_output_mapping_0_n10, SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_4_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_4_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_4_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_4_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_4_sbox_inverter_gf24_n4,
         SB_4_sbox_inverter_gf24_n3, SB_4_sbox_inverter_gf24_d_0__0_,
         SB_4_sbox_inverter_gf24_d_1__0_, SB_4_sbox_inverter_gf24_CxD_0__0_,
         SB_4_sbox_inverter_gf24_CxD_1__0_,
         SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_4_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_4_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_4_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_4_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_4_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_4_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_4_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_4_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_4_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_4_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_4_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_4_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_4_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_4_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_4_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_4_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_4_sbox_mult_lsb_gf4_mul_0_0_n27, SB_5_sbox_InvMappedxD_0__0_,
         SB_5_sbox_InvMappedxD_0__1_, SB_5_sbox_InvMappedxD_0__5_,
         SB_5_sbox_InvMappedxD_0__6_, SB_5_sbox_input_mapping_1_n26,
         SB_5_sbox_input_mapping_1_n25, SB_5_sbox_input_mapping_1_n24,
         SB_5_sbox_input_mapping_1_n23, SB_5_sbox_input_mapping_1_n22,
         SB_5_sbox_input_mapping_1_n21, SB_5_sbox_input_mapping_1_n20,
         SB_5_sbox_input_mapping_1_n19, SB_5_sbox_input_mapping_1_n18,
         SB_5_sbox_input_mapping_1_n17, SB_5_sbox_input_mapping_1_n16,
         SB_5_sbox_input_mapping_1_n15, SB_5_sbox_input_mapping_1_n14,
         SB_5_sbox_output_mapping_1_n18, SB_5_sbox_output_mapping_1_n17,
         SB_5_sbox_output_mapping_1_n16, SB_5_sbox_output_mapping_1_n15,
         SB_5_sbox_output_mapping_1_n14, SB_5_sbox_output_mapping_1_n13,
         SB_5_sbox_output_mapping_1_n12, SB_5_sbox_output_mapping_1_n11,
         SB_5_sbox_output_mapping_1_n10, SB_5_sbox_input_mapping_0_n26,
         SB_5_sbox_input_mapping_0_n25, SB_5_sbox_input_mapping_0_n24,
         SB_5_sbox_input_mapping_0_n23, SB_5_sbox_input_mapping_0_n22,
         SB_5_sbox_input_mapping_0_n21, SB_5_sbox_input_mapping_0_n20,
         SB_5_sbox_input_mapping_0_n19, SB_5_sbox_input_mapping_0_n18,
         SB_5_sbox_input_mapping_0_n17, SB_5_sbox_input_mapping_0_n16,
         SB_5_sbox_input_mapping_0_n15, SB_5_sbox_input_mapping_0_n14,
         SB_5_sbox_output_mapping_0_n18, SB_5_sbox_output_mapping_0_n17,
         SB_5_sbox_output_mapping_0_n16, SB_5_sbox_output_mapping_0_n15,
         SB_5_sbox_output_mapping_0_n14, SB_5_sbox_output_mapping_0_n13,
         SB_5_sbox_output_mapping_0_n12, SB_5_sbox_output_mapping_0_n11,
         SB_5_sbox_output_mapping_0_n10, SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_5_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_5_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_5_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_5_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_5_sbox_inverter_gf24_n4,
         SB_5_sbox_inverter_gf24_n3, SB_5_sbox_inverter_gf24_d_0__0_,
         SB_5_sbox_inverter_gf24_d_1__0_, SB_5_sbox_inverter_gf24_CxD_0__0_,
         SB_5_sbox_inverter_gf24_CxD_1__0_,
         SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_5_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_5_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_5_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_5_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_5_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_5_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_5_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_5_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_5_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_5_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_5_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_5_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_5_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_5_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_5_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_5_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_5_sbox_mult_lsb_gf4_mul_0_0_n27, SB_6_sbox_InvMappedxD_0__0_,
         SB_6_sbox_InvMappedxD_0__1_, SB_6_sbox_InvMappedxD_0__5_,
         SB_6_sbox_InvMappedxD_0__6_, SB_6_sbox_input_mapping_1_n26,
         SB_6_sbox_input_mapping_1_n25, SB_6_sbox_input_mapping_1_n24,
         SB_6_sbox_input_mapping_1_n23, SB_6_sbox_input_mapping_1_n22,
         SB_6_sbox_input_mapping_1_n21, SB_6_sbox_input_mapping_1_n20,
         SB_6_sbox_input_mapping_1_n19, SB_6_sbox_input_mapping_1_n18,
         SB_6_sbox_input_mapping_1_n17, SB_6_sbox_input_mapping_1_n16,
         SB_6_sbox_input_mapping_1_n15, SB_6_sbox_input_mapping_1_n14,
         SB_6_sbox_output_mapping_1_n18, SB_6_sbox_output_mapping_1_n17,
         SB_6_sbox_output_mapping_1_n16, SB_6_sbox_output_mapping_1_n15,
         SB_6_sbox_output_mapping_1_n14, SB_6_sbox_output_mapping_1_n13,
         SB_6_sbox_output_mapping_1_n12, SB_6_sbox_output_mapping_1_n11,
         SB_6_sbox_output_mapping_1_n10, SB_6_sbox_input_mapping_0_n26,
         SB_6_sbox_input_mapping_0_n25, SB_6_sbox_input_mapping_0_n24,
         SB_6_sbox_input_mapping_0_n23, SB_6_sbox_input_mapping_0_n22,
         SB_6_sbox_input_mapping_0_n21, SB_6_sbox_input_mapping_0_n20,
         SB_6_sbox_input_mapping_0_n19, SB_6_sbox_input_mapping_0_n18,
         SB_6_sbox_input_mapping_0_n17, SB_6_sbox_input_mapping_0_n16,
         SB_6_sbox_input_mapping_0_n15, SB_6_sbox_input_mapping_0_n14,
         SB_6_sbox_output_mapping_0_n18, SB_6_sbox_output_mapping_0_n17,
         SB_6_sbox_output_mapping_0_n16, SB_6_sbox_output_mapping_0_n15,
         SB_6_sbox_output_mapping_0_n14, SB_6_sbox_output_mapping_0_n13,
         SB_6_sbox_output_mapping_0_n12, SB_6_sbox_output_mapping_0_n11,
         SB_6_sbox_output_mapping_0_n10, SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_6_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_6_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_6_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_6_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_6_sbox_inverter_gf24_n4,
         SB_6_sbox_inverter_gf24_n3, SB_6_sbox_inverter_gf24_d_0__0_,
         SB_6_sbox_inverter_gf24_d_1__0_, SB_6_sbox_inverter_gf24_CxD_0__0_,
         SB_6_sbox_inverter_gf24_CxD_1__0_,
         SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_6_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_6_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_6_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_6_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_6_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_6_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_6_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_6_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_6_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_6_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_6_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_6_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_6_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_6_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_6_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_6_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_6_sbox_mult_lsb_gf4_mul_0_0_n27, SB_7_sbox_InvMappedxD_0__0_,
         SB_7_sbox_InvMappedxD_0__1_, SB_7_sbox_InvMappedxD_0__5_,
         SB_7_sbox_InvMappedxD_0__6_, SB_7_sbox_input_mapping_1_n26,
         SB_7_sbox_input_mapping_1_n25, SB_7_sbox_input_mapping_1_n24,
         SB_7_sbox_input_mapping_1_n23, SB_7_sbox_input_mapping_1_n22,
         SB_7_sbox_input_mapping_1_n21, SB_7_sbox_input_mapping_1_n20,
         SB_7_sbox_input_mapping_1_n19, SB_7_sbox_input_mapping_1_n18,
         SB_7_sbox_input_mapping_1_n17, SB_7_sbox_input_mapping_1_n16,
         SB_7_sbox_input_mapping_1_n15, SB_7_sbox_input_mapping_1_n14,
         SB_7_sbox_output_mapping_1_n18, SB_7_sbox_output_mapping_1_n17,
         SB_7_sbox_output_mapping_1_n16, SB_7_sbox_output_mapping_1_n15,
         SB_7_sbox_output_mapping_1_n14, SB_7_sbox_output_mapping_1_n13,
         SB_7_sbox_output_mapping_1_n12, SB_7_sbox_output_mapping_1_n11,
         SB_7_sbox_output_mapping_1_n10, SB_7_sbox_input_mapping_0_n26,
         SB_7_sbox_input_mapping_0_n25, SB_7_sbox_input_mapping_0_n24,
         SB_7_sbox_input_mapping_0_n23, SB_7_sbox_input_mapping_0_n22,
         SB_7_sbox_input_mapping_0_n21, SB_7_sbox_input_mapping_0_n20,
         SB_7_sbox_input_mapping_0_n19, SB_7_sbox_input_mapping_0_n18,
         SB_7_sbox_input_mapping_0_n17, SB_7_sbox_input_mapping_0_n16,
         SB_7_sbox_input_mapping_0_n15, SB_7_sbox_input_mapping_0_n14,
         SB_7_sbox_output_mapping_0_n18, SB_7_sbox_output_mapping_0_n17,
         SB_7_sbox_output_mapping_0_n16, SB_7_sbox_output_mapping_0_n15,
         SB_7_sbox_output_mapping_0_n14, SB_7_sbox_output_mapping_0_n13,
         SB_7_sbox_output_mapping_0_n12, SB_7_sbox_output_mapping_0_n11,
         SB_7_sbox_output_mapping_0_n10, SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_7_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_7_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_7_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_7_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_7_sbox_inverter_gf24_n4,
         SB_7_sbox_inverter_gf24_n3, SB_7_sbox_inverter_gf24_d_0__0_,
         SB_7_sbox_inverter_gf24_d_1__0_, SB_7_sbox_inverter_gf24_CxD_0__0_,
         SB_7_sbox_inverter_gf24_CxD_1__0_,
         SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_7_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_7_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_7_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_7_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_7_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_7_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_7_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_7_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_7_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_7_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_7_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_7_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_7_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_7_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_7_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_7_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_7_sbox_mult_lsb_gf4_mul_0_0_n27, SB_8_sbox_InvMappedxD_0__0_,
         SB_8_sbox_InvMappedxD_0__1_, SB_8_sbox_InvMappedxD_0__5_,
         SB_8_sbox_InvMappedxD_0__6_, SB_8_sbox_input_mapping_1_n26,
         SB_8_sbox_input_mapping_1_n25, SB_8_sbox_input_mapping_1_n24,
         SB_8_sbox_input_mapping_1_n23, SB_8_sbox_input_mapping_1_n22,
         SB_8_sbox_input_mapping_1_n21, SB_8_sbox_input_mapping_1_n20,
         SB_8_sbox_input_mapping_1_n19, SB_8_sbox_input_mapping_1_n18,
         SB_8_sbox_input_mapping_1_n17, SB_8_sbox_input_mapping_1_n16,
         SB_8_sbox_input_mapping_1_n15, SB_8_sbox_input_mapping_1_n14,
         SB_8_sbox_output_mapping_1_n18, SB_8_sbox_output_mapping_1_n17,
         SB_8_sbox_output_mapping_1_n16, SB_8_sbox_output_mapping_1_n15,
         SB_8_sbox_output_mapping_1_n14, SB_8_sbox_output_mapping_1_n13,
         SB_8_sbox_output_mapping_1_n12, SB_8_sbox_output_mapping_1_n11,
         SB_8_sbox_output_mapping_1_n10, SB_8_sbox_input_mapping_0_n26,
         SB_8_sbox_input_mapping_0_n25, SB_8_sbox_input_mapping_0_n24,
         SB_8_sbox_input_mapping_0_n23, SB_8_sbox_input_mapping_0_n22,
         SB_8_sbox_input_mapping_0_n21, SB_8_sbox_input_mapping_0_n20,
         SB_8_sbox_input_mapping_0_n19, SB_8_sbox_input_mapping_0_n18,
         SB_8_sbox_input_mapping_0_n17, SB_8_sbox_input_mapping_0_n16,
         SB_8_sbox_input_mapping_0_n15, SB_8_sbox_input_mapping_0_n14,
         SB_8_sbox_output_mapping_0_n18, SB_8_sbox_output_mapping_0_n17,
         SB_8_sbox_output_mapping_0_n16, SB_8_sbox_output_mapping_0_n15,
         SB_8_sbox_output_mapping_0_n14, SB_8_sbox_output_mapping_0_n13,
         SB_8_sbox_output_mapping_0_n12, SB_8_sbox_output_mapping_0_n11,
         SB_8_sbox_output_mapping_0_n10, SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_8_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_8_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_8_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_8_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_8_sbox_inverter_gf24_n4,
         SB_8_sbox_inverter_gf24_n3, SB_8_sbox_inverter_gf24_d_0__0_,
         SB_8_sbox_inverter_gf24_d_1__0_, SB_8_sbox_inverter_gf24_CxD_0__0_,
         SB_8_sbox_inverter_gf24_CxD_1__0_,
         SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_8_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_8_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_8_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_8_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_8_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_8_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_8_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_8_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_8_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_8_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_8_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_8_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_8_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_8_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_8_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_8_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_8_sbox_mult_lsb_gf4_mul_0_0_n27, SB_9_sbox_InvMappedxD_0__0_,
         SB_9_sbox_InvMappedxD_0__1_, SB_9_sbox_InvMappedxD_0__5_,
         SB_9_sbox_InvMappedxD_0__6_, SB_9_sbox_input_mapping_1_n26,
         SB_9_sbox_input_mapping_1_n25, SB_9_sbox_input_mapping_1_n24,
         SB_9_sbox_input_mapping_1_n23, SB_9_sbox_input_mapping_1_n22,
         SB_9_sbox_input_mapping_1_n21, SB_9_sbox_input_mapping_1_n20,
         SB_9_sbox_input_mapping_1_n19, SB_9_sbox_input_mapping_1_n18,
         SB_9_sbox_input_mapping_1_n17, SB_9_sbox_input_mapping_1_n16,
         SB_9_sbox_input_mapping_1_n15, SB_9_sbox_input_mapping_1_n14,
         SB_9_sbox_output_mapping_1_n18, SB_9_sbox_output_mapping_1_n17,
         SB_9_sbox_output_mapping_1_n16, SB_9_sbox_output_mapping_1_n15,
         SB_9_sbox_output_mapping_1_n14, SB_9_sbox_output_mapping_1_n13,
         SB_9_sbox_output_mapping_1_n12, SB_9_sbox_output_mapping_1_n11,
         SB_9_sbox_output_mapping_1_n10, SB_9_sbox_input_mapping_0_n26,
         SB_9_sbox_input_mapping_0_n25, SB_9_sbox_input_mapping_0_n24,
         SB_9_sbox_input_mapping_0_n23, SB_9_sbox_input_mapping_0_n22,
         SB_9_sbox_input_mapping_0_n21, SB_9_sbox_input_mapping_0_n20,
         SB_9_sbox_input_mapping_0_n19, SB_9_sbox_input_mapping_0_n18,
         SB_9_sbox_input_mapping_0_n17, SB_9_sbox_input_mapping_0_n16,
         SB_9_sbox_input_mapping_0_n15, SB_9_sbox_input_mapping_0_n14,
         SB_9_sbox_output_mapping_0_n18, SB_9_sbox_output_mapping_0_n17,
         SB_9_sbox_output_mapping_0_n16, SB_9_sbox_output_mapping_0_n15,
         SB_9_sbox_output_mapping_0_n14, SB_9_sbox_output_mapping_0_n13,
         SB_9_sbox_output_mapping_0_n12, SB_9_sbox_output_mapping_0_n11,
         SB_9_sbox_output_mapping_0_n10, SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_9_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_9_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_9_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_9_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_9_sbox_inverter_gf24_n4,
         SB_9_sbox_inverter_gf24_n3, SB_9_sbox_inverter_gf24_d_0__0_,
         SB_9_sbox_inverter_gf24_d_1__0_, SB_9_sbox_inverter_gf24_CxD_0__0_,
         SB_9_sbox_inverter_gf24_CxD_1__0_,
         SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_9_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_9_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_9_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_9_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_9_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_9_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_9_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_9_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_9_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_9_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_9_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_9_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_9_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_9_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_9_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_9_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_9_sbox_mult_lsb_gf4_mul_0_0_n27, SB_10_sbox_InvMappedxD_0__0_,
         SB_10_sbox_InvMappedxD_0__1_, SB_10_sbox_InvMappedxD_0__5_,
         SB_10_sbox_InvMappedxD_0__6_, SB_10_sbox_input_mapping_1_n26,
         SB_10_sbox_input_mapping_1_n25, SB_10_sbox_input_mapping_1_n24,
         SB_10_sbox_input_mapping_1_n23, SB_10_sbox_input_mapping_1_n22,
         SB_10_sbox_input_mapping_1_n21, SB_10_sbox_input_mapping_1_n20,
         SB_10_sbox_input_mapping_1_n19, SB_10_sbox_input_mapping_1_n18,
         SB_10_sbox_input_mapping_1_n17, SB_10_sbox_input_mapping_1_n16,
         SB_10_sbox_input_mapping_1_n15, SB_10_sbox_input_mapping_1_n14,
         SB_10_sbox_output_mapping_1_n18, SB_10_sbox_output_mapping_1_n17,
         SB_10_sbox_output_mapping_1_n16, SB_10_sbox_output_mapping_1_n15,
         SB_10_sbox_output_mapping_1_n14, SB_10_sbox_output_mapping_1_n13,
         SB_10_sbox_output_mapping_1_n12, SB_10_sbox_output_mapping_1_n11,
         SB_10_sbox_output_mapping_1_n10, SB_10_sbox_input_mapping_0_n26,
         SB_10_sbox_input_mapping_0_n25, SB_10_sbox_input_mapping_0_n24,
         SB_10_sbox_input_mapping_0_n23, SB_10_sbox_input_mapping_0_n22,
         SB_10_sbox_input_mapping_0_n21, SB_10_sbox_input_mapping_0_n20,
         SB_10_sbox_input_mapping_0_n19, SB_10_sbox_input_mapping_0_n18,
         SB_10_sbox_input_mapping_0_n17, SB_10_sbox_input_mapping_0_n16,
         SB_10_sbox_input_mapping_0_n15, SB_10_sbox_input_mapping_0_n14,
         SB_10_sbox_output_mapping_0_n18, SB_10_sbox_output_mapping_0_n17,
         SB_10_sbox_output_mapping_0_n16, SB_10_sbox_output_mapping_0_n15,
         SB_10_sbox_output_mapping_0_n14, SB_10_sbox_output_mapping_0_n13,
         SB_10_sbox_output_mapping_0_n12, SB_10_sbox_output_mapping_0_n11,
         SB_10_sbox_output_mapping_0_n10, SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_10_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_10_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_10_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_10_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_10_sbox_inverter_gf24_n4,
         SB_10_sbox_inverter_gf24_n3, SB_10_sbox_inverter_gf24_d_0__0_,
         SB_10_sbox_inverter_gf24_d_1__0_, SB_10_sbox_inverter_gf24_CxD_0__0_,
         SB_10_sbox_inverter_gf24_CxD_1__0_,
         SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_10_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_10_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_10_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_10_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_10_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_10_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_10_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_10_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_10_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_10_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_10_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_10_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_10_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_10_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_10_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_10_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_10_sbox_mult_lsb_gf4_mul_0_0_n27, SB_11_sbox_InvMappedxD_0__0_,
         SB_11_sbox_InvMappedxD_0__1_, SB_11_sbox_InvMappedxD_0__5_,
         SB_11_sbox_InvMappedxD_0__6_, SB_11_sbox_input_mapping_1_n26,
         SB_11_sbox_input_mapping_1_n25, SB_11_sbox_input_mapping_1_n24,
         SB_11_sbox_input_mapping_1_n23, SB_11_sbox_input_mapping_1_n22,
         SB_11_sbox_input_mapping_1_n21, SB_11_sbox_input_mapping_1_n20,
         SB_11_sbox_input_mapping_1_n19, SB_11_sbox_input_mapping_1_n18,
         SB_11_sbox_input_mapping_1_n17, SB_11_sbox_input_mapping_1_n16,
         SB_11_sbox_input_mapping_1_n15, SB_11_sbox_input_mapping_1_n14,
         SB_11_sbox_output_mapping_1_n18, SB_11_sbox_output_mapping_1_n17,
         SB_11_sbox_output_mapping_1_n16, SB_11_sbox_output_mapping_1_n15,
         SB_11_sbox_output_mapping_1_n14, SB_11_sbox_output_mapping_1_n13,
         SB_11_sbox_output_mapping_1_n12, SB_11_sbox_output_mapping_1_n11,
         SB_11_sbox_output_mapping_1_n10, SB_11_sbox_input_mapping_0_n26,
         SB_11_sbox_input_mapping_0_n25, SB_11_sbox_input_mapping_0_n24,
         SB_11_sbox_input_mapping_0_n23, SB_11_sbox_input_mapping_0_n22,
         SB_11_sbox_input_mapping_0_n21, SB_11_sbox_input_mapping_0_n20,
         SB_11_sbox_input_mapping_0_n19, SB_11_sbox_input_mapping_0_n18,
         SB_11_sbox_input_mapping_0_n17, SB_11_sbox_input_mapping_0_n16,
         SB_11_sbox_input_mapping_0_n15, SB_11_sbox_input_mapping_0_n14,
         SB_11_sbox_output_mapping_0_n18, SB_11_sbox_output_mapping_0_n17,
         SB_11_sbox_output_mapping_0_n16, SB_11_sbox_output_mapping_0_n15,
         SB_11_sbox_output_mapping_0_n14, SB_11_sbox_output_mapping_0_n13,
         SB_11_sbox_output_mapping_0_n12, SB_11_sbox_output_mapping_0_n11,
         SB_11_sbox_output_mapping_0_n10, SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_11_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_11_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_11_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_11_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_11_sbox_inverter_gf24_n4,
         SB_11_sbox_inverter_gf24_n3, SB_11_sbox_inverter_gf24_d_0__0_,
         SB_11_sbox_inverter_gf24_d_1__0_, SB_11_sbox_inverter_gf24_CxD_0__0_,
         SB_11_sbox_inverter_gf24_CxD_1__0_,
         SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_11_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_11_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_11_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_11_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_11_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_11_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_11_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_11_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_11_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_11_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_11_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_11_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_11_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_11_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_11_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_11_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_11_sbox_mult_lsb_gf4_mul_0_0_n27, SB_12_sbox_InvMappedxD_0__0_,
         SB_12_sbox_InvMappedxD_0__1_, SB_12_sbox_InvMappedxD_0__5_,
         SB_12_sbox_InvMappedxD_0__6_, SB_12_sbox_input_mapping_1_n26,
         SB_12_sbox_input_mapping_1_n25, SB_12_sbox_input_mapping_1_n24,
         SB_12_sbox_input_mapping_1_n23, SB_12_sbox_input_mapping_1_n22,
         SB_12_sbox_input_mapping_1_n21, SB_12_sbox_input_mapping_1_n20,
         SB_12_sbox_input_mapping_1_n19, SB_12_sbox_input_mapping_1_n18,
         SB_12_sbox_input_mapping_1_n17, SB_12_sbox_input_mapping_1_n16,
         SB_12_sbox_input_mapping_1_n15, SB_12_sbox_input_mapping_1_n14,
         SB_12_sbox_output_mapping_1_n18, SB_12_sbox_output_mapping_1_n17,
         SB_12_sbox_output_mapping_1_n16, SB_12_sbox_output_mapping_1_n15,
         SB_12_sbox_output_mapping_1_n14, SB_12_sbox_output_mapping_1_n13,
         SB_12_sbox_output_mapping_1_n12, SB_12_sbox_output_mapping_1_n11,
         SB_12_sbox_output_mapping_1_n10, SB_12_sbox_input_mapping_0_n26,
         SB_12_sbox_input_mapping_0_n25, SB_12_sbox_input_mapping_0_n24,
         SB_12_sbox_input_mapping_0_n23, SB_12_sbox_input_mapping_0_n22,
         SB_12_sbox_input_mapping_0_n21, SB_12_sbox_input_mapping_0_n20,
         SB_12_sbox_input_mapping_0_n19, SB_12_sbox_input_mapping_0_n18,
         SB_12_sbox_input_mapping_0_n17, SB_12_sbox_input_mapping_0_n16,
         SB_12_sbox_input_mapping_0_n15, SB_12_sbox_input_mapping_0_n14,
         SB_12_sbox_output_mapping_0_n18, SB_12_sbox_output_mapping_0_n17,
         SB_12_sbox_output_mapping_0_n16, SB_12_sbox_output_mapping_0_n15,
         SB_12_sbox_output_mapping_0_n14, SB_12_sbox_output_mapping_0_n13,
         SB_12_sbox_output_mapping_0_n12, SB_12_sbox_output_mapping_0_n11,
         SB_12_sbox_output_mapping_0_n10, SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_12_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_12_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_12_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_12_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_12_sbox_inverter_gf24_n4,
         SB_12_sbox_inverter_gf24_n3, SB_12_sbox_inverter_gf24_d_0__0_,
         SB_12_sbox_inverter_gf24_d_1__0_, SB_12_sbox_inverter_gf24_CxD_0__0_,
         SB_12_sbox_inverter_gf24_CxD_1__0_,
         SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_12_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_12_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_12_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_12_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_12_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_12_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_12_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_12_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_12_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_12_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_12_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_12_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_12_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_12_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_12_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_12_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_12_sbox_mult_lsb_gf4_mul_0_0_n27, SB_13_sbox_InvMappedxD_0__0_,
         SB_13_sbox_InvMappedxD_0__1_, SB_13_sbox_InvMappedxD_0__5_,
         SB_13_sbox_InvMappedxD_0__6_, SB_13_sbox_input_mapping_1_n26,
         SB_13_sbox_input_mapping_1_n25, SB_13_sbox_input_mapping_1_n24,
         SB_13_sbox_input_mapping_1_n23, SB_13_sbox_input_mapping_1_n22,
         SB_13_sbox_input_mapping_1_n21, SB_13_sbox_input_mapping_1_n20,
         SB_13_sbox_input_mapping_1_n19, SB_13_sbox_input_mapping_1_n18,
         SB_13_sbox_input_mapping_1_n17, SB_13_sbox_input_mapping_1_n16,
         SB_13_sbox_input_mapping_1_n15, SB_13_sbox_input_mapping_1_n14,
         SB_13_sbox_output_mapping_1_n18, SB_13_sbox_output_mapping_1_n17,
         SB_13_sbox_output_mapping_1_n16, SB_13_sbox_output_mapping_1_n15,
         SB_13_sbox_output_mapping_1_n14, SB_13_sbox_output_mapping_1_n13,
         SB_13_sbox_output_mapping_1_n12, SB_13_sbox_output_mapping_1_n11,
         SB_13_sbox_output_mapping_1_n10, SB_13_sbox_input_mapping_0_n26,
         SB_13_sbox_input_mapping_0_n25, SB_13_sbox_input_mapping_0_n24,
         SB_13_sbox_input_mapping_0_n23, SB_13_sbox_input_mapping_0_n22,
         SB_13_sbox_input_mapping_0_n21, SB_13_sbox_input_mapping_0_n20,
         SB_13_sbox_input_mapping_0_n19, SB_13_sbox_input_mapping_0_n18,
         SB_13_sbox_input_mapping_0_n17, SB_13_sbox_input_mapping_0_n16,
         SB_13_sbox_input_mapping_0_n15, SB_13_sbox_input_mapping_0_n14,
         SB_13_sbox_output_mapping_0_n18, SB_13_sbox_output_mapping_0_n17,
         SB_13_sbox_output_mapping_0_n16, SB_13_sbox_output_mapping_0_n15,
         SB_13_sbox_output_mapping_0_n14, SB_13_sbox_output_mapping_0_n13,
         SB_13_sbox_output_mapping_0_n12, SB_13_sbox_output_mapping_0_n11,
         SB_13_sbox_output_mapping_0_n10, SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_13_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_13_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_13_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_13_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_13_sbox_inverter_gf24_n4,
         SB_13_sbox_inverter_gf24_n3, SB_13_sbox_inverter_gf24_d_0__0_,
         SB_13_sbox_inverter_gf24_d_1__0_, SB_13_sbox_inverter_gf24_CxD_0__0_,
         SB_13_sbox_inverter_gf24_CxD_1__0_,
         SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_13_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_13_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_13_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_13_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_13_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_13_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_13_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_13_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_13_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_13_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_13_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_13_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_13_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_13_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_13_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_13_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_13_sbox_mult_lsb_gf4_mul_0_0_n27, SB_14_sbox_InvMappedxD_0__0_,
         SB_14_sbox_InvMappedxD_0__1_, SB_14_sbox_InvMappedxD_0__5_,
         SB_14_sbox_InvMappedxD_0__6_, SB_14_sbox_input_mapping_1_n26,
         SB_14_sbox_input_mapping_1_n25, SB_14_sbox_input_mapping_1_n24,
         SB_14_sbox_input_mapping_1_n23, SB_14_sbox_input_mapping_1_n22,
         SB_14_sbox_input_mapping_1_n21, SB_14_sbox_input_mapping_1_n20,
         SB_14_sbox_input_mapping_1_n19, SB_14_sbox_input_mapping_1_n18,
         SB_14_sbox_input_mapping_1_n17, SB_14_sbox_input_mapping_1_n16,
         SB_14_sbox_input_mapping_1_n15, SB_14_sbox_input_mapping_1_n14,
         SB_14_sbox_output_mapping_1_n18, SB_14_sbox_output_mapping_1_n17,
         SB_14_sbox_output_mapping_1_n16, SB_14_sbox_output_mapping_1_n15,
         SB_14_sbox_output_mapping_1_n14, SB_14_sbox_output_mapping_1_n13,
         SB_14_sbox_output_mapping_1_n12, SB_14_sbox_output_mapping_1_n11,
         SB_14_sbox_output_mapping_1_n10, SB_14_sbox_input_mapping_0_n26,
         SB_14_sbox_input_mapping_0_n25, SB_14_sbox_input_mapping_0_n24,
         SB_14_sbox_input_mapping_0_n23, SB_14_sbox_input_mapping_0_n22,
         SB_14_sbox_input_mapping_0_n21, SB_14_sbox_input_mapping_0_n20,
         SB_14_sbox_input_mapping_0_n19, SB_14_sbox_input_mapping_0_n18,
         SB_14_sbox_input_mapping_0_n17, SB_14_sbox_input_mapping_0_n16,
         SB_14_sbox_input_mapping_0_n15, SB_14_sbox_input_mapping_0_n14,
         SB_14_sbox_output_mapping_0_n18, SB_14_sbox_output_mapping_0_n17,
         SB_14_sbox_output_mapping_0_n16, SB_14_sbox_output_mapping_0_n15,
         SB_14_sbox_output_mapping_0_n14, SB_14_sbox_output_mapping_0_n13,
         SB_14_sbox_output_mapping_0_n12, SB_14_sbox_output_mapping_0_n11,
         SB_14_sbox_output_mapping_0_n10, SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_14_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_14_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_14_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_14_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_14_sbox_inverter_gf24_n4,
         SB_14_sbox_inverter_gf24_n3, SB_14_sbox_inverter_gf24_d_0__0_,
         SB_14_sbox_inverter_gf24_d_1__0_, SB_14_sbox_inverter_gf24_CxD_0__0_,
         SB_14_sbox_inverter_gf24_CxD_1__0_,
         SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_14_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_14_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_14_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_14_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_14_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_14_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_14_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_14_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_14_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_14_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_14_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_14_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_14_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_14_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_14_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_14_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_14_sbox_mult_lsb_gf4_mul_0_0_n27, SB_15_sbox_InvMappedxD_0__0_,
         SB_15_sbox_InvMappedxD_0__1_, SB_15_sbox_InvMappedxD_0__5_,
         SB_15_sbox_InvMappedxD_0__6_, SB_15_sbox_input_mapping_1_n26,
         SB_15_sbox_input_mapping_1_n25, SB_15_sbox_input_mapping_1_n24,
         SB_15_sbox_input_mapping_1_n23, SB_15_sbox_input_mapping_1_n22,
         SB_15_sbox_input_mapping_1_n21, SB_15_sbox_input_mapping_1_n20,
         SB_15_sbox_input_mapping_1_n19, SB_15_sbox_input_mapping_1_n18,
         SB_15_sbox_input_mapping_1_n17, SB_15_sbox_input_mapping_1_n16,
         SB_15_sbox_input_mapping_1_n15, SB_15_sbox_input_mapping_1_n14,
         SB_15_sbox_output_mapping_1_n18, SB_15_sbox_output_mapping_1_n17,
         SB_15_sbox_output_mapping_1_n16, SB_15_sbox_output_mapping_1_n15,
         SB_15_sbox_output_mapping_1_n14, SB_15_sbox_output_mapping_1_n13,
         SB_15_sbox_output_mapping_1_n12, SB_15_sbox_output_mapping_1_n11,
         SB_15_sbox_output_mapping_1_n10, SB_15_sbox_input_mapping_0_n26,
         SB_15_sbox_input_mapping_0_n25, SB_15_sbox_input_mapping_0_n24,
         SB_15_sbox_input_mapping_0_n23, SB_15_sbox_input_mapping_0_n22,
         SB_15_sbox_input_mapping_0_n21, SB_15_sbox_input_mapping_0_n20,
         SB_15_sbox_input_mapping_0_n19, SB_15_sbox_input_mapping_0_n18,
         SB_15_sbox_input_mapping_0_n17, SB_15_sbox_input_mapping_0_n16,
         SB_15_sbox_input_mapping_0_n15, SB_15_sbox_input_mapping_0_n14,
         SB_15_sbox_output_mapping_0_n18, SB_15_sbox_output_mapping_0_n17,
         SB_15_sbox_output_mapping_0_n16, SB_15_sbox_output_mapping_0_n15,
         SB_15_sbox_output_mapping_0_n14, SB_15_sbox_output_mapping_0_n13,
         SB_15_sbox_output_mapping_0_n12, SB_15_sbox_output_mapping_0_n11,
         SB_15_sbox_output_mapping_0_n10, SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__0_,
         SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__1_,
         SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__2_,
         SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__3_,
         SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__0_,
         SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__1_,
         SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__2_,
         SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__3_,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n52,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n51,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n50,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n49,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n48,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n47,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n46,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n45,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n44,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n43,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n42,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n41,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n40,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n39,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n38,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n37,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n36,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n35,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n34,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n33,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n32,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n31,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n30,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n29,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n28,
         SB_15_sbox_mul_y0y1_gf4_mul_1_1_n27,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n52,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n51,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n50,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n49,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n48,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n47,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n46,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n45,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n44,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n43,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n42,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n41,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n40,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n39,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n38,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n37,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n36,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n35,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n34,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n33,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n32,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n31,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n30,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n29,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n28,
         SB_15_sbox_mul_y0y1_gf4_mul_1_0_n27,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n52,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n51,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n50,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n49,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n48,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n47,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n46,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n45,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n44,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n43,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n42,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n41,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n40,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n39,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n38,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n37,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n36,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n35,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n34,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n33,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n32,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n31,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n30,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n29,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n28,
         SB_15_sbox_mul_y0y1_gf4_mul_0_1_n27,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n52,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n51,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n50,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n49,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n48,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n47,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n46,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n45,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n44,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n43,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n42,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n41,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n40,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n39,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n38,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n37,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n36,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n35,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n34,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n33,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n32,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n31,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n30,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n29,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n28,
         SB_15_sbox_mul_y0y1_gf4_mul_0_0_n27, SB_15_sbox_inverter_gf24_n4,
         SB_15_sbox_inverter_gf24_n3, SB_15_sbox_inverter_gf24_d_0__0_,
         SB_15_sbox_inverter_gf24_d_1__0_, SB_15_sbox_inverter_gf24_CxD_0__0_,
         SB_15_sbox_inverter_gf24_CxD_1__0_,
         SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_,
         SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_,
         SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_,
         SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7,
         SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6,
         SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_,
         SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_,
         SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_,
         SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7,
         SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6,
         SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_,
         SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_,
         SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_,
         SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7,
         SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6,
         SB_15_sbox_mult_msb_Xi_mul_Yj_1__0_,
         SB_15_sbox_mult_msb_Xi_mul_Yj_1__1_,
         SB_15_sbox_mult_msb_Xi_mul_Yj_1__2_,
         SB_15_sbox_mult_msb_Xi_mul_Yj_1__3_,
         SB_15_sbox_mult_msb_Xi_mul_Yj_2__0_,
         SB_15_sbox_mult_msb_Xi_mul_Yj_2__1_,
         SB_15_sbox_mult_msb_Xi_mul_Yj_2__2_,
         SB_15_sbox_mult_msb_Xi_mul_Yj_2__3_,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n52,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n51,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n50,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n49,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n48,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n47,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n46,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n45,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n44,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n43,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n42,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n41,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n40,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n39,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n38,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n37,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n36,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n35,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n34,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n33,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n32,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n31,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n30,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n29,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n28,
         SB_15_sbox_mult_msb_gf4_mul_1_1_n27,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n52,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n51,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n50,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n49,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n48,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n47,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n46,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n45,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n44,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n43,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n42,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n41,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n40,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n39,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n38,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n37,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n36,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n35,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n34,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n33,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n32,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n31,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n30,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n29,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n28,
         SB_15_sbox_mult_msb_gf4_mul_1_0_n27,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n52,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n51,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n50,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n49,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n48,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n47,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n46,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n45,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n44,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n43,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n42,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n41,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n40,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n39,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n38,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n37,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n36,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n35,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n34,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n33,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n32,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n31,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n30,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n29,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n28,
         SB_15_sbox_mult_msb_gf4_mul_0_1_n27,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n52,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n51,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n50,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n49,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n48,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n47,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n46,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n45,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n44,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n43,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n42,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n41,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n40,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n39,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n38,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n37,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n36,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n35,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n34,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n33,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n32,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n31,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n30,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n29,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n28,
         SB_15_sbox_mult_msb_gf4_mul_0_0_n27,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_1__0_,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_1__1_,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_1__2_,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_1__3_,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_2__0_,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_2__1_,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_2__2_,
         SB_15_sbox_mult_lsb_Xi_mul_Yj_2__3_,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n52,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n51,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n50,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n49,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n48,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n47,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n46,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n45,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n44,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n43,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n42,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n41,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n40,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n39,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n38,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n37,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n36,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n35,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n34,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n33,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n32,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n31,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n30,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n29,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n28,
         SB_15_sbox_mult_lsb_gf4_mul_1_1_n27,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n52,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n51,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n50,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n49,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n48,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n47,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n46,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n45,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n44,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n43,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n42,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n41,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n40,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n39,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n38,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n37,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n36,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n35,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n34,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n33,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n32,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n31,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n30,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n29,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n28,
         SB_15_sbox_mult_lsb_gf4_mul_1_0_n27,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n52,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n51,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n50,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n49,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n48,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n47,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n46,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n45,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n44,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n43,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n42,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n41,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n40,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n39,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n38,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n37,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n36,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n35,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n34,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n33,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n32,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n31,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n30,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n29,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n28,
         SB_15_sbox_mult_lsb_gf4_mul_0_1_n27,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n52,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n51,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n50,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n49,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n48,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n47,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n46,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n45,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n44,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n43,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n42,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n41,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n40,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n39,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n38,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n37,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n36,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n35,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n34,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n33,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n32,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n31,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n30,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n29,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n28,
         SB_15_sbox_mult_lsb_gf4_mul_0_0_n27, MC0_Column1_n98, MC0_Column1_n97,
         MC0_Column1_n96, MC0_Column1_n95, MC0_Column1_n94, MC0_Column1_n93,
         MC0_Column1_n92, MC0_Column1_n91, MC0_Column1_n90, MC0_Column1_n89,
         MC0_Column1_n88, MC0_Column1_n87, MC0_Column1_n86, MC0_Column1_n85,
         MC0_Column1_n84, MC0_Column1_n83, MC0_Column1_n82, MC0_Column1_n81,
         MC0_Column1_n80, MC0_Column1_n79, MC0_Column1_n78, MC0_Column1_n77,
         MC0_Column1_n76, MC0_Column1_n75, MC0_Column1_n74, MC0_Column1_n73,
         MC0_Column1_n72, MC0_Column1_n71, MC0_Column1_n70, MC0_Column1_n69,
         MC0_Column1_n68, MC0_Column1_n67, MC0_Column1_n66, MC0_Column1_n65,
         MC0_Column1_n64, MC0_Column1_n63, MC0_Column1_n62, MC0_Column1_n61,
         MC0_Column1_n60, MC0_Column1_n59, MC0_Column1_n58, MC0_Column1_n57,
         MC0_Column1_n56, MC0_Column1_n55, MC0_Column1_n54, MC0_Column1_n53,
         MC0_Column1_n52, MC0_Column1_n51, MC0_Column1_n50, MC0_Column1_n49,
         MC0_Column1_n48, MC0_Column1_n47, MC0_Column1_n46, MC0_Column1_n45,
         MC0_Column1_n44, MC0_Column1_n43, MC0_Column1_n42, MC0_Column1_n41,
         MC0_Column1_n40, MC0_Column1_n39, MC0_Column1_n38, MC0_Column1_n37,
         MC0_Column1_n36, MC0_Column1_n35, MC0_Column1_n34, MC0_Column1_n33,
         MC0_Column1_n32, MC0_Column1_n31, MC0_Column1_n30, MC0_Column1_n29,
         MC0_Column1_n28, MC0_Column1_n27, MC0_Column1_n26, MC0_Column1_n25,
         MC0_Column1_n24, MC0_Column1_n23, MC0_Column1_n22, MC0_Column1_n21,
         MC0_Column1_n20, MC0_Column1_n19, MC0_Column1_n18, MC0_Column1_n17,
         MC0_Column1_n16, MC0_Column1_n15, MC0_Column1_n14, MC0_Column1_n13,
         MC0_Column1_n12, MC0_Column1_n11, MC0_Column1_n10, MC0_Column1_n9,
         MC0_Column1_n8, MC0_Column1_n7, MC0_Column1_n6, MC0_Column1_n5,
         MC0_Column1_n4, MC0_Column1_n3, MC0_Column1_n2, MC0_Column1_n1,
         MC0_Column2_n196, MC0_Column2_n195, MC0_Column2_n194,
         MC0_Column2_n193, MC0_Column2_n192, MC0_Column2_n191,
         MC0_Column2_n190, MC0_Column2_n189, MC0_Column2_n188,
         MC0_Column2_n187, MC0_Column2_n186, MC0_Column2_n185,
         MC0_Column2_n184, MC0_Column2_n183, MC0_Column2_n182,
         MC0_Column2_n181, MC0_Column2_n180, MC0_Column2_n179,
         MC0_Column2_n178, MC0_Column2_n177, MC0_Column2_n176,
         MC0_Column2_n175, MC0_Column2_n174, MC0_Column2_n173,
         MC0_Column2_n172, MC0_Column2_n171, MC0_Column2_n170,
         MC0_Column2_n169, MC0_Column2_n168, MC0_Column2_n167,
         MC0_Column2_n166, MC0_Column2_n165, MC0_Column2_n164,
         MC0_Column2_n163, MC0_Column2_n162, MC0_Column2_n161,
         MC0_Column2_n160, MC0_Column2_n159, MC0_Column2_n158,
         MC0_Column2_n157, MC0_Column2_n156, MC0_Column2_n155,
         MC0_Column2_n154, MC0_Column2_n153, MC0_Column2_n152,
         MC0_Column2_n151, MC0_Column2_n150, MC0_Column2_n149,
         MC0_Column2_n148, MC0_Column2_n147, MC0_Column2_n146,
         MC0_Column2_n145, MC0_Column2_n144, MC0_Column2_n143,
         MC0_Column2_n142, MC0_Column2_n141, MC0_Column2_n140,
         MC0_Column2_n139, MC0_Column2_n138, MC0_Column2_n137,
         MC0_Column2_n136, MC0_Column2_n135, MC0_Column2_n134,
         MC0_Column2_n133, MC0_Column2_n132, MC0_Column2_n131,
         MC0_Column2_n130, MC0_Column2_n129, MC0_Column2_n128,
         MC0_Column2_n127, MC0_Column2_n126, MC0_Column2_n125,
         MC0_Column2_n124, MC0_Column2_n123, MC0_Column2_n122,
         MC0_Column2_n121, MC0_Column2_n120, MC0_Column2_n119,
         MC0_Column2_n118, MC0_Column2_n117, MC0_Column2_n116,
         MC0_Column2_n115, MC0_Column2_n114, MC0_Column2_n113,
         MC0_Column2_n112, MC0_Column2_n111, MC0_Column2_n110,
         MC0_Column2_n109, MC0_Column2_n108, MC0_Column2_n107,
         MC0_Column2_n106, MC0_Column2_n105, MC0_Column2_n104,
         MC0_Column2_n103, MC0_Column2_n102, MC0_Column2_n101,
         MC0_Column2_n100, MC0_Column2_n99, MC0_Column3_n196, MC0_Column3_n195,
         MC0_Column3_n194, MC0_Column3_n193, MC0_Column3_n192,
         MC0_Column3_n191, MC0_Column3_n190, MC0_Column3_n189,
         MC0_Column3_n188, MC0_Column3_n187, MC0_Column3_n186,
         MC0_Column3_n185, MC0_Column3_n184, MC0_Column3_n183,
         MC0_Column3_n182, MC0_Column3_n181, MC0_Column3_n180,
         MC0_Column3_n179, MC0_Column3_n178, MC0_Column3_n177,
         MC0_Column3_n176, MC0_Column3_n175, MC0_Column3_n174,
         MC0_Column3_n173, MC0_Column3_n172, MC0_Column3_n171,
         MC0_Column3_n170, MC0_Column3_n169, MC0_Column3_n168,
         MC0_Column3_n167, MC0_Column3_n166, MC0_Column3_n165,
         MC0_Column3_n164, MC0_Column3_n163, MC0_Column3_n162,
         MC0_Column3_n161, MC0_Column3_n160, MC0_Column3_n159,
         MC0_Column3_n158, MC0_Column3_n157, MC0_Column3_n156,
         MC0_Column3_n155, MC0_Column3_n154, MC0_Column3_n153,
         MC0_Column3_n152, MC0_Column3_n151, MC0_Column3_n150,
         MC0_Column3_n149, MC0_Column3_n148, MC0_Column3_n147,
         MC0_Column3_n146, MC0_Column3_n145, MC0_Column3_n144,
         MC0_Column3_n143, MC0_Column3_n142, MC0_Column3_n141,
         MC0_Column3_n140, MC0_Column3_n139, MC0_Column3_n138,
         MC0_Column3_n137, MC0_Column3_n136, MC0_Column3_n135,
         MC0_Column3_n134, MC0_Column3_n133, MC0_Column3_n132,
         MC0_Column3_n131, MC0_Column3_n130, MC0_Column3_n129,
         MC0_Column3_n128, MC0_Column3_n127, MC0_Column3_n126,
         MC0_Column3_n125, MC0_Column3_n124, MC0_Column3_n123,
         MC0_Column3_n122, MC0_Column3_n121, MC0_Column3_n120,
         MC0_Column3_n119, MC0_Column3_n118, MC0_Column3_n117,
         MC0_Column3_n116, MC0_Column3_n115, MC0_Column3_n114,
         MC0_Column3_n113, MC0_Column3_n112, MC0_Column3_n111,
         MC0_Column3_n110, MC0_Column3_n109, MC0_Column3_n108,
         MC0_Column3_n107, MC0_Column3_n106, MC0_Column3_n105,
         MC0_Column3_n104, MC0_Column3_n103, MC0_Column3_n102,
         MC0_Column3_n101, MC0_Column3_n100, MC0_Column3_n99, MC0_Column4_n196,
         MC0_Column4_n195, MC0_Column4_n194, MC0_Column4_n193,
         MC0_Column4_n192, MC0_Column4_n191, MC0_Column4_n190,
         MC0_Column4_n189, MC0_Column4_n188, MC0_Column4_n187,
         MC0_Column4_n186, MC0_Column4_n185, MC0_Column4_n184,
         MC0_Column4_n183, MC0_Column4_n182, MC0_Column4_n181,
         MC0_Column4_n180, MC0_Column4_n179, MC0_Column4_n178,
         MC0_Column4_n177, MC0_Column4_n176, MC0_Column4_n175,
         MC0_Column4_n174, MC0_Column4_n173, MC0_Column4_n172,
         MC0_Column4_n171, MC0_Column4_n170, MC0_Column4_n169,
         MC0_Column4_n168, MC0_Column4_n167, MC0_Column4_n166,
         MC0_Column4_n165, MC0_Column4_n164, MC0_Column4_n163,
         MC0_Column4_n162, MC0_Column4_n161, MC0_Column4_n160,
         MC0_Column4_n159, MC0_Column4_n158, MC0_Column4_n157,
         MC0_Column4_n156, MC0_Column4_n155, MC0_Column4_n154,
         MC0_Column4_n153, MC0_Column4_n152, MC0_Column4_n151,
         MC0_Column4_n150, MC0_Column4_n149, MC0_Column4_n148,
         MC0_Column4_n147, MC0_Column4_n146, MC0_Column4_n145,
         MC0_Column4_n144, MC0_Column4_n143, MC0_Column4_n142,
         MC0_Column4_n141, MC0_Column4_n140, MC0_Column4_n139,
         MC0_Column4_n138, MC0_Column4_n137, MC0_Column4_n136,
         MC0_Column4_n135, MC0_Column4_n134, MC0_Column4_n133,
         MC0_Column4_n132, MC0_Column4_n131, MC0_Column4_n130,
         MC0_Column4_n129, MC0_Column4_n128, MC0_Column4_n127,
         MC0_Column4_n126, MC0_Column4_n125, MC0_Column4_n124,
         MC0_Column4_n123, MC0_Column4_n122, MC0_Column4_n121,
         MC0_Column4_n120, MC0_Column4_n119, MC0_Column4_n118,
         MC0_Column4_n117, MC0_Column4_n116, MC0_Column4_n115,
         MC0_Column4_n114, MC0_Column4_n113, MC0_Column4_n112,
         MC0_Column4_n111, MC0_Column4_n110, MC0_Column4_n109,
         MC0_Column4_n108, MC0_Column4_n107, MC0_Column4_n106,
         MC0_Column4_n105, MC0_Column4_n104, MC0_Column4_n103,
         MC0_Column4_n102, MC0_Column4_n101, MC0_Column4_n100, MC0_Column4_n99,
         MC1_Column1_n196, MC1_Column1_n195, MC1_Column1_n194,
         MC1_Column1_n193, MC1_Column1_n192, MC1_Column1_n191,
         MC1_Column1_n190, MC1_Column1_n189, MC1_Column1_n188,
         MC1_Column1_n187, MC1_Column1_n186, MC1_Column1_n185,
         MC1_Column1_n184, MC1_Column1_n183, MC1_Column1_n182,
         MC1_Column1_n181, MC1_Column1_n180, MC1_Column1_n179,
         MC1_Column1_n178, MC1_Column1_n177, MC1_Column1_n176,
         MC1_Column1_n175, MC1_Column1_n174, MC1_Column1_n173,
         MC1_Column1_n172, MC1_Column1_n171, MC1_Column1_n170,
         MC1_Column1_n169, MC1_Column1_n168, MC1_Column1_n167,
         MC1_Column1_n166, MC1_Column1_n165, MC1_Column1_n164,
         MC1_Column1_n163, MC1_Column1_n162, MC1_Column1_n161,
         MC1_Column1_n160, MC1_Column1_n159, MC1_Column1_n158,
         MC1_Column1_n157, MC1_Column1_n156, MC1_Column1_n155,
         MC1_Column1_n154, MC1_Column1_n153, MC1_Column1_n152,
         MC1_Column1_n151, MC1_Column1_n150, MC1_Column1_n149,
         MC1_Column1_n148, MC1_Column1_n147, MC1_Column1_n146,
         MC1_Column1_n145, MC1_Column1_n144, MC1_Column1_n143,
         MC1_Column1_n142, MC1_Column1_n141, MC1_Column1_n140,
         MC1_Column1_n139, MC1_Column1_n138, MC1_Column1_n137,
         MC1_Column1_n136, MC1_Column1_n135, MC1_Column1_n134,
         MC1_Column1_n133, MC1_Column1_n132, MC1_Column1_n131,
         MC1_Column1_n130, MC1_Column1_n129, MC1_Column1_n128,
         MC1_Column1_n127, MC1_Column1_n126, MC1_Column1_n125,
         MC1_Column1_n124, MC1_Column1_n123, MC1_Column1_n122,
         MC1_Column1_n121, MC1_Column1_n120, MC1_Column1_n119,
         MC1_Column1_n118, MC1_Column1_n117, MC1_Column1_n116,
         MC1_Column1_n115, MC1_Column1_n114, MC1_Column1_n113,
         MC1_Column1_n112, MC1_Column1_n111, MC1_Column1_n110,
         MC1_Column1_n109, MC1_Column1_n108, MC1_Column1_n107,
         MC1_Column1_n106, MC1_Column1_n105, MC1_Column1_n104,
         MC1_Column1_n103, MC1_Column1_n102, MC1_Column1_n101,
         MC1_Column1_n100, MC1_Column1_n99, MC1_Column2_n196, MC1_Column2_n195,
         MC1_Column2_n194, MC1_Column2_n193, MC1_Column2_n192,
         MC1_Column2_n191, MC1_Column2_n190, MC1_Column2_n189,
         MC1_Column2_n188, MC1_Column2_n187, MC1_Column2_n186,
         MC1_Column2_n185, MC1_Column2_n184, MC1_Column2_n183,
         MC1_Column2_n182, MC1_Column2_n181, MC1_Column2_n180,
         MC1_Column2_n179, MC1_Column2_n178, MC1_Column2_n177,
         MC1_Column2_n176, MC1_Column2_n175, MC1_Column2_n174,
         MC1_Column2_n173, MC1_Column2_n172, MC1_Column2_n171,
         MC1_Column2_n170, MC1_Column2_n169, MC1_Column2_n168,
         MC1_Column2_n167, MC1_Column2_n166, MC1_Column2_n165,
         MC1_Column2_n164, MC1_Column2_n163, MC1_Column2_n162,
         MC1_Column2_n161, MC1_Column2_n160, MC1_Column2_n159,
         MC1_Column2_n158, MC1_Column2_n157, MC1_Column2_n156,
         MC1_Column2_n155, MC1_Column2_n154, MC1_Column2_n153,
         MC1_Column2_n152, MC1_Column2_n151, MC1_Column2_n150,
         MC1_Column2_n149, MC1_Column2_n148, MC1_Column2_n147,
         MC1_Column2_n146, MC1_Column2_n145, MC1_Column2_n144,
         MC1_Column2_n143, MC1_Column2_n142, MC1_Column2_n141,
         MC1_Column2_n140, MC1_Column2_n139, MC1_Column2_n138,
         MC1_Column2_n137, MC1_Column2_n136, MC1_Column2_n135,
         MC1_Column2_n134, MC1_Column2_n133, MC1_Column2_n132,
         MC1_Column2_n131, MC1_Column2_n130, MC1_Column2_n129,
         MC1_Column2_n128, MC1_Column2_n127, MC1_Column2_n126,
         MC1_Column2_n125, MC1_Column2_n124, MC1_Column2_n123,
         MC1_Column2_n122, MC1_Column2_n121, MC1_Column2_n120,
         MC1_Column2_n119, MC1_Column2_n118, MC1_Column2_n117,
         MC1_Column2_n116, MC1_Column2_n115, MC1_Column2_n114,
         MC1_Column2_n113, MC1_Column2_n112, MC1_Column2_n111,
         MC1_Column2_n110, MC1_Column2_n109, MC1_Column2_n108,
         MC1_Column2_n107, MC1_Column2_n106, MC1_Column2_n105,
         MC1_Column2_n104, MC1_Column2_n103, MC1_Column2_n102,
         MC1_Column2_n101, MC1_Column2_n100, MC1_Column2_n99, MC1_Column3_n196,
         MC1_Column3_n195, MC1_Column3_n194, MC1_Column3_n193,
         MC1_Column3_n192, MC1_Column3_n191, MC1_Column3_n190,
         MC1_Column3_n189, MC1_Column3_n188, MC1_Column3_n187,
         MC1_Column3_n186, MC1_Column3_n185, MC1_Column3_n184,
         MC1_Column3_n183, MC1_Column3_n182, MC1_Column3_n181,
         MC1_Column3_n180, MC1_Column3_n179, MC1_Column3_n178,
         MC1_Column3_n177, MC1_Column3_n176, MC1_Column3_n175,
         MC1_Column3_n174, MC1_Column3_n173, MC1_Column3_n172,
         MC1_Column3_n171, MC1_Column3_n170, MC1_Column3_n169,
         MC1_Column3_n168, MC1_Column3_n167, MC1_Column3_n166,
         MC1_Column3_n165, MC1_Column3_n164, MC1_Column3_n163,
         MC1_Column3_n162, MC1_Column3_n161, MC1_Column3_n160,
         MC1_Column3_n159, MC1_Column3_n158, MC1_Column3_n157,
         MC1_Column3_n156, MC1_Column3_n155, MC1_Column3_n154,
         MC1_Column3_n153, MC1_Column3_n152, MC1_Column3_n151,
         MC1_Column3_n150, MC1_Column3_n149, MC1_Column3_n148,
         MC1_Column3_n147, MC1_Column3_n146, MC1_Column3_n145,
         MC1_Column3_n144, MC1_Column3_n143, MC1_Column3_n142,
         MC1_Column3_n141, MC1_Column3_n140, MC1_Column3_n139,
         MC1_Column3_n138, MC1_Column3_n137, MC1_Column3_n136,
         MC1_Column3_n135, MC1_Column3_n134, MC1_Column3_n133,
         MC1_Column3_n132, MC1_Column3_n131, MC1_Column3_n130,
         MC1_Column3_n129, MC1_Column3_n128, MC1_Column3_n127,
         MC1_Column3_n126, MC1_Column3_n125, MC1_Column3_n124,
         MC1_Column3_n123, MC1_Column3_n122, MC1_Column3_n121,
         MC1_Column3_n120, MC1_Column3_n119, MC1_Column3_n118,
         MC1_Column3_n117, MC1_Column3_n116, MC1_Column3_n115,
         MC1_Column3_n114, MC1_Column3_n113, MC1_Column3_n112,
         MC1_Column3_n111, MC1_Column3_n110, MC1_Column3_n109,
         MC1_Column3_n108, MC1_Column3_n107, MC1_Column3_n106,
         MC1_Column3_n105, MC1_Column3_n104, MC1_Column3_n103,
         MC1_Column3_n102, MC1_Column3_n101, MC1_Column3_n100, MC1_Column3_n99,
         MC1_Column4_n196, MC1_Column4_n195, MC1_Column4_n194,
         MC1_Column4_n193, MC1_Column4_n192, MC1_Column4_n191,
         MC1_Column4_n190, MC1_Column4_n189, MC1_Column4_n188,
         MC1_Column4_n187, MC1_Column4_n186, MC1_Column4_n185,
         MC1_Column4_n184, MC1_Column4_n183, MC1_Column4_n182,
         MC1_Column4_n181, MC1_Column4_n180, MC1_Column4_n179,
         MC1_Column4_n178, MC1_Column4_n177, MC1_Column4_n176,
         MC1_Column4_n175, MC1_Column4_n174, MC1_Column4_n173,
         MC1_Column4_n172, MC1_Column4_n171, MC1_Column4_n170,
         MC1_Column4_n169, MC1_Column4_n168, MC1_Column4_n167,
         MC1_Column4_n166, MC1_Column4_n165, MC1_Column4_n164,
         MC1_Column4_n163, MC1_Column4_n162, MC1_Column4_n161,
         MC1_Column4_n160, MC1_Column4_n159, MC1_Column4_n158,
         MC1_Column4_n157, MC1_Column4_n156, MC1_Column4_n155,
         MC1_Column4_n154, MC1_Column4_n153, MC1_Column4_n152,
         MC1_Column4_n151, MC1_Column4_n150, MC1_Column4_n149,
         MC1_Column4_n148, MC1_Column4_n147, MC1_Column4_n146,
         MC1_Column4_n145, MC1_Column4_n144, MC1_Column4_n143,
         MC1_Column4_n142, MC1_Column4_n141, MC1_Column4_n140,
         MC1_Column4_n139, MC1_Column4_n138, MC1_Column4_n137,
         MC1_Column4_n136, MC1_Column4_n135, MC1_Column4_n134,
         MC1_Column4_n133, MC1_Column4_n132, MC1_Column4_n131,
         MC1_Column4_n130, MC1_Column4_n129, MC1_Column4_n128,
         MC1_Column4_n127, MC1_Column4_n126, MC1_Column4_n125,
         MC1_Column4_n124, MC1_Column4_n123, MC1_Column4_n122,
         MC1_Column4_n121, MC1_Column4_n120, MC1_Column4_n119,
         MC1_Column4_n118, MC1_Column4_n117, MC1_Column4_n116,
         MC1_Column4_n115, MC1_Column4_n114, MC1_Column4_n113,
         MC1_Column4_n112, MC1_Column4_n111, MC1_Column4_n110,
         MC1_Column4_n109, MC1_Column4_n108, MC1_Column4_n107,
         MC1_Column4_n106, MC1_Column4_n105, MC1_Column4_n104,
         MC1_Column4_n103, MC1_Column4_n102, MC1_Column4_n101,
         MC1_Column4_n100, MC1_Column4_n99;
  wire   [127:1] KA_OUT0;
  wire   [127:1] KA_OUT1;
  wire   [127:0] SR_OUT0;
  wire   [127:0] SR_OUT1;
  wire   [127:0] MC_IN0;
  wire   [127:0] MC_IN1;
  wire   [7:0] SB_0_sbox_InverterOutxD;
  wire   [15:0] SB_0_sbox_InvUnmappedxD;
  wire   [7:0] SB_0_sbox_Y0mulY1xD;
  wire   [5:0] SB_0_sbox_Y0xorY1xD;
  wire   [7:0] SB_0_sbox_Y0xorY12xDP;
  wire   [7:0] SB_0_sbox_Y0xorY12xD;
  wire   [7:0] SB_0_sbox_Y1_0xDP;
  wire   [7:0] SB_0_sbox_Y1_1xDP;
  wire   [7:0] SB_0_sbox_Y1_2xDP;
  wire   [7:0] SB_0_sbox_Y1_4xDP;
  wire   [7:0] SB_0_sbox_Y1_3xDP;
  wire   [7:0] SB_0_sbox_Y0_0xDP;
  wire   [7:0] SB_0_sbox_Y0_1xDP;
  wire   [7:0] SB_0_sbox_Y0_2xDP;
  wire   [7:0] SB_0_sbox_Y0_4xDP;
  wire   [7:0] SB_0_sbox_Y0_3xDP;
  wire   [7:0] SB_0_sbox_InverterInxDP;
  wire   [7:0] SB_0_sbox_InverterInxD;
  wire   [15:0] SB_0_sbox_mappedxD;
  wire   [7:0] SB_0_sbox_Y0xD;
  wire   [7:0] SB_0_sbox_Y1xD;
  wire   [15:0] SB_0_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_0_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_0_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_0_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_0_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_0_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_0_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_0_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_0_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_0_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_0_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_0_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_0_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_0_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_0_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_0_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_0_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_0_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_0_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_0_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_1_sbox_InverterOutxD;
  wire   [15:0] SB_1_sbox_InvUnmappedxD;
  wire   [7:0] SB_1_sbox_Y0mulY1xD;
  wire   [5:0] SB_1_sbox_Y0xorY1xD;
  wire   [7:0] SB_1_sbox_Y0xorY12xDP;
  wire   [7:0] SB_1_sbox_Y0xorY12xD;
  wire   [7:0] SB_1_sbox_Y1_0xDP;
  wire   [7:0] SB_1_sbox_Y1_1xDP;
  wire   [7:0] SB_1_sbox_Y1_2xDP;
  wire   [7:0] SB_1_sbox_Y1_4xDP;
  wire   [7:0] SB_1_sbox_Y1_3xDP;
  wire   [7:0] SB_1_sbox_Y0_0xDP;
  wire   [7:0] SB_1_sbox_Y0_1xDP;
  wire   [7:0] SB_1_sbox_Y0_2xDP;
  wire   [7:0] SB_1_sbox_Y0_4xDP;
  wire   [7:0] SB_1_sbox_Y0_3xDP;
  wire   [7:0] SB_1_sbox_InverterInxDP;
  wire   [7:0] SB_1_sbox_InverterInxD;
  wire   [15:0] SB_1_sbox_mappedxD;
  wire   [7:0] SB_1_sbox_Y0xD;
  wire   [7:0] SB_1_sbox_Y1xD;
  wire   [15:0] SB_1_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_1_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_1_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_1_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_1_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_1_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_1_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_1_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_1_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_1_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_1_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_1_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_1_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_1_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_1_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_1_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_1_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_1_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_1_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_1_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_2_sbox_InverterOutxD;
  wire   [15:0] SB_2_sbox_InvUnmappedxD;
  wire   [7:0] SB_2_sbox_Y0mulY1xD;
  wire   [5:0] SB_2_sbox_Y0xorY1xD;
  wire   [7:0] SB_2_sbox_Y0xorY12xDP;
  wire   [7:0] SB_2_sbox_Y0xorY12xD;
  wire   [7:0] SB_2_sbox_Y1_0xDP;
  wire   [7:0] SB_2_sbox_Y1_1xDP;
  wire   [7:0] SB_2_sbox_Y1_2xDP;
  wire   [7:0] SB_2_sbox_Y1_4xDP;
  wire   [7:0] SB_2_sbox_Y1_3xDP;
  wire   [7:0] SB_2_sbox_Y0_0xDP;
  wire   [7:0] SB_2_sbox_Y0_1xDP;
  wire   [7:0] SB_2_sbox_Y0_2xDP;
  wire   [7:0] SB_2_sbox_Y0_4xDP;
  wire   [7:0] SB_2_sbox_Y0_3xDP;
  wire   [7:0] SB_2_sbox_InverterInxDP;
  wire   [7:0] SB_2_sbox_InverterInxD;
  wire   [15:0] SB_2_sbox_mappedxD;
  wire   [7:0] SB_2_sbox_Y0xD;
  wire   [7:0] SB_2_sbox_Y1xD;
  wire   [15:0] SB_2_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_2_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_2_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_2_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_2_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_2_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_2_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_2_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_2_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_2_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_2_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_2_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_2_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_2_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_2_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_2_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_2_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_2_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_2_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_2_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_3_sbox_InverterOutxD;
  wire   [15:0] SB_3_sbox_InvUnmappedxD;
  wire   [7:0] SB_3_sbox_Y0mulY1xD;
  wire   [5:0] SB_3_sbox_Y0xorY1xD;
  wire   [7:0] SB_3_sbox_Y0xorY12xDP;
  wire   [7:0] SB_3_sbox_Y0xorY12xD;
  wire   [7:0] SB_3_sbox_Y1_0xDP;
  wire   [7:0] SB_3_sbox_Y1_1xDP;
  wire   [7:0] SB_3_sbox_Y1_2xDP;
  wire   [7:0] SB_3_sbox_Y1_4xDP;
  wire   [7:0] SB_3_sbox_Y1_3xDP;
  wire   [7:0] SB_3_sbox_Y0_0xDP;
  wire   [7:0] SB_3_sbox_Y0_1xDP;
  wire   [7:0] SB_3_sbox_Y0_2xDP;
  wire   [7:0] SB_3_sbox_Y0_4xDP;
  wire   [7:0] SB_3_sbox_Y0_3xDP;
  wire   [7:0] SB_3_sbox_InverterInxDP;
  wire   [7:0] SB_3_sbox_InverterInxD;
  wire   [15:0] SB_3_sbox_mappedxD;
  wire   [7:0] SB_3_sbox_Y0xD;
  wire   [7:0] SB_3_sbox_Y1xD;
  wire   [15:0] SB_3_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_3_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_3_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_3_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_3_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_3_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_3_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_3_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_3_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_3_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_3_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_3_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_3_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_3_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_3_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_3_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_3_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_3_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_3_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_3_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_4_sbox_InverterOutxD;
  wire   [15:0] SB_4_sbox_InvUnmappedxD;
  wire   [7:0] SB_4_sbox_Y0mulY1xD;
  wire   [5:0] SB_4_sbox_Y0xorY1xD;
  wire   [7:0] SB_4_sbox_Y0xorY12xDP;
  wire   [7:0] SB_4_sbox_Y0xorY12xD;
  wire   [7:0] SB_4_sbox_Y1_0xDP;
  wire   [7:0] SB_4_sbox_Y1_1xDP;
  wire   [7:0] SB_4_sbox_Y1_2xDP;
  wire   [7:0] SB_4_sbox_Y1_4xDP;
  wire   [7:0] SB_4_sbox_Y1_3xDP;
  wire   [7:0] SB_4_sbox_Y0_0xDP;
  wire   [7:0] SB_4_sbox_Y0_1xDP;
  wire   [7:0] SB_4_sbox_Y0_2xDP;
  wire   [7:0] SB_4_sbox_Y0_4xDP;
  wire   [7:0] SB_4_sbox_Y0_3xDP;
  wire   [7:0] SB_4_sbox_InverterInxDP;
  wire   [7:0] SB_4_sbox_InverterInxD;
  wire   [15:0] SB_4_sbox_mappedxD;
  wire   [7:0] SB_4_sbox_Y0xD;
  wire   [7:0] SB_4_sbox_Y1xD;
  wire   [15:0] SB_4_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_4_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_4_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_4_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_4_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_4_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_4_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_4_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_4_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_4_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_4_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_4_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_4_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_4_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_4_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_4_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_4_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_4_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_4_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_4_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_5_sbox_InverterOutxD;
  wire   [15:0] SB_5_sbox_InvUnmappedxD;
  wire   [7:0] SB_5_sbox_Y0mulY1xD;
  wire   [5:0] SB_5_sbox_Y0xorY1xD;
  wire   [7:0] SB_5_sbox_Y0xorY12xDP;
  wire   [7:0] SB_5_sbox_Y0xorY12xD;
  wire   [7:0] SB_5_sbox_Y1_0xDP;
  wire   [7:0] SB_5_sbox_Y1_1xDP;
  wire   [7:0] SB_5_sbox_Y1_2xDP;
  wire   [7:0] SB_5_sbox_Y1_4xDP;
  wire   [7:0] SB_5_sbox_Y1_3xDP;
  wire   [7:0] SB_5_sbox_Y0_0xDP;
  wire   [7:0] SB_5_sbox_Y0_1xDP;
  wire   [7:0] SB_5_sbox_Y0_2xDP;
  wire   [7:0] SB_5_sbox_Y0_4xDP;
  wire   [7:0] SB_5_sbox_Y0_3xDP;
  wire   [7:0] SB_5_sbox_InverterInxDP;
  wire   [7:0] SB_5_sbox_InverterInxD;
  wire   [15:0] SB_5_sbox_mappedxD;
  wire   [7:0] SB_5_sbox_Y0xD;
  wire   [7:0] SB_5_sbox_Y1xD;
  wire   [15:0] SB_5_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_5_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_5_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_5_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_5_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_5_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_5_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_5_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_5_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_5_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_5_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_5_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_5_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_5_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_5_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_5_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_5_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_5_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_5_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_5_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_6_sbox_InverterOutxD;
  wire   [15:0] SB_6_sbox_InvUnmappedxD;
  wire   [7:0] SB_6_sbox_Y0mulY1xD;
  wire   [5:0] SB_6_sbox_Y0xorY1xD;
  wire   [7:0] SB_6_sbox_Y0xorY12xDP;
  wire   [7:0] SB_6_sbox_Y0xorY12xD;
  wire   [7:0] SB_6_sbox_Y1_0xDP;
  wire   [7:0] SB_6_sbox_Y1_1xDP;
  wire   [7:0] SB_6_sbox_Y1_2xDP;
  wire   [7:0] SB_6_sbox_Y1_4xDP;
  wire   [7:0] SB_6_sbox_Y1_3xDP;
  wire   [7:0] SB_6_sbox_Y0_0xDP;
  wire   [7:0] SB_6_sbox_Y0_1xDP;
  wire   [7:0] SB_6_sbox_Y0_2xDP;
  wire   [7:0] SB_6_sbox_Y0_4xDP;
  wire   [7:0] SB_6_sbox_Y0_3xDP;
  wire   [7:0] SB_6_sbox_InverterInxDP;
  wire   [7:0] SB_6_sbox_InverterInxD;
  wire   [15:0] SB_6_sbox_mappedxD;
  wire   [7:0] SB_6_sbox_Y0xD;
  wire   [7:0] SB_6_sbox_Y1xD;
  wire   [15:0] SB_6_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_6_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_6_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_6_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_6_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_6_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_6_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_6_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_6_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_6_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_6_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_6_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_6_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_6_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_6_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_6_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_6_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_6_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_6_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_6_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_7_sbox_InverterOutxD;
  wire   [15:0] SB_7_sbox_InvUnmappedxD;
  wire   [7:0] SB_7_sbox_Y0mulY1xD;
  wire   [5:0] SB_7_sbox_Y0xorY1xD;
  wire   [7:0] SB_7_sbox_Y0xorY12xDP;
  wire   [7:0] SB_7_sbox_Y0xorY12xD;
  wire   [7:0] SB_7_sbox_Y1_0xDP;
  wire   [7:0] SB_7_sbox_Y1_1xDP;
  wire   [7:0] SB_7_sbox_Y1_2xDP;
  wire   [7:0] SB_7_sbox_Y1_4xDP;
  wire   [7:0] SB_7_sbox_Y1_3xDP;
  wire   [7:0] SB_7_sbox_Y0_0xDP;
  wire   [7:0] SB_7_sbox_Y0_1xDP;
  wire   [7:0] SB_7_sbox_Y0_2xDP;
  wire   [7:0] SB_7_sbox_Y0_4xDP;
  wire   [7:0] SB_7_sbox_Y0_3xDP;
  wire   [7:0] SB_7_sbox_InverterInxDP;
  wire   [7:0] SB_7_sbox_InverterInxD;
  wire   [15:0] SB_7_sbox_mappedxD;
  wire   [7:0] SB_7_sbox_Y0xD;
  wire   [7:0] SB_7_sbox_Y1xD;
  wire   [15:0] SB_7_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_7_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_7_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_7_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_7_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_7_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_7_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_7_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_7_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_7_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_7_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_7_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_7_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_7_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_7_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_7_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_7_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_7_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_7_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_7_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_8_sbox_InverterOutxD;
  wire   [15:0] SB_8_sbox_InvUnmappedxD;
  wire   [7:0] SB_8_sbox_Y0mulY1xD;
  wire   [5:0] SB_8_sbox_Y0xorY1xD;
  wire   [7:0] SB_8_sbox_Y0xorY12xDP;
  wire   [7:0] SB_8_sbox_Y0xorY12xD;
  wire   [7:0] SB_8_sbox_Y1_0xDP;
  wire   [7:0] SB_8_sbox_Y1_1xDP;
  wire   [7:0] SB_8_sbox_Y1_2xDP;
  wire   [7:0] SB_8_sbox_Y1_4xDP;
  wire   [7:0] SB_8_sbox_Y1_3xDP;
  wire   [7:0] SB_8_sbox_Y0_0xDP;
  wire   [7:0] SB_8_sbox_Y0_1xDP;
  wire   [7:0] SB_8_sbox_Y0_2xDP;
  wire   [7:0] SB_8_sbox_Y0_4xDP;
  wire   [7:0] SB_8_sbox_Y0_3xDP;
  wire   [7:0] SB_8_sbox_InverterInxDP;
  wire   [7:0] SB_8_sbox_InverterInxD;
  wire   [15:0] SB_8_sbox_mappedxD;
  wire   [7:0] SB_8_sbox_Y0xD;
  wire   [7:0] SB_8_sbox_Y1xD;
  wire   [15:0] SB_8_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_8_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_8_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_8_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_8_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_8_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_8_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_8_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_8_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_8_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_8_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_8_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_8_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_8_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_8_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_8_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_8_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_8_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_8_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_8_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_9_sbox_InverterOutxD;
  wire   [15:0] SB_9_sbox_InvUnmappedxD;
  wire   [7:0] SB_9_sbox_Y0mulY1xD;
  wire   [5:0] SB_9_sbox_Y0xorY1xD;
  wire   [7:0] SB_9_sbox_Y0xorY12xDP;
  wire   [7:0] SB_9_sbox_Y0xorY12xD;
  wire   [7:0] SB_9_sbox_Y1_0xDP;
  wire   [7:0] SB_9_sbox_Y1_1xDP;
  wire   [7:0] SB_9_sbox_Y1_2xDP;
  wire   [7:0] SB_9_sbox_Y1_4xDP;
  wire   [7:0] SB_9_sbox_Y1_3xDP;
  wire   [7:0] SB_9_sbox_Y0_0xDP;
  wire   [7:0] SB_9_sbox_Y0_1xDP;
  wire   [7:0] SB_9_sbox_Y0_2xDP;
  wire   [7:0] SB_9_sbox_Y0_4xDP;
  wire   [7:0] SB_9_sbox_Y0_3xDP;
  wire   [7:0] SB_9_sbox_InverterInxDP;
  wire   [7:0] SB_9_sbox_InverterInxD;
  wire   [15:0] SB_9_sbox_mappedxD;
  wire   [7:0] SB_9_sbox_Y0xD;
  wire   [7:0] SB_9_sbox_Y1xD;
  wire   [15:0] SB_9_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_9_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_9_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_9_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_9_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_9_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_9_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_9_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_9_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_9_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_9_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_9_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_9_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_9_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_9_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_9_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_9_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_9_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_9_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_9_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_10_sbox_InverterOutxD;
  wire   [15:0] SB_10_sbox_InvUnmappedxD;
  wire   [7:0] SB_10_sbox_Y0mulY1xD;
  wire   [5:0] SB_10_sbox_Y0xorY1xD;
  wire   [7:0] SB_10_sbox_Y0xorY12xDP;
  wire   [7:0] SB_10_sbox_Y0xorY12xD;
  wire   [7:0] SB_10_sbox_Y1_0xDP;
  wire   [7:0] SB_10_sbox_Y1_1xDP;
  wire   [7:0] SB_10_sbox_Y1_2xDP;
  wire   [7:0] SB_10_sbox_Y1_4xDP;
  wire   [7:0] SB_10_sbox_Y1_3xDP;
  wire   [7:0] SB_10_sbox_Y0_0xDP;
  wire   [7:0] SB_10_sbox_Y0_1xDP;
  wire   [7:0] SB_10_sbox_Y0_2xDP;
  wire   [7:0] SB_10_sbox_Y0_4xDP;
  wire   [7:0] SB_10_sbox_Y0_3xDP;
  wire   [7:0] SB_10_sbox_InverterInxDP;
  wire   [7:0] SB_10_sbox_InverterInxD;
  wire   [15:0] SB_10_sbox_mappedxD;
  wire   [7:0] SB_10_sbox_Y0xD;
  wire   [7:0] SB_10_sbox_Y1xD;
  wire   [15:0] SB_10_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_10_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_10_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_10_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_10_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_10_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_10_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_10_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_10_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_10_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_10_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_10_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_10_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_10_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_10_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_10_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_10_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_10_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_10_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_10_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_11_sbox_InverterOutxD;
  wire   [15:0] SB_11_sbox_InvUnmappedxD;
  wire   [7:0] SB_11_sbox_Y0mulY1xD;
  wire   [5:0] SB_11_sbox_Y0xorY1xD;
  wire   [7:0] SB_11_sbox_Y0xorY12xDP;
  wire   [7:0] SB_11_sbox_Y0xorY12xD;
  wire   [7:0] SB_11_sbox_Y1_0xDP;
  wire   [7:0] SB_11_sbox_Y1_1xDP;
  wire   [7:0] SB_11_sbox_Y1_2xDP;
  wire   [7:0] SB_11_sbox_Y1_4xDP;
  wire   [7:0] SB_11_sbox_Y1_3xDP;
  wire   [7:0] SB_11_sbox_Y0_0xDP;
  wire   [7:0] SB_11_sbox_Y0_1xDP;
  wire   [7:0] SB_11_sbox_Y0_2xDP;
  wire   [7:0] SB_11_sbox_Y0_4xDP;
  wire   [7:0] SB_11_sbox_Y0_3xDP;
  wire   [7:0] SB_11_sbox_InverterInxDP;
  wire   [7:0] SB_11_sbox_InverterInxD;
  wire   [15:0] SB_11_sbox_mappedxD;
  wire   [7:0] SB_11_sbox_Y0xD;
  wire   [7:0] SB_11_sbox_Y1xD;
  wire   [15:0] SB_11_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_11_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_11_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_11_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_11_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_11_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_11_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_11_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_11_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_11_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_11_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_11_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_11_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_11_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_11_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_11_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_11_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_11_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_11_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_11_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_12_sbox_InverterOutxD;
  wire   [15:0] SB_12_sbox_InvUnmappedxD;
  wire   [7:0] SB_12_sbox_Y0mulY1xD;
  wire   [5:0] SB_12_sbox_Y0xorY1xD;
  wire   [7:0] SB_12_sbox_Y0xorY12xDP;
  wire   [7:0] SB_12_sbox_Y0xorY12xD;
  wire   [7:0] SB_12_sbox_Y1_0xDP;
  wire   [7:0] SB_12_sbox_Y1_1xDP;
  wire   [7:0] SB_12_sbox_Y1_2xDP;
  wire   [7:0] SB_12_sbox_Y1_4xDP;
  wire   [7:0] SB_12_sbox_Y1_3xDP;
  wire   [7:0] SB_12_sbox_Y0_0xDP;
  wire   [7:0] SB_12_sbox_Y0_1xDP;
  wire   [7:0] SB_12_sbox_Y0_2xDP;
  wire   [7:0] SB_12_sbox_Y0_4xDP;
  wire   [7:0] SB_12_sbox_Y0_3xDP;
  wire   [7:0] SB_12_sbox_InverterInxDP;
  wire   [7:0] SB_12_sbox_InverterInxD;
  wire   [15:0] SB_12_sbox_mappedxD;
  wire   [7:0] SB_12_sbox_Y0xD;
  wire   [7:0] SB_12_sbox_Y1xD;
  wire   [15:0] SB_12_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_12_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_12_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_12_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_12_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_12_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_12_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_12_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_12_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_12_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_12_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_12_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_12_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_12_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_12_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_12_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_12_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_12_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_12_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_12_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_13_sbox_InverterOutxD;
  wire   [15:0] SB_13_sbox_InvUnmappedxD;
  wire   [7:0] SB_13_sbox_Y0mulY1xD;
  wire   [5:0] SB_13_sbox_Y0xorY1xD;
  wire   [7:0] SB_13_sbox_Y0xorY12xDP;
  wire   [7:0] SB_13_sbox_Y0xorY12xD;
  wire   [7:0] SB_13_sbox_Y1_0xDP;
  wire   [7:0] SB_13_sbox_Y1_1xDP;
  wire   [7:0] SB_13_sbox_Y1_2xDP;
  wire   [7:0] SB_13_sbox_Y1_4xDP;
  wire   [7:0] SB_13_sbox_Y1_3xDP;
  wire   [7:0] SB_13_sbox_Y0_0xDP;
  wire   [7:0] SB_13_sbox_Y0_1xDP;
  wire   [7:0] SB_13_sbox_Y0_2xDP;
  wire   [7:0] SB_13_sbox_Y0_4xDP;
  wire   [7:0] SB_13_sbox_Y0_3xDP;
  wire   [7:0] SB_13_sbox_InverterInxDP;
  wire   [7:0] SB_13_sbox_InverterInxD;
  wire   [15:0] SB_13_sbox_mappedxD;
  wire   [7:0] SB_13_sbox_Y0xD;
  wire   [7:0] SB_13_sbox_Y1xD;
  wire   [15:0] SB_13_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_13_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_13_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_13_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_13_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_13_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_13_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_13_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_13_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_13_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_13_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_13_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_13_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_13_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_13_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_13_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_13_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_13_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_13_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_13_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_14_sbox_InverterOutxD;
  wire   [15:0] SB_14_sbox_InvUnmappedxD;
  wire   [7:0] SB_14_sbox_Y0mulY1xD;
  wire   [5:0] SB_14_sbox_Y0xorY1xD;
  wire   [7:0] SB_14_sbox_Y0xorY12xDP;
  wire   [7:0] SB_14_sbox_Y0xorY12xD;
  wire   [7:0] SB_14_sbox_Y1_0xDP;
  wire   [7:0] SB_14_sbox_Y1_1xDP;
  wire   [7:0] SB_14_sbox_Y1_2xDP;
  wire   [7:0] SB_14_sbox_Y1_4xDP;
  wire   [7:0] SB_14_sbox_Y1_3xDP;
  wire   [7:0] SB_14_sbox_Y0_0xDP;
  wire   [7:0] SB_14_sbox_Y0_1xDP;
  wire   [7:0] SB_14_sbox_Y0_2xDP;
  wire   [7:0] SB_14_sbox_Y0_4xDP;
  wire   [7:0] SB_14_sbox_Y0_3xDP;
  wire   [7:0] SB_14_sbox_InverterInxDP;
  wire   [7:0] SB_14_sbox_InverterInxD;
  wire   [15:0] SB_14_sbox_mappedxD;
  wire   [7:0] SB_14_sbox_Y0xD;
  wire   [7:0] SB_14_sbox_Y1xD;
  wire   [15:0] SB_14_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_14_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_14_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_14_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_14_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_14_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_14_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_14_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_14_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_14_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_14_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_14_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_14_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_14_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_14_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_14_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_14_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_14_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_14_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_14_sbox_mult_lsb_FFxDN;
  wire   [7:0] SB_15_sbox_InverterOutxD;
  wire   [15:0] SB_15_sbox_InvUnmappedxD;
  wire   [7:0] SB_15_sbox_Y0mulY1xD;
  wire   [5:0] SB_15_sbox_Y0xorY1xD;
  wire   [7:0] SB_15_sbox_Y0xorY12xDP;
  wire   [7:0] SB_15_sbox_Y0xorY12xD;
  wire   [7:0] SB_15_sbox_Y1_0xDP;
  wire   [7:0] SB_15_sbox_Y1_1xDP;
  wire   [7:0] SB_15_sbox_Y1_2xDP;
  wire   [7:0] SB_15_sbox_Y1_4xDP;
  wire   [7:0] SB_15_sbox_Y1_3xDP;
  wire   [7:0] SB_15_sbox_Y0_0xDP;
  wire   [7:0] SB_15_sbox_Y0_1xDP;
  wire   [7:0] SB_15_sbox_Y0_2xDP;
  wire   [7:0] SB_15_sbox_Y0_4xDP;
  wire   [7:0] SB_15_sbox_Y0_3xDP;
  wire   [7:0] SB_15_sbox_InverterInxDP;
  wire   [7:0] SB_15_sbox_InverterInxD;
  wire   [15:0] SB_15_sbox_mappedxD;
  wire   [7:0] SB_15_sbox_Y0xD;
  wire   [7:0] SB_15_sbox_Y1xD;
  wire   [15:0] SB_15_sbox_mul_y0y1_FFxDP;
  wire   [15:0] SB_15_sbox_mul_y0y1_FFxDN;
  wire   [3:0] SB_15_sbox_inverter_gf24_AmulBxD;
  wire   [3:0] SB_15_sbox_inverter_gf24_pipelinedBxDP;
  wire   [3:0] SB_15_sbox_inverter_gf24_pipelinedAxDP;
  wire   [3:0] SB_15_sbox_inverter_gf24_ExDP;
  wire   [3:0] SB_15_sbox_inverter_gf24_ExD;
  wire   [3:0] SB_15_sbox_inverter_gf24_CxDP;
  wire   [3:0] SB_15_sbox_inverter_gf24_BxDP;
  wire   [3:0] SB_15_sbox_inverter_gf24_AxDP;
  wire   [7:0] SB_15_sbox_inverter_gf24_a_mul_b_FFxDP;
  wire   [7:0] SB_15_sbox_inverter_gf24_a_mul_b_FFxDN;
  wire   [7:0] SB_15_sbox_inverter_gf24_a_mul_e_FFxDP;
  wire   [7:0] SB_15_sbox_inverter_gf24_a_mul_e_FFxDN;
  wire   [7:0] SB_15_sbox_inverter_gf24_b_mul_e_FFxDP;
  wire   [7:0] SB_15_sbox_inverter_gf24_b_mul_e_FFxDN;
  wire   [15:0] SB_15_sbox_mult_msb_FFxDP;
  wire   [15:0] SB_15_sbox_mult_msb_FFxDN;
  wire   [15:0] SB_15_sbox_mult_lsb_FFxDP;
  wire   [15:0] SB_15_sbox_mult_lsb_FFxDN;

  XOR2_X1 U257 ( .A(ROUND_KEY0[8]), .B(ROUND_IN0[8]), .Z(SB_1_sbox_mappedxD[2]) );
  XOR2_X1 U258 ( .A(ROUND_KEY1[8]), .B(ROUND_IN1[8]), .Z(
        SB_1_sbox_mappedxD[10]) );
  XOR2_X1 U259 ( .A(ROUND_KEY0[16]), .B(ROUND_IN0[16]), .Z(
        SB_2_sbox_mappedxD[2]) );
  XOR2_X1 U260 ( .A(ROUND_KEY1[16]), .B(ROUND_IN1[16]), .Z(
        SB_2_sbox_mappedxD[10]) );
  XOR2_X1 U261 ( .A(ROUND_KEY0[24]), .B(ROUND_IN0[24]), .Z(
        SB_3_sbox_mappedxD[2]) );
  XOR2_X1 U262 ( .A(ROUND_KEY1[24]), .B(ROUND_IN1[24]), .Z(
        SB_3_sbox_mappedxD[10]) );
  XOR2_X1 U263 ( .A(ROUND_KEY0[32]), .B(ROUND_IN0[32]), .Z(
        SB_4_sbox_mappedxD[2]) );
  XOR2_X1 U264 ( .A(ROUND_KEY1[32]), .B(ROUND_IN1[32]), .Z(
        SB_4_sbox_mappedxD[10]) );
  XOR2_X1 U265 ( .A(ROUND_KEY0[40]), .B(ROUND_IN0[40]), .Z(
        SB_5_sbox_mappedxD[2]) );
  XOR2_X1 U266 ( .A(ROUND_KEY1[40]), .B(ROUND_IN1[40]), .Z(
        SB_5_sbox_mappedxD[10]) );
  XOR2_X1 U267 ( .A(ROUND_KEY0[48]), .B(ROUND_IN0[48]), .Z(
        SB_6_sbox_mappedxD[2]) );
  XOR2_X1 U268 ( .A(ROUND_KEY1[48]), .B(ROUND_IN1[48]), .Z(
        SB_6_sbox_mappedxD[10]) );
  XOR2_X1 U269 ( .A(ROUND_KEY0[56]), .B(ROUND_IN0[56]), .Z(
        SB_7_sbox_mappedxD[2]) );
  XOR2_X1 U270 ( .A(ROUND_KEY1[56]), .B(ROUND_IN1[56]), .Z(
        SB_7_sbox_mappedxD[10]) );
  XOR2_X1 U271 ( .A(ROUND_KEY0[64]), .B(ROUND_IN0[64]), .Z(
        SB_8_sbox_mappedxD[2]) );
  XOR2_X1 U272 ( .A(ROUND_KEY1[64]), .B(ROUND_IN1[64]), .Z(
        SB_8_sbox_mappedxD[10]) );
  XOR2_X1 U273 ( .A(ROUND_KEY0[72]), .B(ROUND_IN0[72]), .Z(
        SB_9_sbox_mappedxD[2]) );
  XOR2_X1 U274 ( .A(ROUND_KEY1[72]), .B(ROUND_IN1[72]), .Z(
        SB_9_sbox_mappedxD[10]) );
  XOR2_X1 U275 ( .A(ROUND_KEY0[80]), .B(ROUND_IN0[80]), .Z(
        SB_10_sbox_mappedxD[2]) );
  XOR2_X1 U276 ( .A(ROUND_KEY1[80]), .B(ROUND_IN1[80]), .Z(
        SB_10_sbox_mappedxD[10]) );
  XOR2_X1 U277 ( .A(ROUND_KEY0[88]), .B(ROUND_IN0[88]), .Z(
        SB_11_sbox_mappedxD[2]) );
  XOR2_X1 U278 ( .A(ROUND_KEY1[88]), .B(ROUND_IN1[88]), .Z(
        SB_11_sbox_mappedxD[10]) );
  XOR2_X1 U279 ( .A(ROUND_KEY0[96]), .B(ROUND_IN0[96]), .Z(
        SB_12_sbox_mappedxD[2]) );
  XOR2_X1 U280 ( .A(ROUND_KEY1[96]), .B(ROUND_IN1[96]), .Z(
        SB_12_sbox_mappedxD[10]) );
  XOR2_X1 U281 ( .A(ROUND_KEY0[104]), .B(ROUND_IN0[104]), .Z(
        SB_13_sbox_mappedxD[2]) );
  XOR2_X1 U282 ( .A(ROUND_KEY1[104]), .B(ROUND_IN1[104]), .Z(
        SB_13_sbox_mappedxD[10]) );
  XOR2_X1 U283 ( .A(ROUND_KEY0[112]), .B(ROUND_IN0[112]), .Z(
        SB_14_sbox_mappedxD[2]) );
  XOR2_X1 U284 ( .A(ROUND_KEY1[112]), .B(ROUND_IN1[112]), .Z(
        SB_14_sbox_mappedxD[10]) );
  XOR2_X1 U285 ( .A(ROUND_KEY0[120]), .B(ROUND_IN0[120]), .Z(
        SB_15_sbox_mappedxD[2]) );
  XOR2_X1 U286 ( .A(ROUND_KEY1[120]), .B(ROUND_IN1[120]), .Z(
        SB_15_sbox_mappedxD[10]) );
  XOR2_X1 U287 ( .A(ROUND_KEY0[0]), .B(ROUND_IN0[0]), .Z(SB_0_sbox_mappedxD[2]) );
  XOR2_X1 U288 ( .A(ROUND_KEY1[0]), .B(ROUND_IN1[0]), .Z(
        SB_0_sbox_mappedxD[10]) );
  XOR2_X1 U289 ( .A(ROUND_KEY0[9]), .B(ROUND_IN0[9]), .Z(KA_OUT0[9]) );
  XOR2_X1 U290 ( .A(ROUND_KEY1[9]), .B(ROUND_IN1[9]), .Z(KA_OUT1[9]) );
  XOR2_X1 U291 ( .A(ROUND_KEY0[17]), .B(ROUND_IN0[17]), .Z(KA_OUT0[17]) );
  XOR2_X1 U292 ( .A(ROUND_KEY1[17]), .B(ROUND_IN1[17]), .Z(KA_OUT1[17]) );
  XOR2_X1 U293 ( .A(ROUND_KEY0[25]), .B(ROUND_IN0[25]), .Z(KA_OUT0[25]) );
  XOR2_X1 U294 ( .A(ROUND_KEY1[25]), .B(ROUND_IN1[25]), .Z(KA_OUT1[25]) );
  XOR2_X1 U295 ( .A(ROUND_KEY0[33]), .B(ROUND_IN0[33]), .Z(KA_OUT0[33]) );
  XOR2_X1 U296 ( .A(ROUND_KEY1[33]), .B(ROUND_IN1[33]), .Z(KA_OUT1[33]) );
  XOR2_X1 U297 ( .A(ROUND_KEY0[41]), .B(ROUND_IN0[41]), .Z(KA_OUT0[41]) );
  XOR2_X1 U298 ( .A(ROUND_KEY1[41]), .B(ROUND_IN1[41]), .Z(KA_OUT1[41]) );
  XOR2_X1 U299 ( .A(ROUND_KEY0[49]), .B(ROUND_IN0[49]), .Z(KA_OUT0[49]) );
  XOR2_X1 U300 ( .A(ROUND_KEY1[49]), .B(ROUND_IN1[49]), .Z(KA_OUT1[49]) );
  XOR2_X1 U301 ( .A(ROUND_KEY0[57]), .B(ROUND_IN0[57]), .Z(KA_OUT0[57]) );
  XOR2_X1 U302 ( .A(ROUND_KEY1[57]), .B(ROUND_IN1[57]), .Z(KA_OUT1[57]) );
  XOR2_X1 U303 ( .A(ROUND_KEY0[65]), .B(ROUND_IN0[65]), .Z(KA_OUT0[65]) );
  XOR2_X1 U304 ( .A(ROUND_KEY1[65]), .B(ROUND_IN1[65]), .Z(KA_OUT1[65]) );
  XOR2_X1 U305 ( .A(ROUND_KEY0[73]), .B(ROUND_IN0[73]), .Z(KA_OUT0[73]) );
  XOR2_X1 U306 ( .A(ROUND_KEY1[73]), .B(ROUND_IN1[73]), .Z(KA_OUT1[73]) );
  XOR2_X1 U307 ( .A(ROUND_KEY0[81]), .B(ROUND_IN0[81]), .Z(KA_OUT0[81]) );
  XOR2_X1 U308 ( .A(ROUND_KEY1[81]), .B(ROUND_IN1[81]), .Z(KA_OUT1[81]) );
  XOR2_X1 U309 ( .A(ROUND_KEY0[89]), .B(ROUND_IN0[89]), .Z(KA_OUT0[89]) );
  XOR2_X1 U310 ( .A(ROUND_KEY1[89]), .B(ROUND_IN1[89]), .Z(KA_OUT1[89]) );
  XOR2_X1 U311 ( .A(ROUND_KEY0[97]), .B(ROUND_IN0[97]), .Z(KA_OUT0[97]) );
  XOR2_X1 U312 ( .A(ROUND_KEY1[97]), .B(ROUND_IN1[97]), .Z(KA_OUT1[97]) );
  XOR2_X1 U313 ( .A(ROUND_KEY0[105]), .B(ROUND_IN0[105]), .Z(KA_OUT0[105]) );
  XOR2_X1 U314 ( .A(ROUND_KEY1[105]), .B(ROUND_IN1[105]), .Z(KA_OUT1[105]) );
  XOR2_X1 U315 ( .A(ROUND_KEY0[113]), .B(ROUND_IN0[113]), .Z(KA_OUT0[113]) );
  XOR2_X1 U316 ( .A(ROUND_KEY1[113]), .B(ROUND_IN1[113]), .Z(KA_OUT1[113]) );
  XOR2_X1 U317 ( .A(ROUND_KEY0[121]), .B(ROUND_IN0[121]), .Z(KA_OUT0[121]) );
  XOR2_X1 U318 ( .A(ROUND_KEY1[121]), .B(ROUND_IN1[121]), .Z(KA_OUT1[121]) );
  XOR2_X1 U319 ( .A(ROUND_KEY0[1]), .B(ROUND_IN0[1]), .Z(KA_OUT0[1]) );
  XOR2_X1 U320 ( .A(ROUND_KEY1[1]), .B(ROUND_IN1[1]), .Z(KA_OUT1[1]) );
  XOR2_X1 U321 ( .A(ROUND_KEY0[14]), .B(ROUND_IN0[14]), .Z(KA_OUT0[14]) );
  XOR2_X1 U322 ( .A(ROUND_KEY1[14]), .B(ROUND_IN1[14]), .Z(KA_OUT1[14]) );
  XOR2_X1 U323 ( .A(ROUND_KEY0[22]), .B(ROUND_IN0[22]), .Z(KA_OUT0[22]) );
  XOR2_X1 U324 ( .A(ROUND_KEY1[22]), .B(ROUND_IN1[22]), .Z(KA_OUT1[22]) );
  XOR2_X1 U325 ( .A(ROUND_KEY0[30]), .B(ROUND_IN0[30]), .Z(KA_OUT0[30]) );
  XOR2_X1 U326 ( .A(ROUND_KEY1[30]), .B(ROUND_IN1[30]), .Z(KA_OUT1[30]) );
  XOR2_X1 U327 ( .A(ROUND_KEY0[38]), .B(ROUND_IN0[38]), .Z(KA_OUT0[38]) );
  XOR2_X1 U328 ( .A(ROUND_KEY1[38]), .B(ROUND_IN1[38]), .Z(KA_OUT1[38]) );
  XOR2_X1 U329 ( .A(ROUND_KEY0[46]), .B(ROUND_IN0[46]), .Z(KA_OUT0[46]) );
  XOR2_X1 U330 ( .A(ROUND_KEY1[46]), .B(ROUND_IN1[46]), .Z(KA_OUT1[46]) );
  XOR2_X1 U331 ( .A(ROUND_KEY0[54]), .B(ROUND_IN0[54]), .Z(KA_OUT0[54]) );
  XOR2_X1 U332 ( .A(ROUND_KEY1[54]), .B(ROUND_IN1[54]), .Z(KA_OUT1[54]) );
  XOR2_X1 U333 ( .A(ROUND_KEY0[62]), .B(ROUND_IN0[62]), .Z(KA_OUT0[62]) );
  XOR2_X1 U334 ( .A(ROUND_KEY1[62]), .B(ROUND_IN1[62]), .Z(KA_OUT1[62]) );
  XOR2_X1 U335 ( .A(ROUND_KEY0[70]), .B(ROUND_IN0[70]), .Z(KA_OUT0[70]) );
  XOR2_X1 U336 ( .A(ROUND_KEY1[70]), .B(ROUND_IN1[70]), .Z(KA_OUT1[70]) );
  XOR2_X1 U337 ( .A(ROUND_KEY0[78]), .B(ROUND_IN0[78]), .Z(KA_OUT0[78]) );
  XOR2_X1 U338 ( .A(ROUND_KEY1[78]), .B(ROUND_IN1[78]), .Z(KA_OUT1[78]) );
  XOR2_X1 U339 ( .A(ROUND_KEY0[86]), .B(ROUND_IN0[86]), .Z(KA_OUT0[86]) );
  XOR2_X1 U340 ( .A(ROUND_KEY1[86]), .B(ROUND_IN1[86]), .Z(KA_OUT1[86]) );
  XOR2_X1 U341 ( .A(ROUND_KEY0[94]), .B(ROUND_IN0[94]), .Z(KA_OUT0[94]) );
  XOR2_X1 U342 ( .A(ROUND_KEY1[94]), .B(ROUND_IN1[94]), .Z(KA_OUT1[94]) );
  XOR2_X1 U343 ( .A(ROUND_KEY0[102]), .B(ROUND_IN0[102]), .Z(KA_OUT0[102]) );
  XOR2_X1 U344 ( .A(ROUND_KEY1[102]), .B(ROUND_IN1[102]), .Z(KA_OUT1[102]) );
  XOR2_X1 U345 ( .A(ROUND_KEY0[110]), .B(ROUND_IN0[110]), .Z(KA_OUT0[110]) );
  XOR2_X1 U346 ( .A(ROUND_KEY1[110]), .B(ROUND_IN1[110]), .Z(KA_OUT1[110]) );
  XOR2_X1 U347 ( .A(ROUND_KEY0[118]), .B(ROUND_IN0[118]), .Z(KA_OUT0[118]) );
  XOR2_X1 U348 ( .A(ROUND_KEY1[118]), .B(ROUND_IN1[118]), .Z(KA_OUT1[118]) );
  XOR2_X1 U349 ( .A(ROUND_KEY0[126]), .B(ROUND_IN0[126]), .Z(KA_OUT0[126]) );
  XOR2_X1 U350 ( .A(ROUND_KEY1[126]), .B(ROUND_IN1[126]), .Z(KA_OUT1[126]) );
  XOR2_X1 U351 ( .A(ROUND_KEY0[6]), .B(ROUND_IN0[6]), .Z(KA_OUT0[6]) );
  XOR2_X1 U352 ( .A(ROUND_KEY1[6]), .B(ROUND_IN1[6]), .Z(KA_OUT1[6]) );
  XOR2_X1 U353 ( .A(ROUND_KEY0[15]), .B(ROUND_IN0[15]), .Z(KA_OUT0[15]) );
  XOR2_X1 U354 ( .A(ROUND_KEY1[15]), .B(ROUND_IN1[15]), .Z(KA_OUT1[15]) );
  XOR2_X1 U355 ( .A(ROUND_KEY0[23]), .B(ROUND_IN0[23]), .Z(KA_OUT0[23]) );
  XOR2_X1 U356 ( .A(ROUND_KEY1[23]), .B(ROUND_IN1[23]), .Z(KA_OUT1[23]) );
  XOR2_X1 U357 ( .A(ROUND_KEY0[31]), .B(ROUND_IN0[31]), .Z(KA_OUT0[31]) );
  XOR2_X1 U358 ( .A(ROUND_KEY1[31]), .B(ROUND_IN1[31]), .Z(KA_OUT1[31]) );
  XOR2_X1 U359 ( .A(ROUND_KEY0[39]), .B(ROUND_IN0[39]), .Z(KA_OUT0[39]) );
  XOR2_X1 U360 ( .A(ROUND_KEY1[39]), .B(ROUND_IN1[39]), .Z(KA_OUT1[39]) );
  XOR2_X1 U361 ( .A(ROUND_KEY0[47]), .B(ROUND_IN0[47]), .Z(KA_OUT0[47]) );
  XOR2_X1 U362 ( .A(ROUND_KEY1[47]), .B(ROUND_IN1[47]), .Z(KA_OUT1[47]) );
  XOR2_X1 U363 ( .A(ROUND_KEY0[55]), .B(ROUND_IN0[55]), .Z(KA_OUT0[55]) );
  XOR2_X1 U364 ( .A(ROUND_KEY1[55]), .B(ROUND_IN1[55]), .Z(KA_OUT1[55]) );
  XOR2_X1 U365 ( .A(ROUND_KEY0[63]), .B(ROUND_IN0[63]), .Z(KA_OUT0[63]) );
  XOR2_X1 U366 ( .A(ROUND_KEY1[63]), .B(ROUND_IN1[63]), .Z(KA_OUT1[63]) );
  XOR2_X1 U367 ( .A(ROUND_KEY0[71]), .B(ROUND_IN0[71]), .Z(KA_OUT0[71]) );
  XOR2_X1 U368 ( .A(ROUND_KEY1[71]), .B(ROUND_IN1[71]), .Z(KA_OUT1[71]) );
  XOR2_X1 U369 ( .A(ROUND_KEY0[79]), .B(ROUND_IN0[79]), .Z(KA_OUT0[79]) );
  XOR2_X1 U370 ( .A(ROUND_KEY1[79]), .B(ROUND_IN1[79]), .Z(KA_OUT1[79]) );
  XOR2_X1 U371 ( .A(ROUND_KEY0[87]), .B(ROUND_IN0[87]), .Z(KA_OUT0[87]) );
  XOR2_X1 U372 ( .A(ROUND_KEY1[87]), .B(ROUND_IN1[87]), .Z(KA_OUT1[87]) );
  XOR2_X1 U373 ( .A(ROUND_KEY0[95]), .B(ROUND_IN0[95]), .Z(KA_OUT0[95]) );
  XOR2_X1 U374 ( .A(ROUND_KEY1[95]), .B(ROUND_IN1[95]), .Z(KA_OUT1[95]) );
  XOR2_X1 U375 ( .A(ROUND_KEY0[103]), .B(ROUND_IN0[103]), .Z(KA_OUT0[103]) );
  XOR2_X1 U376 ( .A(ROUND_KEY1[103]), .B(ROUND_IN1[103]), .Z(KA_OUT1[103]) );
  XOR2_X1 U377 ( .A(ROUND_KEY0[111]), .B(ROUND_IN0[111]), .Z(KA_OUT0[111]) );
  XOR2_X1 U378 ( .A(ROUND_KEY1[111]), .B(ROUND_IN1[111]), .Z(KA_OUT1[111]) );
  XOR2_X1 U379 ( .A(ROUND_KEY0[119]), .B(ROUND_IN0[119]), .Z(KA_OUT0[119]) );
  XOR2_X1 U380 ( .A(ROUND_KEY1[119]), .B(ROUND_IN1[119]), .Z(KA_OUT1[119]) );
  XOR2_X1 U381 ( .A(ROUND_KEY0[127]), .B(ROUND_IN0[127]), .Z(KA_OUT0[127]) );
  XOR2_X1 U382 ( .A(ROUND_KEY1[127]), .B(ROUND_IN1[127]), .Z(KA_OUT1[127]) );
  XOR2_X1 U383 ( .A(ROUND_KEY0[7]), .B(ROUND_IN0[7]), .Z(KA_OUT0[7]) );
  XOR2_X1 U384 ( .A(ROUND_KEY1[7]), .B(ROUND_IN1[7]), .Z(KA_OUT1[7]) );
  XOR2_X1 U385 ( .A(ROUND_KEY0[12]), .B(ROUND_IN0[12]), .Z(KA_OUT0[12]) );
  XOR2_X1 U386 ( .A(ROUND_KEY1[12]), .B(ROUND_IN1[12]), .Z(KA_OUT1[12]) );
  XOR2_X1 U387 ( .A(ROUND_KEY0[20]), .B(ROUND_IN0[20]), .Z(KA_OUT0[20]) );
  XOR2_X1 U388 ( .A(ROUND_KEY1[20]), .B(ROUND_IN1[20]), .Z(KA_OUT1[20]) );
  XOR2_X1 U389 ( .A(ROUND_KEY0[28]), .B(ROUND_IN0[28]), .Z(KA_OUT0[28]) );
  XOR2_X1 U390 ( .A(ROUND_KEY1[28]), .B(ROUND_IN1[28]), .Z(KA_OUT1[28]) );
  XOR2_X1 U391 ( .A(ROUND_KEY0[36]), .B(ROUND_IN0[36]), .Z(KA_OUT0[36]) );
  XOR2_X1 U392 ( .A(ROUND_KEY1[36]), .B(ROUND_IN1[36]), .Z(KA_OUT1[36]) );
  XOR2_X1 U393 ( .A(ROUND_KEY0[44]), .B(ROUND_IN0[44]), .Z(KA_OUT0[44]) );
  XOR2_X1 U394 ( .A(ROUND_KEY1[44]), .B(ROUND_IN1[44]), .Z(KA_OUT1[44]) );
  XOR2_X1 U395 ( .A(ROUND_KEY0[52]), .B(ROUND_IN0[52]), .Z(KA_OUT0[52]) );
  XOR2_X1 U396 ( .A(ROUND_KEY1[52]), .B(ROUND_IN1[52]), .Z(KA_OUT1[52]) );
  XOR2_X1 U397 ( .A(ROUND_KEY0[60]), .B(ROUND_IN0[60]), .Z(KA_OUT0[60]) );
  XOR2_X1 U398 ( .A(ROUND_KEY1[60]), .B(ROUND_IN1[60]), .Z(KA_OUT1[60]) );
  XOR2_X1 U399 ( .A(ROUND_KEY0[68]), .B(ROUND_IN0[68]), .Z(KA_OUT0[68]) );
  XOR2_X1 U400 ( .A(ROUND_KEY1[68]), .B(ROUND_IN1[68]), .Z(KA_OUT1[68]) );
  XOR2_X1 U401 ( .A(ROUND_KEY0[76]), .B(ROUND_IN0[76]), .Z(KA_OUT0[76]) );
  XOR2_X1 U402 ( .A(ROUND_KEY1[76]), .B(ROUND_IN1[76]), .Z(KA_OUT1[76]) );
  XOR2_X1 U403 ( .A(ROUND_KEY0[84]), .B(ROUND_IN0[84]), .Z(KA_OUT0[84]) );
  XOR2_X1 U404 ( .A(ROUND_KEY1[84]), .B(ROUND_IN1[84]), .Z(KA_OUT1[84]) );
  XOR2_X1 U405 ( .A(ROUND_KEY0[92]), .B(ROUND_IN0[92]), .Z(KA_OUT0[92]) );
  XOR2_X1 U406 ( .A(ROUND_KEY1[92]), .B(ROUND_IN1[92]), .Z(KA_OUT1[92]) );
  XOR2_X1 U407 ( .A(ROUND_KEY0[100]), .B(ROUND_IN0[100]), .Z(KA_OUT0[100]) );
  XOR2_X1 U408 ( .A(ROUND_KEY1[100]), .B(ROUND_IN1[100]), .Z(KA_OUT1[100]) );
  XOR2_X1 U409 ( .A(ROUND_KEY0[108]), .B(ROUND_IN0[108]), .Z(KA_OUT0[108]) );
  XOR2_X1 U410 ( .A(ROUND_KEY1[108]), .B(ROUND_IN1[108]), .Z(KA_OUT1[108]) );
  XOR2_X1 U411 ( .A(ROUND_KEY0[116]), .B(ROUND_IN0[116]), .Z(KA_OUT0[116]) );
  XOR2_X1 U412 ( .A(ROUND_KEY1[116]), .B(ROUND_IN1[116]), .Z(KA_OUT1[116]) );
  XOR2_X1 U413 ( .A(ROUND_KEY0[124]), .B(ROUND_IN0[124]), .Z(KA_OUT0[124]) );
  XOR2_X1 U414 ( .A(ROUND_KEY1[124]), .B(ROUND_IN1[124]), .Z(KA_OUT1[124]) );
  XOR2_X1 U415 ( .A(ROUND_KEY0[4]), .B(ROUND_IN0[4]), .Z(KA_OUT0[4]) );
  XOR2_X1 U416 ( .A(ROUND_KEY1[4]), .B(ROUND_IN1[4]), .Z(KA_OUT1[4]) );
  XOR2_X1 U417 ( .A(ROUND_KEY0[11]), .B(ROUND_IN0[11]), .Z(KA_OUT0[11]) );
  XOR2_X1 U418 ( .A(ROUND_KEY0[13]), .B(ROUND_IN0[13]), .Z(KA_OUT0[13]) );
  XOR2_X1 U419 ( .A(ROUND_KEY1[11]), .B(ROUND_IN1[11]), .Z(KA_OUT1[11]) );
  XOR2_X1 U420 ( .A(ROUND_KEY1[13]), .B(ROUND_IN1[13]), .Z(KA_OUT1[13]) );
  XOR2_X1 U421 ( .A(ROUND_KEY0[19]), .B(ROUND_IN0[19]), .Z(KA_OUT0[19]) );
  XOR2_X1 U422 ( .A(ROUND_KEY0[21]), .B(ROUND_IN0[21]), .Z(KA_OUT0[21]) );
  XOR2_X1 U423 ( .A(ROUND_KEY1[19]), .B(ROUND_IN1[19]), .Z(KA_OUT1[19]) );
  XOR2_X1 U424 ( .A(ROUND_KEY1[21]), .B(ROUND_IN1[21]), .Z(KA_OUT1[21]) );
  XOR2_X1 U425 ( .A(ROUND_KEY0[27]), .B(ROUND_IN0[27]), .Z(KA_OUT0[27]) );
  XOR2_X1 U426 ( .A(ROUND_KEY0[29]), .B(ROUND_IN0[29]), .Z(KA_OUT0[29]) );
  XOR2_X1 U427 ( .A(ROUND_KEY1[27]), .B(ROUND_IN1[27]), .Z(KA_OUT1[27]) );
  XOR2_X1 U428 ( .A(ROUND_KEY1[29]), .B(ROUND_IN1[29]), .Z(KA_OUT1[29]) );
  XOR2_X1 U429 ( .A(ROUND_KEY0[35]), .B(ROUND_IN0[35]), .Z(KA_OUT0[35]) );
  XOR2_X1 U430 ( .A(ROUND_KEY0[37]), .B(ROUND_IN0[37]), .Z(KA_OUT0[37]) );
  XOR2_X1 U431 ( .A(ROUND_KEY1[35]), .B(ROUND_IN1[35]), .Z(KA_OUT1[35]) );
  XOR2_X1 U432 ( .A(ROUND_KEY1[37]), .B(ROUND_IN1[37]), .Z(KA_OUT1[37]) );
  XOR2_X1 U433 ( .A(ROUND_KEY0[43]), .B(ROUND_IN0[43]), .Z(KA_OUT0[43]) );
  XOR2_X1 U434 ( .A(ROUND_KEY0[45]), .B(ROUND_IN0[45]), .Z(KA_OUT0[45]) );
  XOR2_X1 U435 ( .A(ROUND_KEY1[43]), .B(ROUND_IN1[43]), .Z(KA_OUT1[43]) );
  XOR2_X1 U436 ( .A(ROUND_KEY1[45]), .B(ROUND_IN1[45]), .Z(KA_OUT1[45]) );
  XOR2_X1 U437 ( .A(ROUND_KEY0[51]), .B(ROUND_IN0[51]), .Z(KA_OUT0[51]) );
  XOR2_X1 U438 ( .A(ROUND_KEY0[53]), .B(ROUND_IN0[53]), .Z(KA_OUT0[53]) );
  XOR2_X1 U439 ( .A(ROUND_KEY1[51]), .B(ROUND_IN1[51]), .Z(KA_OUT1[51]) );
  XOR2_X1 U440 ( .A(ROUND_KEY1[53]), .B(ROUND_IN1[53]), .Z(KA_OUT1[53]) );
  XOR2_X1 U441 ( .A(ROUND_KEY0[59]), .B(ROUND_IN0[59]), .Z(KA_OUT0[59]) );
  XOR2_X1 U442 ( .A(ROUND_KEY0[61]), .B(ROUND_IN0[61]), .Z(KA_OUT0[61]) );
  XOR2_X1 U443 ( .A(ROUND_KEY1[59]), .B(ROUND_IN1[59]), .Z(KA_OUT1[59]) );
  XOR2_X1 U444 ( .A(ROUND_KEY1[61]), .B(ROUND_IN1[61]), .Z(KA_OUT1[61]) );
  XOR2_X1 U445 ( .A(ROUND_KEY0[67]), .B(ROUND_IN0[67]), .Z(KA_OUT0[67]) );
  XOR2_X1 U446 ( .A(ROUND_KEY0[69]), .B(ROUND_IN0[69]), .Z(KA_OUT0[69]) );
  XOR2_X1 U447 ( .A(ROUND_KEY1[67]), .B(ROUND_IN1[67]), .Z(KA_OUT1[67]) );
  XOR2_X1 U448 ( .A(ROUND_KEY1[69]), .B(ROUND_IN1[69]), .Z(KA_OUT1[69]) );
  XOR2_X1 U449 ( .A(ROUND_KEY0[75]), .B(ROUND_IN0[75]), .Z(KA_OUT0[75]) );
  XOR2_X1 U450 ( .A(ROUND_KEY0[77]), .B(ROUND_IN0[77]), .Z(KA_OUT0[77]) );
  XOR2_X1 U451 ( .A(ROUND_KEY1[75]), .B(ROUND_IN1[75]), .Z(KA_OUT1[75]) );
  XOR2_X1 U452 ( .A(ROUND_KEY1[77]), .B(ROUND_IN1[77]), .Z(KA_OUT1[77]) );
  XOR2_X1 U453 ( .A(ROUND_KEY0[83]), .B(ROUND_IN0[83]), .Z(KA_OUT0[83]) );
  XOR2_X1 U454 ( .A(ROUND_KEY0[85]), .B(ROUND_IN0[85]), .Z(KA_OUT0[85]) );
  XOR2_X1 U455 ( .A(ROUND_KEY1[83]), .B(ROUND_IN1[83]), .Z(KA_OUT1[83]) );
  XOR2_X1 U456 ( .A(ROUND_KEY1[85]), .B(ROUND_IN1[85]), .Z(KA_OUT1[85]) );
  XOR2_X1 U457 ( .A(ROUND_KEY0[91]), .B(ROUND_IN0[91]), .Z(KA_OUT0[91]) );
  XOR2_X1 U458 ( .A(ROUND_KEY0[93]), .B(ROUND_IN0[93]), .Z(KA_OUT0[93]) );
  XOR2_X1 U459 ( .A(ROUND_KEY1[91]), .B(ROUND_IN1[91]), .Z(KA_OUT1[91]) );
  XOR2_X1 U460 ( .A(ROUND_KEY1[93]), .B(ROUND_IN1[93]), .Z(KA_OUT1[93]) );
  XOR2_X1 U461 ( .A(ROUND_KEY0[99]), .B(ROUND_IN0[99]), .Z(KA_OUT0[99]) );
  XOR2_X1 U462 ( .A(ROUND_KEY0[101]), .B(ROUND_IN0[101]), .Z(KA_OUT0[101]) );
  XOR2_X1 U463 ( .A(ROUND_KEY1[99]), .B(ROUND_IN1[99]), .Z(KA_OUT1[99]) );
  XOR2_X1 U464 ( .A(ROUND_KEY1[101]), .B(ROUND_IN1[101]), .Z(KA_OUT1[101]) );
  XOR2_X1 U465 ( .A(ROUND_KEY0[107]), .B(ROUND_IN0[107]), .Z(KA_OUT0[107]) );
  XOR2_X1 U466 ( .A(ROUND_KEY0[109]), .B(ROUND_IN0[109]), .Z(KA_OUT0[109]) );
  XOR2_X1 U467 ( .A(ROUND_KEY1[107]), .B(ROUND_IN1[107]), .Z(KA_OUT1[107]) );
  XOR2_X1 U468 ( .A(ROUND_KEY1[109]), .B(ROUND_IN1[109]), .Z(KA_OUT1[109]) );
  XOR2_X1 U469 ( .A(ROUND_KEY0[115]), .B(ROUND_IN0[115]), .Z(KA_OUT0[115]) );
  XOR2_X1 U470 ( .A(ROUND_KEY0[117]), .B(ROUND_IN0[117]), .Z(KA_OUT0[117]) );
  XOR2_X1 U471 ( .A(ROUND_KEY1[115]), .B(ROUND_IN1[115]), .Z(KA_OUT1[115]) );
  XOR2_X1 U472 ( .A(ROUND_KEY1[117]), .B(ROUND_IN1[117]), .Z(KA_OUT1[117]) );
  XOR2_X1 U473 ( .A(ROUND_KEY0[123]), .B(ROUND_IN0[123]), .Z(KA_OUT0[123]) );
  XOR2_X1 U474 ( .A(ROUND_KEY0[125]), .B(ROUND_IN0[125]), .Z(KA_OUT0[125]) );
  XOR2_X1 U475 ( .A(ROUND_KEY1[123]), .B(ROUND_IN1[123]), .Z(KA_OUT1[123]) );
  XOR2_X1 U476 ( .A(ROUND_KEY1[125]), .B(ROUND_IN1[125]), .Z(KA_OUT1[125]) );
  XOR2_X1 U477 ( .A(ROUND_KEY0[3]), .B(ROUND_IN0[3]), .Z(KA_OUT0[3]) );
  XOR2_X1 U478 ( .A(ROUND_KEY0[5]), .B(ROUND_IN0[5]), .Z(KA_OUT0[5]) );
  XOR2_X1 U479 ( .A(ROUND_KEY1[3]), .B(ROUND_IN1[3]), .Z(KA_OUT1[3]) );
  XOR2_X1 U480 ( .A(ROUND_KEY1[5]), .B(ROUND_IN1[5]), .Z(KA_OUT1[5]) );
  XOR2_X1 U481 ( .A(ROUND_KEY0[10]), .B(ROUND_IN0[10]), .Z(KA_OUT0[10]) );
  XOR2_X1 U482 ( .A(ROUND_KEY1[10]), .B(ROUND_IN1[10]), .Z(KA_OUT1[10]) );
  XOR2_X1 U483 ( .A(ROUND_KEY0[18]), .B(ROUND_IN0[18]), .Z(KA_OUT0[18]) );
  XOR2_X1 U484 ( .A(ROUND_KEY1[18]), .B(ROUND_IN1[18]), .Z(KA_OUT1[18]) );
  XOR2_X1 U485 ( .A(ROUND_KEY0[26]), .B(ROUND_IN0[26]), .Z(KA_OUT0[26]) );
  XOR2_X1 U486 ( .A(ROUND_KEY1[26]), .B(ROUND_IN1[26]), .Z(KA_OUT1[26]) );
  XOR2_X1 U487 ( .A(ROUND_KEY0[34]), .B(ROUND_IN0[34]), .Z(KA_OUT0[34]) );
  XOR2_X1 U488 ( .A(ROUND_KEY1[34]), .B(ROUND_IN1[34]), .Z(KA_OUT1[34]) );
  XOR2_X1 U489 ( .A(ROUND_KEY0[42]), .B(ROUND_IN0[42]), .Z(KA_OUT0[42]) );
  XOR2_X1 U490 ( .A(ROUND_KEY1[42]), .B(ROUND_IN1[42]), .Z(KA_OUT1[42]) );
  XOR2_X1 U491 ( .A(ROUND_KEY0[50]), .B(ROUND_IN0[50]), .Z(KA_OUT0[50]) );
  XOR2_X1 U492 ( .A(ROUND_KEY1[50]), .B(ROUND_IN1[50]), .Z(KA_OUT1[50]) );
  XOR2_X1 U493 ( .A(ROUND_KEY0[58]), .B(ROUND_IN0[58]), .Z(KA_OUT0[58]) );
  XOR2_X1 U494 ( .A(ROUND_KEY1[58]), .B(ROUND_IN1[58]), .Z(KA_OUT1[58]) );
  XOR2_X1 U495 ( .A(ROUND_KEY0[66]), .B(ROUND_IN0[66]), .Z(KA_OUT0[66]) );
  XOR2_X1 U496 ( .A(ROUND_KEY1[66]), .B(ROUND_IN1[66]), .Z(KA_OUT1[66]) );
  XOR2_X1 U497 ( .A(ROUND_KEY0[74]), .B(ROUND_IN0[74]), .Z(KA_OUT0[74]) );
  XOR2_X1 U498 ( .A(ROUND_KEY1[74]), .B(ROUND_IN1[74]), .Z(KA_OUT1[74]) );
  XOR2_X1 U499 ( .A(ROUND_KEY0[82]), .B(ROUND_IN0[82]), .Z(KA_OUT0[82]) );
  XOR2_X1 U500 ( .A(ROUND_KEY1[82]), .B(ROUND_IN1[82]), .Z(KA_OUT1[82]) );
  XOR2_X1 U501 ( .A(ROUND_KEY0[90]), .B(ROUND_IN0[90]), .Z(KA_OUT0[90]) );
  XOR2_X1 U502 ( .A(ROUND_KEY1[90]), .B(ROUND_IN1[90]), .Z(KA_OUT1[90]) );
  XOR2_X1 U503 ( .A(ROUND_KEY0[98]), .B(ROUND_IN0[98]), .Z(KA_OUT0[98]) );
  XOR2_X1 U504 ( .A(ROUND_KEY1[98]), .B(ROUND_IN1[98]), .Z(KA_OUT1[98]) );
  XOR2_X1 U505 ( .A(ROUND_KEY0[106]), .B(ROUND_IN0[106]), .Z(KA_OUT0[106]) );
  XOR2_X1 U506 ( .A(ROUND_KEY1[106]), .B(ROUND_IN1[106]), .Z(KA_OUT1[106]) );
  XOR2_X1 U507 ( .A(ROUND_KEY0[114]), .B(ROUND_IN0[114]), .Z(KA_OUT0[114]) );
  XOR2_X1 U508 ( .A(ROUND_KEY1[114]), .B(ROUND_IN1[114]), .Z(KA_OUT1[114]) );
  XOR2_X1 U509 ( .A(ROUND_KEY0[122]), .B(ROUND_IN0[122]), .Z(KA_OUT0[122]) );
  XOR2_X1 U510 ( .A(ROUND_KEY1[122]), .B(ROUND_IN1[122]), .Z(KA_OUT1[122]) );
  XOR2_X1 U511 ( .A(ROUND_KEY0[2]), .B(ROUND_IN0[2]), .Z(KA_OUT0[2]) );
  XOR2_X1 U512 ( .A(ROUND_KEY1[2]), .B(ROUND_IN1[2]), .Z(KA_OUT1[2]) );
  XOR2_X1 SB_0_sbox_U22 ( .A(SB_0_sbox_Y0xorY12xDP[7]), .B(
        SB_0_sbox_Y0mulY1xD[7]), .Z(SB_0_sbox_InverterInxD[7]) );
  XOR2_X1 SB_0_sbox_U21 ( .A(SB_0_sbox_Y0xorY12xDP[6]), .B(
        SB_0_sbox_Y0mulY1xD[6]), .Z(SB_0_sbox_InverterInxD[6]) );
  XOR2_X1 SB_0_sbox_U20 ( .A(SB_0_sbox_Y0xorY12xDP[5]), .B(
        SB_0_sbox_Y0mulY1xD[5]), .Z(SB_0_sbox_InverterInxD[5]) );
  XOR2_X1 SB_0_sbox_U19 ( .A(SB_0_sbox_Y0xorY12xDP[4]), .B(
        SB_0_sbox_Y0mulY1xD[4]), .Z(SB_0_sbox_InverterInxD[4]) );
  XOR2_X1 SB_0_sbox_U18 ( .A(SB_0_sbox_Y0xorY12xDP[3]), .B(
        SB_0_sbox_Y0mulY1xD[3]), .Z(SB_0_sbox_InverterInxD[3]) );
  XOR2_X1 SB_0_sbox_U17 ( .A(SB_0_sbox_Y0xorY12xDP[2]), .B(
        SB_0_sbox_Y0mulY1xD[2]), .Z(SB_0_sbox_InverterInxD[2]) );
  XOR2_X1 SB_0_sbox_U16 ( .A(SB_0_sbox_Y0xorY12xDP[1]), .B(
        SB_0_sbox_Y0mulY1xD[1]), .Z(SB_0_sbox_InverterInxD[1]) );
  XOR2_X1 SB_0_sbox_U15 ( .A(SB_0_sbox_Y0xorY12xDP[0]), .B(
        SB_0_sbox_Y0mulY1xD[0]), .Z(SB_0_sbox_InverterInxD[0]) );
  XOR2_X1 SB_0_sbox_U14 ( .A(SB_0_sbox_Y1xD[7]), .B(SB_0_sbox_Y0xD[7]), .Z(
        SB_0_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_0_sbox_U13 ( .A(SB_0_sbox_Y1xD[3]), .B(SB_0_sbox_Y0xD[3]), .Z(
        SB_0_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_0_sbox_U12 ( .A(SB_0_sbox_Y1xD[5]), .B(SB_0_sbox_Y0xD[5]), .Z(
        SB_0_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_0_sbox_U11 ( .A(SB_0_sbox_Y1xD[1]), .B(SB_0_sbox_Y0xD[1]), .Z(
        SB_0_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_0_sbox_U10 ( .A(SB_0_sbox_Y1xD[6]), .B(SB_0_sbox_Y0xD[6]), .Z(
        SB_0_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_0_sbox_U9 ( .A(SB_0_sbox_Y1xD[2]), .B(SB_0_sbox_Y0xD[2]), .Z(
        SB_0_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_0_sbox_U8 ( .A(SB_0_sbox_Y1xD[4]), .B(SB_0_sbox_Y0xD[4]), .Z(
        SB_0_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_0_sbox_U7 ( .A(SB_0_sbox_Y1xD[0]), .B(SB_0_sbox_Y0xD[0]), .Z(
        SB_0_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_0_sbox_U6 ( .A(SB_0_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[101]) );
  INV_X1 SB_0_sbox_U5 ( .A(SB_0_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[102]) );
  INV_X1 SB_0_sbox_U4 ( .A(SB_0_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[96]) );
  INV_X1 SB_0_sbox_U3 ( .A(SB_0_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[97]) );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_0_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_0_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_0_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_0_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_0_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_0_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_0_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_0_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_0_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_0_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_0_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_0_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_0_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_0_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_0_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_0_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_0_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_0_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_0_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_0_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_0_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_0_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_0_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_0_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_0_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_0_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_0_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_0_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_0_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_0_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_0_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_0_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_0_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_0_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_0_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_0_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_0_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_0_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_0_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_0_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_0_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_0_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_0_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_0_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_0_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_0_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_0_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_0_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_0_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_0_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_0_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_0_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_0_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_0_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_0_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_0_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_0_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_0_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_0_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_0_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_0_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_0_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_0_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_0_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_0_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_0_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_0_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_0_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_0_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_0_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_0_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_0_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_0_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_0_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_0_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_0_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_0_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_0_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_0_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_0_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_0_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_0_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_0_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_0__0_ ( .D(SB_0_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_0_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_0__1_ ( .D(SB_0_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_0_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_0__2_ ( .D(SB_0_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_0_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_0__3_ ( .D(SB_0_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_0_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_1__0_ ( .D(SB_0_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_0_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_1__1_ ( .D(SB_0_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_0_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_1__2_ ( .D(SB_0_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_0_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_0_sbox_InverterInxDP_reg_1__3_ ( .D(SB_0_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_0_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_0_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_0_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_0_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__0_ ( .D(SB_0_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__1_ ( .D(SB_0_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__2_ ( .D(SB_0_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__3_ ( .D(SB_0_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__4_ ( .D(SB_0_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__5_ ( .D(SB_0_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__6_ ( .D(SB_0_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_0__7_ ( .D(SB_0_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__0_ ( .D(SB_0_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__1_ ( .D(SB_0_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__2_ ( .D(SB_0_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__3_ ( .D(SB_0_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_0_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__4_ ( .D(SB_0_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__5_ ( .D(SB_0_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__6_ ( .D(SB_0_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_0_sbox_mappedxDP_reg_1__7_ ( .D(SB_0_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_0_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_0_sbox_input_mapping_1_U20 ( .A(SB_0_sbox_mappedxD[10]), .B(
        KA_OUT1[7]), .Z(SB_0_sbox_input_mapping_1_n10) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U19 ( .A(KA_OUT1[3]), .B(KA_OUT1[1]), .Z(
        SB_0_sbox_input_mapping_1_n9) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U18 ( .A(KA_OUT1[4]), .B(
        SB_0_sbox_input_mapping_1_n10), .Z(SB_0_sbox_input_mapping_1_n8) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U17 ( .A(SB_0_sbox_input_mapping_1_n8), 
        .B(SB_0_sbox_input_mapping_1_n9), .Z(SB_0_sbox_mappedxD[11]) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U16 ( .A(SB_0_sbox_mappedxD[10]), .B(
        KA_OUT1[6]), .Z(SB_0_sbox_input_mapping_1_n13) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U15 ( .A(KA_OUT1[2]), .B(KA_OUT1[1]), .Z(
        SB_0_sbox_input_mapping_1_n12) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U14 ( .A(KA_OUT1[3]), .B(
        SB_0_sbox_input_mapping_1_n13), .Z(SB_0_sbox_input_mapping_1_n11) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U13 ( .A(SB_0_sbox_input_mapping_1_n11), 
        .B(SB_0_sbox_input_mapping_1_n12), .Z(SB_0_sbox_mappedxD[8]) );
  XNOR2_X1 SB_0_sbox_input_mapping_1_U12 ( .A(KA_OUT1[2]), .B(
        SB_0_sbox_mappedxD[10]), .ZN(SB_0_sbox_input_mapping_1_n1) );
  XNOR2_X1 SB_0_sbox_input_mapping_1_U11 ( .A(SB_0_sbox_input_mapping_1_n3), 
        .B(KA_OUT1[1]), .ZN(SB_0_sbox_input_mapping_1_n2) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U10 ( .A(SB_0_sbox_input_mapping_1_n1), 
        .B(SB_0_sbox_input_mapping_1_n2), .Z(SB_0_sbox_mappedxD[15]) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U9 ( .A(SB_0_sbox_mappedxD[10]), .B(
        KA_OUT1[4]), .Z(SB_0_sbox_input_mapping_1_n5) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U8 ( .A(SB_0_sbox_input_mapping_1_n4), .B(
        SB_0_sbox_input_mapping_1_n5), .Z(SB_0_sbox_mappedxD[14]) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U7 ( .A(SB_0_sbox_mappedxD[10]), .B(
        KA_OUT1[1]), .Z(SB_0_sbox_input_mapping_1_n6) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U6 ( .A(SB_0_sbox_input_mapping_1_n4), .B(
        SB_0_sbox_input_mapping_1_n6), .Z(SB_0_sbox_mappedxD[13]) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U5 ( .A(SB_0_sbox_mappedxD[10]), .B(
        SB_0_sbox_input_mapping_1_n3), .Z(SB_0_sbox_mappedxD[12]) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U4 ( .A(SB_0_sbox_mappedxD[10]), .B(
        SB_0_sbox_input_mapping_1_n4), .Z(SB_0_sbox_mappedxD[9]) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U3 ( .A(KA_OUT1[7]), .B(KA_OUT1[6]), .Z(
        SB_0_sbox_input_mapping_1_n7) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U2 ( .A(KA_OUT1[5]), .B(
        SB_0_sbox_input_mapping_1_n7), .Z(SB_0_sbox_input_mapping_1_n3) );
  XOR2_X1 SB_0_sbox_input_mapping_1_U1 ( .A(KA_OUT1[5]), .B(KA_OUT1[6]), .Z(
        SB_0_sbox_input_mapping_1_n4) );
  XOR2_X1 SB_0_sbox_square_scaler_gf24_1_U3 ( .A(SB_0_sbox_Y0xorY1xD[5]), .B(
        SB_0_sbox_Y0xorY1xD[3]), .Z(SB_0_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_0_sbox_square_scaler_gf24_1_U2 ( .A(SB_0_sbox_Y0xorY12xD[4]), .B(
        SB_0_sbox_Y0xorY1xD[4]), .Z(SB_0_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_0_sbox_square_scaler_gf24_1_U1 ( .A(SB_0_sbox_Y0xorY12xD[4]), .B(
        SB_0_sbox_Y0xorY1xD[3]), .Z(SB_0_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U17 ( .A(SB_0_sbox_InvUnmappedxD[11]), 
        .B(SB_0_sbox_output_mapping_1_n7), .Z(SB_0_sbox_output_mapping_1_n5)
         );
  XOR2_X1 SB_0_sbox_output_mapping_1_U16 ( .A(SB_0_sbox_InvUnmappedxD[10]), 
        .B(SB_0_sbox_InvUnmappedxD[8]), .Z(SB_0_sbox_output_mapping_1_n6) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U15 ( .A(SB_0_sbox_output_mapping_1_n5), 
        .B(SB_0_sbox_output_mapping_1_n6), .Z(SR_OUT1[98]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U14 ( .A(SB_0_sbox_InvUnmappedxD[14]), 
        .B(SB_0_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[101]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U13 ( .A(SB_0_sbox_InvUnmappedxD[15]), 
        .B(SB_0_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[102]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U12 ( .A(SB_0_sbox_InvUnmappedxD[13]), 
        .B(SB_0_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[103]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U11 ( .A(SB_0_sbox_InvUnmappedxD[14]), 
        .B(SB_0_sbox_InvUnmappedxD[12]), .Z(SB_0_sbox_output_mapping_1_n9) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U10 ( .A(SB_0_sbox_InvUnmappedxD[9]), .B(
        SB_0_sbox_output_mapping_1_n9), .Z(SR_OUT1[96]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U9 ( .A(SB_0_sbox_InvUnmappedxD[13]), .B(
        SB_0_sbox_InvUnmappedxD[12]), .Z(SB_0_sbox_output_mapping_1_n8) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U8 ( .A(SB_0_sbox_InvUnmappedxD[9]), .B(
        SB_0_sbox_output_mapping_1_n8), .Z(SR_OUT1[97]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U7 ( .A(SB_0_sbox_InvUnmappedxD[15]), .B(
        SB_0_sbox_InvUnmappedxD[13]), .Z(SB_0_sbox_output_mapping_1_n1) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U6 ( .A(SB_0_sbox_InvUnmappedxD[11]), .B(
        SB_0_sbox_output_mapping_1_n1), .Z(SR_OUT1[100]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U5 ( .A(SB_0_sbox_InvUnmappedxD[15]), .B(
        SB_0_sbox_InvUnmappedxD[14]), .Z(SB_0_sbox_output_mapping_1_n4) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U4 ( .A(SB_0_sbox_InvUnmappedxD[13]), .B(
        SB_0_sbox_output_mapping_1_n4), .Z(SB_0_sbox_output_mapping_1_n2) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U3 ( .A(SB_0_sbox_InvUnmappedxD[12]), .B(
        SB_0_sbox_InvUnmappedxD[11]), .Z(SB_0_sbox_output_mapping_1_n3) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U2 ( .A(SB_0_sbox_output_mapping_1_n2), 
        .B(SB_0_sbox_output_mapping_1_n3), .Z(SR_OUT1[99]) );
  XOR2_X1 SB_0_sbox_output_mapping_1_U1 ( .A(SB_0_sbox_InvUnmappedxD[14]), .B(
        SB_0_sbox_InvUnmappedxD[13]), .Z(SB_0_sbox_output_mapping_1_n7) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U20 ( .A(SB_0_sbox_mappedxD[2]), .B(
        KA_OUT0[7]), .Z(SB_0_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U19 ( .A(KA_OUT0[3]), .B(KA_OUT0[1]), .Z(
        SB_0_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U18 ( .A(KA_OUT0[4]), .B(
        SB_0_sbox_input_mapping_0_n17), .Z(SB_0_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U17 ( .A(SB_0_sbox_input_mapping_0_n19), 
        .B(SB_0_sbox_input_mapping_0_n18), .Z(SB_0_sbox_mappedxD[3]) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U16 ( .A(SB_0_sbox_mappedxD[2]), .B(
        KA_OUT0[6]), .Z(SB_0_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U15 ( .A(KA_OUT0[2]), .B(KA_OUT0[1]), .Z(
        SB_0_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U14 ( .A(KA_OUT0[3]), .B(
        SB_0_sbox_input_mapping_0_n14), .Z(SB_0_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U13 ( .A(SB_0_sbox_input_mapping_0_n16), 
        .B(SB_0_sbox_input_mapping_0_n15), .Z(SB_0_sbox_mappedxD[0]) );
  XNOR2_X1 SB_0_sbox_input_mapping_0_U12 ( .A(KA_OUT0[2]), .B(
        SB_0_sbox_mappedxD[2]), .ZN(SB_0_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_0_sbox_input_mapping_0_U11 ( .A(SB_0_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[1]), .ZN(SB_0_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U10 ( .A(SB_0_sbox_input_mapping_0_n26), 
        .B(SB_0_sbox_input_mapping_0_n25), .Z(SB_0_sbox_mappedxD[7]) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U9 ( .A(SB_0_sbox_mappedxD[2]), .B(
        KA_OUT0[4]), .Z(SB_0_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U8 ( .A(SB_0_sbox_input_mapping_0_n23), 
        .B(SB_0_sbox_input_mapping_0_n22), .Z(SB_0_sbox_mappedxD[6]) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U7 ( .A(SB_0_sbox_mappedxD[2]), .B(
        KA_OUT0[1]), .Z(SB_0_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U6 ( .A(SB_0_sbox_input_mapping_0_n23), 
        .B(SB_0_sbox_input_mapping_0_n21), .Z(SB_0_sbox_mappedxD[5]) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U5 ( .A(SB_0_sbox_mappedxD[2]), .B(
        SB_0_sbox_input_mapping_0_n24), .Z(SB_0_sbox_mappedxD[4]) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U4 ( .A(SB_0_sbox_mappedxD[2]), .B(
        SB_0_sbox_input_mapping_0_n23), .Z(SB_0_sbox_mappedxD[1]) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U3 ( .A(KA_OUT0[7]), .B(KA_OUT0[6]), .Z(
        SB_0_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U2 ( .A(KA_OUT0[5]), .B(
        SB_0_sbox_input_mapping_0_n20), .Z(SB_0_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_0_sbox_input_mapping_0_U1 ( .A(KA_OUT0[5]), .B(KA_OUT0[6]), .Z(
        SB_0_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_0_sbox_square_scaler_gf24_0_U3 ( .A(SB_0_sbox_Y0xorY1xD[2]), .B(
        SB_0_sbox_Y0xorY1xD[0]), .Z(SB_0_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_0_sbox_square_scaler_gf24_0_U2 ( .A(SB_0_sbox_Y0xorY12xD[0]), .B(
        SB_0_sbox_Y0xorY1xD[1]), .Z(SB_0_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_0_sbox_square_scaler_gf24_0_U1 ( .A(SB_0_sbox_Y0xorY12xD[0]), .B(
        SB_0_sbox_Y0xorY1xD[0]), .Z(SB_0_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U17 ( .A(SB_0_sbox_InvUnmappedxD[3]), .B(
        SB_0_sbox_output_mapping_0_n12), .Z(SB_0_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U16 ( .A(SB_0_sbox_InvUnmappedxD[2]), .B(
        SB_0_sbox_InvUnmappedxD[0]), .Z(SB_0_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U15 ( .A(SB_0_sbox_output_mapping_0_n14), 
        .B(SB_0_sbox_output_mapping_0_n13), .Z(SR_OUT0[98]) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U14 ( .A(SB_0_sbox_InvUnmappedxD[5]), .B(
        SB_0_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[103]) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U13 ( .A(SB_0_sbox_InvUnmappedxD[6]), .B(
        SB_0_sbox_InvUnmappedxD[0]), .Z(SB_0_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U12 ( .A(SB_0_sbox_InvUnmappedxD[7]), .B(
        SB_0_sbox_InvUnmappedxD[3]), .Z(SB_0_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U11 ( .A(SB_0_sbox_InvUnmappedxD[7]), .B(
        SB_0_sbox_InvUnmappedxD[5]), .Z(SB_0_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U10 ( .A(SB_0_sbox_InvUnmappedxD[3]), .B(
        SB_0_sbox_output_mapping_0_n18), .Z(SR_OUT0[100]) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U9 ( .A(SB_0_sbox_InvUnmappedxD[6]), .B(
        SB_0_sbox_InvUnmappedxD[4]), .Z(SB_0_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U8 ( .A(SB_0_sbox_InvUnmappedxD[1]), .B(
        SB_0_sbox_output_mapping_0_n10), .Z(SB_0_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U7 ( .A(SB_0_sbox_InvUnmappedxD[5]), .B(
        SB_0_sbox_InvUnmappedxD[4]), .Z(SB_0_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U6 ( .A(SB_0_sbox_InvUnmappedxD[1]), .B(
        SB_0_sbox_output_mapping_0_n11), .Z(SB_0_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U5 ( .A(SB_0_sbox_InvUnmappedxD[7]), .B(
        SB_0_sbox_InvUnmappedxD[6]), .Z(SB_0_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U4 ( .A(SB_0_sbox_InvUnmappedxD[5]), .B(
        SB_0_sbox_output_mapping_0_n15), .Z(SB_0_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U3 ( .A(SB_0_sbox_InvUnmappedxD[4]), .B(
        SB_0_sbox_InvUnmappedxD[3]), .Z(SB_0_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U2 ( .A(SB_0_sbox_output_mapping_0_n17), 
        .B(SB_0_sbox_output_mapping_0_n16), .Z(SR_OUT0[99]) );
  XOR2_X1 SB_0_sbox_output_mapping_0_U1 ( .A(SB_0_sbox_InvUnmappedxD[6]), .B(
        SB_0_sbox_InvUnmappedxD[5]), .Z(SB_0_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U18 ( .A(SB_0_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[11]), .Z(SB_0_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U17 ( .A(SB_0_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[10]), .Z(SB_0_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U16 ( .A(SB_0_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[9]), .Z(SB_0_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U15 ( .A(SB_0_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[8]), .Z(SB_0_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U14 ( .A(SB_0_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[3]), .Z(SB_0_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U13 ( .A(SB_0_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[2]), .Z(SB_0_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U12 ( .A(SB_0_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[1]), .Z(SB_0_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U11 ( .A(SB_0_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_0_sbox_mul_y0y1_FFxDP[0]), .Z(SB_0_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_0_sbox_mul_y0y1_U10 ( .A(RAND[17]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_0_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_U9 ( .A(RAND[15]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_0_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_U8 ( .A(RAND[17]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_0_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_U7 ( .A(RAND[15]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_0_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_U6 ( .A(RAND[16]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_0_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_U5 ( .A(RAND[14]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_0_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_U4 ( .A(RAND[16]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_0_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_U3 ( .A(RAND[14]), .B(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_0_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_0_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_0_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_0_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_0_sbox_Y0xD[5]), .B(
        SB_0_sbox_Y0xD[4]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n16) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_0_sbox_Y1xD[5]), .B(
        SB_0_sbox_Y1xD[4]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n15) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n15), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n16), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n11) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_0_sbox_Y0xD[7]), .B(
        SB_0_sbox_Y0xD[6]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n9) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_0_sbox_Y1xD[7]), .B(
        SB_0_sbox_Y1xD[6]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n8) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n8), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n9), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n3) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_0_sbox_Y1xD[7]), .A2(
        SB_0_sbox_Y0xD[7]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n4) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n3), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n4), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n2) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n1), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n2), .ZN(SB_0_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_0_sbox_Y1xD[5]), .A2(
        SB_0_sbox_Y0xD[5]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n12) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n11), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n12), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n10) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n1), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n10), .ZN(SB_0_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_0_sbox_Y1xD[4]), .B(
        SB_0_sbox_Y1xD[6]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n24) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_0_sbox_Y0xD[4]), .B(
        SB_0_sbox_Y0xD[6]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n23) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_0_sbox_Y1xD[5]), .B(
        SB_0_sbox_Y1xD[7]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n20) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_0_sbox_Y1xD[6]), .A2(
        SB_0_sbox_Y0xD[6]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n7) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n3), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n7), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n6) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n5), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n6), .Z(SB_0_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_0_sbox_Y1xD[4]), .A2(
        SB_0_sbox_Y0xD[4]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n14) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n11), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n14), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n13) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n5), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n13), .Z(SB_0_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_0_sbox_Y0xD[5]), .B(
        SB_0_sbox_Y0xD[7]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_1_n21) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n23), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n21), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n26) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n24), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n20), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n25) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n25), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n26), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n18) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n20), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n21), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n19) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n18), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n19), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n17) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n1), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n17), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n5) );
  NOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n23), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n24), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n22) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n18), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n22), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_1_n1) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_0_sbox_Y0xD[1]), .B(
        SB_0_sbox_Y0xD[0]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_0_sbox_Y1xD[5]), .B(
        SB_0_sbox_Y1xD[4]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_0_sbox_Y0xD[3]), .B(
        SB_0_sbox_Y0xD[2]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_0_sbox_Y1xD[7]), .B(
        SB_0_sbox_Y1xD[6]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_0_sbox_Y1xD[7]), .A2(
        SB_0_sbox_Y0xD[3]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_0_sbox_Y1xD[5]), .A2(
        SB_0_sbox_Y0xD[1]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_0_sbox_Y1xD[4]), .B(
        SB_0_sbox_Y1xD[6]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_0_sbox_Y0xD[0]), .B(
        SB_0_sbox_Y0xD[2]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_0_sbox_Y1xD[5]), .B(
        SB_0_sbox_Y1xD[7]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_0_sbox_Y1xD[6]), .A2(
        SB_0_sbox_Y0xD[2]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_0_sbox_Y1xD[4]), .A2(
        SB_0_sbox_Y0xD[0]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_0_sbox_Y0xD[1]), .B(
        SB_0_sbox_Y0xD[3]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_0_sbox_Y0xD[5]), .B(
        SB_0_sbox_Y0xD[4]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_0_sbox_Y1xD[1]), .B(
        SB_0_sbox_Y1xD[0]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_0_sbox_Y0xD[7]), .B(
        SB_0_sbox_Y0xD[6]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_0_sbox_Y1xD[3]), .B(
        SB_0_sbox_Y1xD[2]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_0_sbox_Y1xD[3]), .A2(
        SB_0_sbox_Y0xD[7]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_0_sbox_Y1xD[1]), .A2(
        SB_0_sbox_Y0xD[5]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_0_sbox_Y1xD[0]), .B(
        SB_0_sbox_Y1xD[2]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_0_sbox_Y0xD[4]), .B(
        SB_0_sbox_Y0xD[6]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_0_sbox_Y1xD[1]), .B(
        SB_0_sbox_Y1xD[3]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_0_sbox_Y1xD[2]), .A2(
        SB_0_sbox_Y0xD[6]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_0_sbox_Y1xD[0]), .A2(
        SB_0_sbox_Y0xD[4]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_0_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_0_sbox_Y0xD[5]), .B(
        SB_0_sbox_Y0xD[7]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_0_sbox_Y0xD[1]), .B(
        SB_0_sbox_Y0xD[0]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_0_sbox_Y1xD[1]), .B(
        SB_0_sbox_Y1xD[0]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_0_sbox_Y0xD[3]), .B(
        SB_0_sbox_Y0xD[2]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_0_sbox_Y1xD[3]), .B(
        SB_0_sbox_Y1xD[2]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_0_sbox_Y1xD[3]), .A2(
        SB_0_sbox_Y0xD[3]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_0_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_0_sbox_Y1xD[1]), .A2(
        SB_0_sbox_Y0xD[1]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_0_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_0_sbox_Y1xD[0]), .B(
        SB_0_sbox_Y1xD[2]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_0_sbox_Y0xD[0]), .B(
        SB_0_sbox_Y0xD[2]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_0_sbox_Y1xD[1]), .B(
        SB_0_sbox_Y1xD[3]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_0_sbox_Y1xD[2]), .A2(
        SB_0_sbox_Y0xD[2]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_0_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_0_sbox_Y1xD[0]), .A2(
        SB_0_sbox_Y0xD[0]), .ZN(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_0_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_0_sbox_Y0xD[1]), .B(
        SB_0_sbox_Y0xD[3]), .Z(SB_0_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_0_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_0_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_0_sbox_inverter_gf24_U12 ( .A(SB_0_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_0_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_0_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_U11 ( .A(SB_0_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_0_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_0_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_U10 ( .A(SB_0_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_0_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_0_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_U9 ( .A(SB_0_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_0_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_0_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_0_sbox_inverter_gf24_U8 ( .A(SB_0_sbox_InverterInxDP[6]), .B(
        SB_0_sbox_InverterInxDP[4]), .ZN(SB_0_sbox_inverter_gf24_n1) );
  XNOR2_X1 SB_0_sbox_inverter_gf24_U7 ( .A(SB_0_sbox_inverter_gf24_d_1__0_), 
        .B(SB_0_sbox_inverter_gf24_n1), .ZN(SB_0_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_0_sbox_inverter_gf24_U6 ( .A(SB_0_sbox_InverterInxDP[2]), .B(
        SB_0_sbox_InverterInxDP[0]), .ZN(SB_0_sbox_inverter_gf24_n2) );
  XNOR2_X1 SB_0_sbox_inverter_gf24_U5 ( .A(SB_0_sbox_inverter_gf24_d_0__0_), 
        .B(SB_0_sbox_inverter_gf24_n2), .ZN(SB_0_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_0_sbox_inverter_gf24_U4 ( .A(SB_0_sbox_InverterInxDP[7]), .B(
        SB_0_sbox_InverterInxDP[5]), .Z(SB_0_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_0_sbox_inverter_gf24_U3 ( .A(SB_0_sbox_InverterInxDP[3]), .B(
        SB_0_sbox_InverterInxDP[1]), .Z(SB_0_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_0_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_0_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_0_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_0_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_0_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_0_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_0_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_0_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_0_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_0_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_0_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_0_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_0_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_0_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_0_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_0_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_0_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_0_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_0_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_0_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_0_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_0_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_0_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_0_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_0_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_0_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_0_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_0_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[5]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[4]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[5]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[4]), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_0_sbox_InverterInxDP[7]), .A2(SB_0_sbox_InverterInxDP[5]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n2) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n1), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n2), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_0_sbox_InverterInxDP[6]), .A2(SB_0_sbox_InverterInxDP[4]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n3) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n1), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n3), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_0_sbox_InverterInxDP[5]), .B(SB_0_sbox_InverterInxDP[4]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n5) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_0_sbox_InverterInxDP[7]), .B(SB_0_sbox_InverterInxDP[6]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n4) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n4), .A2(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n5), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n1) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_0_sbox_InverterInxDP[7]), .A2(SB_0_sbox_InverterInxDP[1]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_0_sbox_InverterInxDP[6]), .A2(SB_0_sbox_InverterInxDP[0]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_0_sbox_InverterInxDP[1]), .B(SB_0_sbox_InverterInxDP[0]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_0_sbox_InverterInxDP[7]), .B(SB_0_sbox_InverterInxDP[6]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_0_sbox_InverterInxDP[3]), .A2(SB_0_sbox_InverterInxDP[5]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_0_sbox_InverterInxDP[2]), .A2(SB_0_sbox_InverterInxDP[4]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_0_sbox_InverterInxDP[5]), .B(SB_0_sbox_InverterInxDP[4]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_0_sbox_InverterInxDP[3]), .B(SB_0_sbox_InverterInxDP[2]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_0_sbox_InverterInxDP[3]), .A2(SB_0_sbox_InverterInxDP[1]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_0_sbox_InverterInxDP[2]), .A2(SB_0_sbox_InverterInxDP[0]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_0_sbox_InverterInxDP[1]), .B(SB_0_sbox_InverterInxDP[0]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_0_sbox_InverterInxDP[3]), .B(SB_0_sbox_InverterInxDP[2]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[3]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[2]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[3]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[2]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_0_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_0_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_0_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_0_sbox_InverterOutxD[5]) );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[3]), .B(SB_0_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[1]), .B(SB_0_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[3]), .B(SB_0_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[1]), .B(SB_0_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_0_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_0_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[1]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[0]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[1]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[0]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_0_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_0_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_0_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_0_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_0_sbox_InverterOutxD[7]) );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_0_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[3]), .B(SB_0_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[1]), .B(SB_0_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[3]), .B(SB_0_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_0_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_0_sbox_inverter_gf24_ExDP[1]), .B(SB_0_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_0_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_0_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_0_sbox_mult_msb_U18 ( .A(SB_0_sbox_mult_msb_FFxDP[12]), .B(
        SB_0_sbox_mult_msb_FFxDP[8]), .Z(SB_0_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_0_sbox_mult_msb_U17 ( .A(SB_0_sbox_mult_msb_FFxDP[4]), .B(
        SB_0_sbox_mult_msb_FFxDP[0]), .Z(SB_0_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_0_sbox_mult_msb_U16 ( .A(SB_0_sbox_mult_msb_FFxDP[7]), .B(
        SB_0_sbox_mult_msb_FFxDP[3]), .Z(SB_0_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_0_sbox_mult_msb_U15 ( .A(SB_0_sbox_mult_msb_FFxDP[15]), .B(
        SB_0_sbox_mult_msb_FFxDP[11]), .Z(SB_0_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_0_sbox_mult_msb_U14 ( .A(SB_0_sbox_mult_msb_FFxDP[6]), .B(
        SB_0_sbox_mult_msb_FFxDP[2]), .Z(SB_0_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_0_sbox_mult_msb_U13 ( .A(SB_0_sbox_mult_msb_FFxDP[14]), .B(
        SB_0_sbox_mult_msb_FFxDP[10]), .Z(SB_0_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_0_sbox_mult_msb_U12 ( .A(RAND[13]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_0_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U11 ( .A(RAND[11]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_0_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U10 ( .A(RAND[13]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_0_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U9 ( .A(RAND[11]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_0_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U8 ( .A(RAND[12]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_0_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U7 ( .A(RAND[10]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_0_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U6 ( .A(RAND[12]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_0_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U5 ( .A(RAND[10]), .B(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_0_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_0_sbox_mult_msb_U4 ( .A(SB_0_sbox_mult_msb_FFxDP[5]), .B(
        SB_0_sbox_mult_msb_FFxDP[1]), .Z(SB_0_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_0_sbox_mult_msb_U3 ( .A(SB_0_sbox_mult_msb_FFxDP[13]), .B(
        SB_0_sbox_mult_msb_FFxDP[9]), .Z(SB_0_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_0_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_0_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_0_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_0_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_0_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_0_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_0_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_0_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_0_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_0_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_0_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_0_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_0_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_0_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_0_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_0_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_0_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_0_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[4]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_0_sbox_Y0_4xDP[5]), .B(
        SB_0_sbox_Y0_4xDP[4]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_0_sbox_InverterOutxD[7]), 
        .B(SB_0_sbox_InverterOutxD[6]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_0_sbox_Y0_4xDP[7]), .B(
        SB_0_sbox_Y0_4xDP[6]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_0_sbox_Y0_4xDP[4]), .B(
        SB_0_sbox_Y0_4xDP[6]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_0_sbox_Y0_4xDP[5]), .B(
        SB_0_sbox_Y0_4xDP[7]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_0_sbox_InverterOutxD[7]), .A2(SB_0_sbox_Y0_4xDP[7]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_0_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_0_sbox_InverterOutxD[5]), .A2(SB_0_sbox_Y0_4xDP[5]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_0_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_0_sbox_InverterOutxD[6]), .A2(SB_0_sbox_Y0_4xDP[6]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_0_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_0_sbox_InverterOutxD[4]), .A2(SB_0_sbox_Y0_4xDP[4]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_0_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_0_sbox_InverterOutxD[4]), 
        .B(SB_0_sbox_InverterOutxD[6]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[7]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[4]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_0_sbox_Y0_4xDP[1]), .B(
        SB_0_sbox_Y0_4xDP[0]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_0_sbox_InverterOutxD[7]), 
        .B(SB_0_sbox_InverterOutxD[6]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_0_sbox_Y0_4xDP[3]), .B(
        SB_0_sbox_Y0_4xDP[2]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_0_sbox_Y0_4xDP[0]), .B(
        SB_0_sbox_Y0_4xDP[2]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_0_sbox_Y0_4xDP[1]), .B(
        SB_0_sbox_Y0_4xDP[3]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_0_sbox_InverterOutxD[7]), .A2(SB_0_sbox_Y0_4xDP[3]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_0_sbox_InverterOutxD[5]), .A2(SB_0_sbox_Y0_4xDP[1]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_0_sbox_InverterOutxD[6]), .A2(SB_0_sbox_Y0_4xDP[2]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_0_sbox_InverterOutxD[4]), .A2(SB_0_sbox_Y0_4xDP[0]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_0_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_0_sbox_InverterOutxD[4]), 
        .B(SB_0_sbox_InverterOutxD[6]), .ZN(SB_0_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[7]), .Z(SB_0_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_0_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[0]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_0_sbox_Y0_4xDP[5]), .B(
        SB_0_sbox_Y0_4xDP[4]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_0_sbox_InverterOutxD[3]), 
        .B(SB_0_sbox_InverterOutxD[2]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_0_sbox_Y0_4xDP[7]), .B(
        SB_0_sbox_Y0_4xDP[6]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_0_sbox_Y0_4xDP[4]), .B(
        SB_0_sbox_Y0_4xDP[6]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_0_sbox_Y0_4xDP[5]), .B(
        SB_0_sbox_Y0_4xDP[7]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_0_sbox_InverterOutxD[3]), .A2(SB_0_sbox_Y0_4xDP[7]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_0_sbox_InverterOutxD[1]), .A2(SB_0_sbox_Y0_4xDP[5]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_0_sbox_InverterOutxD[2]), .A2(SB_0_sbox_Y0_4xDP[6]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_0_sbox_InverterOutxD[0]), .A2(SB_0_sbox_Y0_4xDP[4]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_0_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_0_sbox_InverterOutxD[0]), 
        .B(SB_0_sbox_InverterOutxD[2]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[3]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[0]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_0_sbox_Y0_4xDP[1]), .B(
        SB_0_sbox_Y0_4xDP[0]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_0_sbox_InverterOutxD[3]), 
        .B(SB_0_sbox_InverterOutxD[2]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_0_sbox_Y0_4xDP[3]), .B(
        SB_0_sbox_Y0_4xDP[2]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_0_sbox_Y0_4xDP[0]), .B(
        SB_0_sbox_Y0_4xDP[2]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_0_sbox_Y0_4xDP[1]), .B(
        SB_0_sbox_Y0_4xDP[3]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_0_sbox_InverterOutxD[3]), .A2(SB_0_sbox_Y0_4xDP[3]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_0_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_0_sbox_InverterOutxD[1]), .A2(SB_0_sbox_Y0_4xDP[1]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_0_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_0_sbox_InverterOutxD[2]), .A2(SB_0_sbox_Y0_4xDP[2]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_0_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_0_sbox_InverterOutxD[0]), .A2(SB_0_sbox_Y0_4xDP[0]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_0_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_0_sbox_InverterOutxD[0]), 
        .B(SB_0_sbox_InverterOutxD[2]), .ZN(SB_0_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[3]), .Z(SB_0_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_0_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_0_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_0_sbox_mult_lsb_U18 ( .A(SB_0_sbox_mult_lsb_FFxDP[13]), .B(
        SB_0_sbox_mult_lsb_FFxDP[9]), .Z(SB_0_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_0_sbox_mult_lsb_U17 ( .A(SB_0_sbox_mult_lsb_FFxDP[5]), .B(
        SB_0_sbox_mult_lsb_FFxDP[1]), .Z(SB_0_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_0_sbox_mult_lsb_U16 ( .A(SB_0_sbox_mult_lsb_FFxDP[4]), .B(
        SB_0_sbox_mult_lsb_FFxDP[0]), .Z(SB_0_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_0_sbox_mult_lsb_U15 ( .A(SB_0_sbox_mult_lsb_FFxDP[12]), .B(
        SB_0_sbox_mult_lsb_FFxDP[8]), .Z(SB_0_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_0_sbox_mult_lsb_U14 ( .A(SB_0_sbox_mult_lsb_FFxDP[6]), .B(
        SB_0_sbox_mult_lsb_FFxDP[2]), .Z(SB_0_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_0_sbox_mult_lsb_U13 ( .A(SB_0_sbox_mult_lsb_FFxDP[14]), .B(
        SB_0_sbox_mult_lsb_FFxDP[10]), .Z(SB_0_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_0_sbox_mult_lsb_U12 ( .A(RAND[9]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_0_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U11 ( .A(RAND[7]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_0_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U10 ( .A(RAND[9]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_0_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U9 ( .A(RAND[7]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_0_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U8 ( .A(RAND[8]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_0_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U7 ( .A(RAND[6]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_0_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U6 ( .A(RAND[8]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_0_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U5 ( .A(RAND[6]), .B(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_0_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_0_sbox_mult_lsb_U4 ( .A(SB_0_sbox_mult_lsb_FFxDP[7]), .B(
        SB_0_sbox_mult_lsb_FFxDP[3]), .Z(SB_0_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_0_sbox_mult_lsb_U3 ( .A(SB_0_sbox_mult_lsb_FFxDP[15]), .B(
        SB_0_sbox_mult_lsb_FFxDP[11]), .Z(SB_0_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_0_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_0_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_0_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_0_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_0_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_0_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_0_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_0_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_0_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_0_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_0_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_0_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_0_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_0_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_0_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_0_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_0_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_0_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[4]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_0_sbox_Y1_4xDP[5]), .B(
        SB_0_sbox_Y1_4xDP[4]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_0_sbox_InverterOutxD[7]), 
        .B(SB_0_sbox_InverterOutxD[6]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_0_sbox_Y1_4xDP[7]), .B(
        SB_0_sbox_Y1_4xDP[6]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_0_sbox_Y1_4xDP[4]), .B(
        SB_0_sbox_Y1_4xDP[6]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_0_sbox_Y1_4xDP[5]), .B(
        SB_0_sbox_Y1_4xDP[7]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_0_sbox_InverterOutxD[7]), .A2(SB_0_sbox_Y1_4xDP[7]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_0_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_0_sbox_InverterOutxD[5]), .A2(SB_0_sbox_Y1_4xDP[5]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_0_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_0_sbox_InverterOutxD[6]), .A2(SB_0_sbox_Y1_4xDP[6]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_0_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_0_sbox_InverterOutxD[4]), .A2(SB_0_sbox_Y1_4xDP[4]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_0_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_0_sbox_InverterOutxD[4]), 
        .B(SB_0_sbox_InverterOutxD[6]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[7]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[4]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_0_sbox_Y1_4xDP[1]), .B(
        SB_0_sbox_Y1_4xDP[0]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_0_sbox_InverterOutxD[7]), 
        .B(SB_0_sbox_InverterOutxD[6]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_0_sbox_Y1_4xDP[3]), .B(
        SB_0_sbox_Y1_4xDP[2]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_0_sbox_Y1_4xDP[0]), .B(
        SB_0_sbox_Y1_4xDP[2]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_0_sbox_Y1_4xDP[1]), .B(
        SB_0_sbox_Y1_4xDP[3]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_0_sbox_InverterOutxD[7]), .A2(SB_0_sbox_Y1_4xDP[3]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_0_sbox_InverterOutxD[5]), .A2(SB_0_sbox_Y1_4xDP[1]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_0_sbox_InverterOutxD[6]), .A2(SB_0_sbox_Y1_4xDP[2]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_0_sbox_InverterOutxD[4]), .A2(SB_0_sbox_Y1_4xDP[0]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_0_sbox_InverterOutxD[4]), 
        .B(SB_0_sbox_InverterOutxD[6]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_0_sbox_InverterOutxD[5]), 
        .B(SB_0_sbox_InverterOutxD[7]), .Z(SB_0_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[0]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_0_sbox_Y1_4xDP[5]), .B(
        SB_0_sbox_Y1_4xDP[4]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_0_sbox_InverterOutxD[3]), 
        .B(SB_0_sbox_InverterOutxD[2]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_0_sbox_Y1_4xDP[7]), .B(
        SB_0_sbox_Y1_4xDP[6]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_0_sbox_Y1_4xDP[4]), .B(
        SB_0_sbox_Y1_4xDP[6]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_0_sbox_Y1_4xDP[5]), .B(
        SB_0_sbox_Y1_4xDP[7]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_0_sbox_InverterOutxD[3]), .A2(SB_0_sbox_Y1_4xDP[7]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_0_sbox_InverterOutxD[1]), .A2(SB_0_sbox_Y1_4xDP[5]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_0_sbox_InverterOutxD[2]), .A2(SB_0_sbox_Y1_4xDP[6]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_0_sbox_InverterOutxD[0]), .A2(SB_0_sbox_Y1_4xDP[4]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_0_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_0_sbox_InverterOutxD[0]), 
        .B(SB_0_sbox_InverterOutxD[2]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[3]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[0]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_0_sbox_Y1_4xDP[1]), .B(
        SB_0_sbox_Y1_4xDP[0]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_0_sbox_InverterOutxD[3]), 
        .B(SB_0_sbox_InverterOutxD[2]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_0_sbox_Y1_4xDP[3]), .B(
        SB_0_sbox_Y1_4xDP[2]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_0_sbox_Y1_4xDP[0]), .B(
        SB_0_sbox_Y1_4xDP[2]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_0_sbox_Y1_4xDP[1]), .B(
        SB_0_sbox_Y1_4xDP[3]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_0_sbox_InverterOutxD[3]), .A2(SB_0_sbox_Y1_4xDP[3]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_0_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_0_sbox_InverterOutxD[1]), .A2(SB_0_sbox_Y1_4xDP[1]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_0_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_0_sbox_InverterOutxD[2]), .A2(SB_0_sbox_Y1_4xDP[2]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_0_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_0_sbox_InverterOutxD[0]), .A2(SB_0_sbox_Y1_4xDP[0]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_0_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_0_sbox_InverterOutxD[0]), 
        .B(SB_0_sbox_InverterOutxD[2]), .ZN(SB_0_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_0_sbox_InverterOutxD[1]), 
        .B(SB_0_sbox_InverterOutxD[3]), .Z(SB_0_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_0_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_0_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_1_sbox_U22 ( .A(SB_1_sbox_Y0xorY12xDP[7]), .B(
        SB_1_sbox_Y0mulY1xD[7]), .Z(SB_1_sbox_InverterInxD[7]) );
  XOR2_X1 SB_1_sbox_U21 ( .A(SB_1_sbox_Y0xorY12xDP[6]), .B(
        SB_1_sbox_Y0mulY1xD[6]), .Z(SB_1_sbox_InverterInxD[6]) );
  XOR2_X1 SB_1_sbox_U20 ( .A(SB_1_sbox_Y0xorY12xDP[5]), .B(
        SB_1_sbox_Y0mulY1xD[5]), .Z(SB_1_sbox_InverterInxD[5]) );
  XOR2_X1 SB_1_sbox_U19 ( .A(SB_1_sbox_Y0xorY12xDP[4]), .B(
        SB_1_sbox_Y0mulY1xD[4]), .Z(SB_1_sbox_InverterInxD[4]) );
  XOR2_X1 SB_1_sbox_U18 ( .A(SB_1_sbox_Y0xorY12xDP[3]), .B(
        SB_1_sbox_Y0mulY1xD[3]), .Z(SB_1_sbox_InverterInxD[3]) );
  XOR2_X1 SB_1_sbox_U17 ( .A(SB_1_sbox_Y0xorY12xDP[2]), .B(
        SB_1_sbox_Y0mulY1xD[2]), .Z(SB_1_sbox_InverterInxD[2]) );
  XOR2_X1 SB_1_sbox_U16 ( .A(SB_1_sbox_Y0xorY12xDP[1]), .B(
        SB_1_sbox_Y0mulY1xD[1]), .Z(SB_1_sbox_InverterInxD[1]) );
  XOR2_X1 SB_1_sbox_U15 ( .A(SB_1_sbox_Y0xorY12xDP[0]), .B(
        SB_1_sbox_Y0mulY1xD[0]), .Z(SB_1_sbox_InverterInxD[0]) );
  XOR2_X1 SB_1_sbox_U14 ( .A(SB_1_sbox_Y1xD[5]), .B(SB_1_sbox_Y0xD[5]), .Z(
        SB_1_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_1_sbox_U13 ( .A(SB_1_sbox_Y1xD[7]), .B(SB_1_sbox_Y0xD[7]), .Z(
        SB_1_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_1_sbox_U12 ( .A(SB_1_sbox_Y1xD[3]), .B(SB_1_sbox_Y0xD[3]), .Z(
        SB_1_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_1_sbox_U11 ( .A(SB_1_sbox_Y1xD[1]), .B(SB_1_sbox_Y0xD[1]), .Z(
        SB_1_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_1_sbox_U10 ( .A(SB_1_sbox_Y1xD[6]), .B(SB_1_sbox_Y0xD[6]), .Z(
        SB_1_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_1_sbox_U9 ( .A(SB_1_sbox_Y1xD[2]), .B(SB_1_sbox_Y0xD[2]), .Z(
        SB_1_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_1_sbox_U8 ( .A(SB_1_sbox_Y1xD[4]), .B(SB_1_sbox_Y0xD[4]), .Z(
        SB_1_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_1_sbox_U7 ( .A(SB_1_sbox_Y1xD[0]), .B(SB_1_sbox_Y0xD[0]), .Z(
        SB_1_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_1_sbox_U6 ( .A(SB_1_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[77]) );
  INV_X1 SB_1_sbox_U5 ( .A(SB_1_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[78]) );
  INV_X1 SB_1_sbox_U4 ( .A(SB_1_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[72]) );
  INV_X1 SB_1_sbox_U3 ( .A(SB_1_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[73]) );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_1_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_1_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_1_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_1_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_1_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_1_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_1_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_1_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_1_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_1_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_1_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_1_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_1_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_1_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_1_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_1_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_1_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_1_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_1_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_1_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_1_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_1_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_1_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_1_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_1_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_1_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_1_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_1_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_1_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_1_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_1_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_1_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_1_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_1_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_1_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_1_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_1_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_1_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_1_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_1_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_1_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_1_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_1_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_1_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_1_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_1_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_1_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_1_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_1_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_1_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_1_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_1_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_1_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_1_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_1_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_1_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_1_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_1_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_1_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_1_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_1_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_1_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_1_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_1_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_1_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_1_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_1_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_1_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_1_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_1_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_1_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_1_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_1_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_1_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_1_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_1_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_1_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_1_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_1_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_1_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_1_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_1_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_1_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_0__0_ ( .D(SB_1_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_1_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_0__1_ ( .D(SB_1_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_1_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_0__2_ ( .D(SB_1_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_1_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_0__3_ ( .D(SB_1_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_1_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_1__0_ ( .D(SB_1_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_1_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_1__1_ ( .D(SB_1_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_1_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_1__2_ ( .D(SB_1_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_1_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_1_sbox_InverterInxDP_reg_1__3_ ( .D(SB_1_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_1_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_1_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_1_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_1_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__0_ ( .D(SB_1_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__1_ ( .D(SB_1_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__2_ ( .D(SB_1_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__3_ ( .D(SB_1_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__4_ ( .D(SB_1_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__5_ ( .D(SB_1_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__6_ ( .D(SB_1_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_0__7_ ( .D(SB_1_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__0_ ( .D(SB_1_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__1_ ( .D(SB_1_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__2_ ( .D(SB_1_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__3_ ( .D(SB_1_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_1_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__4_ ( .D(SB_1_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__5_ ( .D(SB_1_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__6_ ( .D(SB_1_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_1_sbox_mappedxDP_reg_1__7_ ( .D(SB_1_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_1_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_1_sbox_input_mapping_1_U20 ( .A(SB_1_sbox_mappedxD[10]), .B(
        KA_OUT1[15]), .Z(SB_1_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U19 ( .A(KA_OUT1[11]), .B(KA_OUT1[9]), .Z(
        SB_1_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U18 ( .A(KA_OUT1[12]), .B(
        SB_1_sbox_input_mapping_1_n17), .Z(SB_1_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U17 ( .A(SB_1_sbox_input_mapping_1_n19), 
        .B(SB_1_sbox_input_mapping_1_n18), .Z(SB_1_sbox_mappedxD[11]) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U16 ( .A(SB_1_sbox_mappedxD[10]), .B(
        KA_OUT1[14]), .Z(SB_1_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U15 ( .A(KA_OUT1[10]), .B(KA_OUT1[9]), .Z(
        SB_1_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U14 ( .A(KA_OUT1[11]), .B(
        SB_1_sbox_input_mapping_1_n14), .Z(SB_1_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U13 ( .A(SB_1_sbox_input_mapping_1_n16), 
        .B(SB_1_sbox_input_mapping_1_n15), .Z(SB_1_sbox_mappedxD[8]) );
  XNOR2_X1 SB_1_sbox_input_mapping_1_U12 ( .A(KA_OUT1[10]), .B(
        SB_1_sbox_mappedxD[10]), .ZN(SB_1_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_1_sbox_input_mapping_1_U11 ( .A(SB_1_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[9]), .ZN(SB_1_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U10 ( .A(SB_1_sbox_input_mapping_1_n26), 
        .B(SB_1_sbox_input_mapping_1_n25), .Z(SB_1_sbox_mappedxD[15]) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U9 ( .A(SB_1_sbox_mappedxD[10]), .B(
        KA_OUT1[12]), .Z(SB_1_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U8 ( .A(SB_1_sbox_input_mapping_1_n23), 
        .B(SB_1_sbox_input_mapping_1_n22), .Z(SB_1_sbox_mappedxD[14]) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U7 ( .A(SB_1_sbox_mappedxD[10]), .B(
        KA_OUT1[9]), .Z(SB_1_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U6 ( .A(SB_1_sbox_input_mapping_1_n23), 
        .B(SB_1_sbox_input_mapping_1_n21), .Z(SB_1_sbox_mappedxD[13]) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U5 ( .A(SB_1_sbox_mappedxD[10]), .B(
        SB_1_sbox_input_mapping_1_n24), .Z(SB_1_sbox_mappedxD[12]) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U4 ( .A(SB_1_sbox_mappedxD[10]), .B(
        SB_1_sbox_input_mapping_1_n23), .Z(SB_1_sbox_mappedxD[9]) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U3 ( .A(KA_OUT1[15]), .B(KA_OUT1[14]), .Z(
        SB_1_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U2 ( .A(KA_OUT1[13]), .B(
        SB_1_sbox_input_mapping_1_n20), .Z(SB_1_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_1_sbox_input_mapping_1_U1 ( .A(KA_OUT1[13]), .B(KA_OUT1[14]), .Z(
        SB_1_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_1_sbox_square_scaler_gf24_1_U3 ( .A(SB_1_sbox_Y0xorY1xD[5]), .B(
        SB_1_sbox_Y0xorY1xD[3]), .Z(SB_1_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_1_sbox_square_scaler_gf24_1_U2 ( .A(SB_1_sbox_Y0xorY12xD[4]), .B(
        SB_1_sbox_Y0xorY1xD[4]), .Z(SB_1_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_1_sbox_square_scaler_gf24_1_U1 ( .A(SB_1_sbox_Y0xorY12xD[4]), .B(
        SB_1_sbox_Y0xorY1xD[3]), .Z(SB_1_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U17 ( .A(SB_1_sbox_InvUnmappedxD[11]), 
        .B(SB_1_sbox_output_mapping_1_n12), .Z(SB_1_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_1_sbox_output_mapping_1_U16 ( .A(SB_1_sbox_InvUnmappedxD[10]), 
        .B(SB_1_sbox_InvUnmappedxD[8]), .Z(SB_1_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U15 ( .A(SB_1_sbox_output_mapping_1_n14), 
        .B(SB_1_sbox_output_mapping_1_n13), .Z(SR_OUT1[74]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U14 ( .A(SB_1_sbox_InvUnmappedxD[14]), 
        .B(SB_1_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[77]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U13 ( .A(SB_1_sbox_InvUnmappedxD[15]), 
        .B(SB_1_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[78]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U12 ( .A(SB_1_sbox_InvUnmappedxD[13]), 
        .B(SB_1_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[79]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U11 ( .A(SB_1_sbox_InvUnmappedxD[14]), 
        .B(SB_1_sbox_InvUnmappedxD[12]), .Z(SB_1_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U10 ( .A(SB_1_sbox_InvUnmappedxD[9]), .B(
        SB_1_sbox_output_mapping_1_n10), .Z(SR_OUT1[72]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U9 ( .A(SB_1_sbox_InvUnmappedxD[13]), .B(
        SB_1_sbox_InvUnmappedxD[12]), .Z(SB_1_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U8 ( .A(SB_1_sbox_InvUnmappedxD[9]), .B(
        SB_1_sbox_output_mapping_1_n11), .Z(SR_OUT1[73]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U7 ( .A(SB_1_sbox_InvUnmappedxD[15]), .B(
        SB_1_sbox_InvUnmappedxD[13]), .Z(SB_1_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U6 ( .A(SB_1_sbox_InvUnmappedxD[11]), .B(
        SB_1_sbox_output_mapping_1_n18), .Z(SR_OUT1[76]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U5 ( .A(SB_1_sbox_InvUnmappedxD[15]), .B(
        SB_1_sbox_InvUnmappedxD[14]), .Z(SB_1_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U4 ( .A(SB_1_sbox_InvUnmappedxD[13]), .B(
        SB_1_sbox_output_mapping_1_n15), .Z(SB_1_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U3 ( .A(SB_1_sbox_InvUnmappedxD[12]), .B(
        SB_1_sbox_InvUnmappedxD[11]), .Z(SB_1_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U2 ( .A(SB_1_sbox_output_mapping_1_n17), 
        .B(SB_1_sbox_output_mapping_1_n16), .Z(SR_OUT1[75]) );
  XOR2_X1 SB_1_sbox_output_mapping_1_U1 ( .A(SB_1_sbox_InvUnmappedxD[14]), .B(
        SB_1_sbox_InvUnmappedxD[13]), .Z(SB_1_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U20 ( .A(SB_1_sbox_mappedxD[2]), .B(
        KA_OUT0[15]), .Z(SB_1_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U19 ( .A(KA_OUT0[11]), .B(KA_OUT0[9]), .Z(
        SB_1_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U18 ( .A(KA_OUT0[12]), .B(
        SB_1_sbox_input_mapping_0_n17), .Z(SB_1_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U17 ( .A(SB_1_sbox_input_mapping_0_n19), 
        .B(SB_1_sbox_input_mapping_0_n18), .Z(SB_1_sbox_mappedxD[3]) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U16 ( .A(SB_1_sbox_mappedxD[2]), .B(
        KA_OUT0[14]), .Z(SB_1_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U15 ( .A(KA_OUT0[10]), .B(KA_OUT0[9]), .Z(
        SB_1_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U14 ( .A(KA_OUT0[11]), .B(
        SB_1_sbox_input_mapping_0_n14), .Z(SB_1_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U13 ( .A(SB_1_sbox_input_mapping_0_n16), 
        .B(SB_1_sbox_input_mapping_0_n15), .Z(SB_1_sbox_mappedxD[0]) );
  XNOR2_X1 SB_1_sbox_input_mapping_0_U12 ( .A(KA_OUT0[10]), .B(
        SB_1_sbox_mappedxD[2]), .ZN(SB_1_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_1_sbox_input_mapping_0_U11 ( .A(SB_1_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[9]), .ZN(SB_1_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U10 ( .A(SB_1_sbox_input_mapping_0_n26), 
        .B(SB_1_sbox_input_mapping_0_n25), .Z(SB_1_sbox_mappedxD[7]) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U9 ( .A(SB_1_sbox_mappedxD[2]), .B(
        KA_OUT0[12]), .Z(SB_1_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U8 ( .A(SB_1_sbox_input_mapping_0_n23), 
        .B(SB_1_sbox_input_mapping_0_n22), .Z(SB_1_sbox_mappedxD[6]) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U7 ( .A(SB_1_sbox_mappedxD[2]), .B(
        KA_OUT0[9]), .Z(SB_1_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U6 ( .A(SB_1_sbox_input_mapping_0_n23), 
        .B(SB_1_sbox_input_mapping_0_n21), .Z(SB_1_sbox_mappedxD[5]) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U5 ( .A(SB_1_sbox_mappedxD[2]), .B(
        SB_1_sbox_input_mapping_0_n24), .Z(SB_1_sbox_mappedxD[4]) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U4 ( .A(SB_1_sbox_mappedxD[2]), .B(
        SB_1_sbox_input_mapping_0_n23), .Z(SB_1_sbox_mappedxD[1]) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U3 ( .A(KA_OUT0[15]), .B(KA_OUT0[14]), .Z(
        SB_1_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U2 ( .A(KA_OUT0[13]), .B(
        SB_1_sbox_input_mapping_0_n20), .Z(SB_1_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_1_sbox_input_mapping_0_U1 ( .A(KA_OUT0[13]), .B(KA_OUT0[14]), .Z(
        SB_1_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_1_sbox_square_scaler_gf24_0_U3 ( .A(SB_1_sbox_Y0xorY1xD[2]), .B(
        SB_1_sbox_Y0xorY1xD[0]), .Z(SB_1_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_1_sbox_square_scaler_gf24_0_U2 ( .A(SB_1_sbox_Y0xorY12xD[0]), .B(
        SB_1_sbox_Y0xorY1xD[1]), .Z(SB_1_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_1_sbox_square_scaler_gf24_0_U1 ( .A(SB_1_sbox_Y0xorY12xD[0]), .B(
        SB_1_sbox_Y0xorY1xD[0]), .Z(SB_1_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U17 ( .A(SB_1_sbox_InvUnmappedxD[3]), .B(
        SB_1_sbox_output_mapping_0_n12), .Z(SB_1_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U16 ( .A(SB_1_sbox_InvUnmappedxD[2]), .B(
        SB_1_sbox_InvUnmappedxD[0]), .Z(SB_1_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U15 ( .A(SB_1_sbox_output_mapping_0_n14), 
        .B(SB_1_sbox_output_mapping_0_n13), .Z(SR_OUT0[74]) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U14 ( .A(SB_1_sbox_InvUnmappedxD[5]), .B(
        SB_1_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[79]) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U13 ( .A(SB_1_sbox_InvUnmappedxD[6]), .B(
        SB_1_sbox_InvUnmappedxD[0]), .Z(SB_1_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U12 ( .A(SB_1_sbox_InvUnmappedxD[7]), .B(
        SB_1_sbox_InvUnmappedxD[3]), .Z(SB_1_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U11 ( .A(SB_1_sbox_InvUnmappedxD[7]), .B(
        SB_1_sbox_InvUnmappedxD[5]), .Z(SB_1_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U10 ( .A(SB_1_sbox_InvUnmappedxD[3]), .B(
        SB_1_sbox_output_mapping_0_n18), .Z(SR_OUT0[76]) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U9 ( .A(SB_1_sbox_InvUnmappedxD[6]), .B(
        SB_1_sbox_InvUnmappedxD[4]), .Z(SB_1_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U8 ( .A(SB_1_sbox_InvUnmappedxD[1]), .B(
        SB_1_sbox_output_mapping_0_n10), .Z(SB_1_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U7 ( .A(SB_1_sbox_InvUnmappedxD[5]), .B(
        SB_1_sbox_InvUnmappedxD[4]), .Z(SB_1_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U6 ( .A(SB_1_sbox_InvUnmappedxD[1]), .B(
        SB_1_sbox_output_mapping_0_n11), .Z(SB_1_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U5 ( .A(SB_1_sbox_InvUnmappedxD[7]), .B(
        SB_1_sbox_InvUnmappedxD[6]), .Z(SB_1_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U4 ( .A(SB_1_sbox_InvUnmappedxD[5]), .B(
        SB_1_sbox_output_mapping_0_n15), .Z(SB_1_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U3 ( .A(SB_1_sbox_InvUnmappedxD[4]), .B(
        SB_1_sbox_InvUnmappedxD[3]), .Z(SB_1_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U2 ( .A(SB_1_sbox_output_mapping_0_n17), 
        .B(SB_1_sbox_output_mapping_0_n16), .Z(SR_OUT0[75]) );
  XOR2_X1 SB_1_sbox_output_mapping_0_U1 ( .A(SB_1_sbox_InvUnmappedxD[6]), .B(
        SB_1_sbox_InvUnmappedxD[5]), .Z(SB_1_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U18 ( .A(SB_1_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[11]), .Z(SB_1_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U17 ( .A(SB_1_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[10]), .Z(SB_1_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U16 ( .A(SB_1_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[9]), .Z(SB_1_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U15 ( .A(SB_1_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[8]), .Z(SB_1_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U14 ( .A(SB_1_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[3]), .Z(SB_1_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U13 ( .A(SB_1_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[2]), .Z(SB_1_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U12 ( .A(SB_1_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[1]), .Z(SB_1_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U11 ( .A(SB_1_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_1_sbox_mul_y0y1_FFxDP[0]), .Z(SB_1_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_1_sbox_mul_y0y1_U10 ( .A(RAND[35]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_1_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_U9 ( .A(RAND[33]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_1_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_U8 ( .A(RAND[35]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_1_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_U7 ( .A(RAND[33]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_1_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_U6 ( .A(RAND[34]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_1_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_U5 ( .A(RAND[32]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_1_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_U4 ( .A(RAND[34]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_1_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_U3 ( .A(RAND[32]), .B(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_1_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_1_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_1_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_1_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_1_sbox_Y0xD[5]), .B(
        SB_1_sbox_Y0xD[4]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_1_sbox_Y1xD[5]), .B(
        SB_1_sbox_Y1xD[4]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_1_sbox_Y0xD[7]), .B(
        SB_1_sbox_Y0xD[6]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_1_sbox_Y1xD[7]), .B(
        SB_1_sbox_Y1xD[6]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_1_sbox_Y1xD[7]), .A2(
        SB_1_sbox_Y0xD[7]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_1_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_1_sbox_Y1xD[5]), .A2(
        SB_1_sbox_Y0xD[5]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_1_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_1_sbox_Y1xD[4]), .B(
        SB_1_sbox_Y1xD[6]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_1_sbox_Y0xD[4]), .B(
        SB_1_sbox_Y0xD[6]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_1_sbox_Y1xD[5]), .B(
        SB_1_sbox_Y1xD[7]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_1_sbox_Y1xD[6]), .A2(
        SB_1_sbox_Y0xD[6]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_1_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_1_sbox_Y1xD[4]), .A2(
        SB_1_sbox_Y0xD[4]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_1_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_1_sbox_Y0xD[5]), .B(
        SB_1_sbox_Y0xD[7]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_1_sbox_Y0xD[1]), .B(
        SB_1_sbox_Y0xD[0]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_1_sbox_Y1xD[5]), .B(
        SB_1_sbox_Y1xD[4]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_1_sbox_Y0xD[3]), .B(
        SB_1_sbox_Y0xD[2]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_1_sbox_Y1xD[7]), .B(
        SB_1_sbox_Y1xD[6]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_1_sbox_Y1xD[7]), .A2(
        SB_1_sbox_Y0xD[3]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_1_sbox_Y1xD[5]), .A2(
        SB_1_sbox_Y0xD[1]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_1_sbox_Y1xD[4]), .B(
        SB_1_sbox_Y1xD[6]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_1_sbox_Y0xD[0]), .B(
        SB_1_sbox_Y0xD[2]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_1_sbox_Y1xD[5]), .B(
        SB_1_sbox_Y1xD[7]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_1_sbox_Y1xD[6]), .A2(
        SB_1_sbox_Y0xD[2]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_1_sbox_Y1xD[4]), .A2(
        SB_1_sbox_Y0xD[0]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_1_sbox_Y0xD[1]), .B(
        SB_1_sbox_Y0xD[3]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_1_sbox_Y0xD[5]), .B(
        SB_1_sbox_Y0xD[4]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_1_sbox_Y1xD[1]), .B(
        SB_1_sbox_Y1xD[0]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_1_sbox_Y0xD[7]), .B(
        SB_1_sbox_Y0xD[6]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_1_sbox_Y1xD[3]), .B(
        SB_1_sbox_Y1xD[2]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_1_sbox_Y1xD[3]), .A2(
        SB_1_sbox_Y0xD[7]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_1_sbox_Y1xD[1]), .A2(
        SB_1_sbox_Y0xD[5]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_1_sbox_Y1xD[0]), .B(
        SB_1_sbox_Y1xD[2]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_1_sbox_Y0xD[4]), .B(
        SB_1_sbox_Y0xD[6]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_1_sbox_Y1xD[1]), .B(
        SB_1_sbox_Y1xD[3]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_1_sbox_Y1xD[2]), .A2(
        SB_1_sbox_Y0xD[6]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_1_sbox_Y1xD[0]), .A2(
        SB_1_sbox_Y0xD[4]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_1_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_1_sbox_Y0xD[5]), .B(
        SB_1_sbox_Y0xD[7]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_1_sbox_Y0xD[1]), .B(
        SB_1_sbox_Y0xD[0]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_1_sbox_Y1xD[1]), .B(
        SB_1_sbox_Y1xD[0]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_1_sbox_Y0xD[3]), .B(
        SB_1_sbox_Y0xD[2]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_1_sbox_Y1xD[3]), .B(
        SB_1_sbox_Y1xD[2]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_1_sbox_Y1xD[3]), .A2(
        SB_1_sbox_Y0xD[3]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_1_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_1_sbox_Y1xD[1]), .A2(
        SB_1_sbox_Y0xD[1]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_1_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_1_sbox_Y1xD[0]), .B(
        SB_1_sbox_Y1xD[2]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_1_sbox_Y0xD[0]), .B(
        SB_1_sbox_Y0xD[2]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_1_sbox_Y1xD[1]), .B(
        SB_1_sbox_Y1xD[3]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_1_sbox_Y1xD[2]), .A2(
        SB_1_sbox_Y0xD[2]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_1_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_1_sbox_Y1xD[0]), .A2(
        SB_1_sbox_Y0xD[0]), .ZN(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_1_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_1_sbox_Y0xD[1]), .B(
        SB_1_sbox_Y0xD[3]), .Z(SB_1_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_1_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_1_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_1_sbox_inverter_gf24_U12 ( .A(SB_1_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_1_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_1_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_U11 ( .A(SB_1_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_1_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_1_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_U10 ( .A(SB_1_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_1_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_1_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_U9 ( .A(SB_1_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_1_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_1_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_1_sbox_inverter_gf24_U8 ( .A(SB_1_sbox_InverterInxDP[6]), .B(
        SB_1_sbox_InverterInxDP[4]), .ZN(SB_1_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_1_sbox_inverter_gf24_U7 ( .A(SB_1_sbox_inverter_gf24_d_1__0_), 
        .B(SB_1_sbox_inverter_gf24_n4), .ZN(SB_1_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_1_sbox_inverter_gf24_U6 ( .A(SB_1_sbox_InverterInxDP[2]), .B(
        SB_1_sbox_InverterInxDP[0]), .ZN(SB_1_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_1_sbox_inverter_gf24_U5 ( .A(SB_1_sbox_inverter_gf24_d_0__0_), 
        .B(SB_1_sbox_inverter_gf24_n3), .ZN(SB_1_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_1_sbox_inverter_gf24_U4 ( .A(SB_1_sbox_InverterInxDP[7]), .B(
        SB_1_sbox_InverterInxDP[5]), .Z(SB_1_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_1_sbox_inverter_gf24_U3 ( .A(SB_1_sbox_InverterInxDP[3]), .B(
        SB_1_sbox_InverterInxDP[1]), .Z(SB_1_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_1_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_1_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_1_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_1_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_1_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_1_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_1_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_1_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_1_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_1_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_1_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_1_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_1_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_1_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_1_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_1_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_1_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_1_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_1_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_1_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_1_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_1_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_1_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_1_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_1_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_1_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_1_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_1_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[23]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[22]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[23]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[22]), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_1_sbox_InverterInxDP[7]), .A2(SB_1_sbox_InverterInxDP[5]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_1_sbox_InverterInxDP[6]), .A2(SB_1_sbox_InverterInxDP[4]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_1_sbox_InverterInxDP[5]), .B(SB_1_sbox_InverterInxDP[4]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_1_sbox_InverterInxDP[7]), .B(SB_1_sbox_InverterInxDP[6]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_1_sbox_InverterInxDP[7]), .A2(SB_1_sbox_InverterInxDP[1]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_1_sbox_InverterInxDP[6]), .A2(SB_1_sbox_InverterInxDP[0]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_1_sbox_InverterInxDP[1]), .B(SB_1_sbox_InverterInxDP[0]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_1_sbox_InverterInxDP[7]), .B(SB_1_sbox_InverterInxDP[6]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_1_sbox_InverterInxDP[3]), .A2(SB_1_sbox_InverterInxDP[5]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_1_sbox_InverterInxDP[2]), .A2(SB_1_sbox_InverterInxDP[4]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_1_sbox_InverterInxDP[5]), .B(SB_1_sbox_InverterInxDP[4]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_1_sbox_InverterInxDP[3]), .B(SB_1_sbox_InverterInxDP[2]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_1_sbox_InverterInxDP[2]), .A2(SB_1_sbox_InverterInxDP[0]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_1_sbox_InverterInxDP[3]), .A2(SB_1_sbox_InverterInxDP[1]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_1_sbox_InverterInxDP[1]), .B(SB_1_sbox_InverterInxDP[0]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_1_sbox_InverterInxDP[3]), .B(SB_1_sbox_InverterInxDP[2]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[21]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[20]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[21]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[20]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_1_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_1_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_1_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_1_sbox_InverterOutxD[5]) );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[3]), .B(SB_1_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[1]), .B(SB_1_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[3]), .B(SB_1_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[1]), .B(SB_1_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_1_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_1_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[19]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[18]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[19]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[18]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_1_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_1_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_1_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_1_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_1_sbox_InverterOutxD[7]) );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_1_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[3]), .B(SB_1_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[1]), .B(SB_1_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[3]), .B(SB_1_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_1_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_1_sbox_inverter_gf24_ExDP[1]), .B(SB_1_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_1_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_1_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_1_sbox_mult_msb_U18 ( .A(SB_1_sbox_mult_msb_FFxDP[12]), .B(
        SB_1_sbox_mult_msb_FFxDP[8]), .Z(SB_1_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_1_sbox_mult_msb_U17 ( .A(SB_1_sbox_mult_msb_FFxDP[4]), .B(
        SB_1_sbox_mult_msb_FFxDP[0]), .Z(SB_1_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_1_sbox_mult_msb_U16 ( .A(SB_1_sbox_mult_msb_FFxDP[7]), .B(
        SB_1_sbox_mult_msb_FFxDP[3]), .Z(SB_1_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_1_sbox_mult_msb_U15 ( .A(SB_1_sbox_mult_msb_FFxDP[15]), .B(
        SB_1_sbox_mult_msb_FFxDP[11]), .Z(SB_1_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_1_sbox_mult_msb_U14 ( .A(SB_1_sbox_mult_msb_FFxDP[6]), .B(
        SB_1_sbox_mult_msb_FFxDP[2]), .Z(SB_1_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_1_sbox_mult_msb_U13 ( .A(SB_1_sbox_mult_msb_FFxDP[14]), .B(
        SB_1_sbox_mult_msb_FFxDP[10]), .Z(SB_1_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_1_sbox_mult_msb_U12 ( .A(RAND[31]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_1_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U11 ( .A(RAND[29]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_1_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U10 ( .A(RAND[31]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_1_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U9 ( .A(RAND[29]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_1_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U8 ( .A(RAND[30]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_1_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U7 ( .A(RAND[28]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_1_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U6 ( .A(RAND[30]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_1_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U5 ( .A(RAND[28]), .B(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_1_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_1_sbox_mult_msb_U4 ( .A(SB_1_sbox_mult_msb_FFxDP[5]), .B(
        SB_1_sbox_mult_msb_FFxDP[1]), .Z(SB_1_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_1_sbox_mult_msb_U3 ( .A(SB_1_sbox_mult_msb_FFxDP[13]), .B(
        SB_1_sbox_mult_msb_FFxDP[9]), .Z(SB_1_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_1_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_1_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_1_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_1_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_1_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_1_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_1_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_1_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_1_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_1_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_1_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_1_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_1_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_1_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_1_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_1_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_1_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_1_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[4]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_1_sbox_Y0_4xDP[5]), .B(
        SB_1_sbox_Y0_4xDP[4]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_1_sbox_InverterOutxD[7]), 
        .B(SB_1_sbox_InverterOutxD[6]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_1_sbox_Y0_4xDP[7]), .B(
        SB_1_sbox_Y0_4xDP[6]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_1_sbox_Y0_4xDP[4]), .B(
        SB_1_sbox_Y0_4xDP[6]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_1_sbox_Y0_4xDP[5]), .B(
        SB_1_sbox_Y0_4xDP[7]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_1_sbox_InverterOutxD[7]), .A2(SB_1_sbox_Y0_4xDP[7]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_1_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_1_sbox_InverterOutxD[5]), .A2(SB_1_sbox_Y0_4xDP[5]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_1_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_1_sbox_InverterOutxD[6]), .A2(SB_1_sbox_Y0_4xDP[6]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_1_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_1_sbox_InverterOutxD[4]), .A2(SB_1_sbox_Y0_4xDP[4]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_1_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_1_sbox_InverterOutxD[4]), 
        .B(SB_1_sbox_InverterOutxD[6]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[7]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[4]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_1_sbox_Y0_4xDP[1]), .B(
        SB_1_sbox_Y0_4xDP[0]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_1_sbox_InverterOutxD[7]), 
        .B(SB_1_sbox_InverterOutxD[6]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_1_sbox_Y0_4xDP[3]), .B(
        SB_1_sbox_Y0_4xDP[2]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_1_sbox_Y0_4xDP[0]), .B(
        SB_1_sbox_Y0_4xDP[2]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_1_sbox_Y0_4xDP[1]), .B(
        SB_1_sbox_Y0_4xDP[3]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_1_sbox_InverterOutxD[7]), .A2(SB_1_sbox_Y0_4xDP[3]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_1_sbox_InverterOutxD[5]), .A2(SB_1_sbox_Y0_4xDP[1]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_1_sbox_InverterOutxD[6]), .A2(SB_1_sbox_Y0_4xDP[2]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_1_sbox_InverterOutxD[4]), .A2(SB_1_sbox_Y0_4xDP[0]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_1_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_1_sbox_InverterOutxD[4]), 
        .B(SB_1_sbox_InverterOutxD[6]), .ZN(SB_1_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[7]), .Z(SB_1_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_1_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[0]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_1_sbox_Y0_4xDP[5]), .B(
        SB_1_sbox_Y0_4xDP[4]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_1_sbox_InverterOutxD[3]), 
        .B(SB_1_sbox_InverterOutxD[2]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_1_sbox_Y0_4xDP[7]), .B(
        SB_1_sbox_Y0_4xDP[6]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_1_sbox_Y0_4xDP[4]), .B(
        SB_1_sbox_Y0_4xDP[6]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_1_sbox_Y0_4xDP[5]), .B(
        SB_1_sbox_Y0_4xDP[7]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_1_sbox_InverterOutxD[3]), .A2(SB_1_sbox_Y0_4xDP[7]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_1_sbox_InverterOutxD[1]), .A2(SB_1_sbox_Y0_4xDP[5]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_1_sbox_InverterOutxD[2]), .A2(SB_1_sbox_Y0_4xDP[6]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_1_sbox_InverterOutxD[0]), .A2(SB_1_sbox_Y0_4xDP[4]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_1_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_1_sbox_InverterOutxD[0]), 
        .B(SB_1_sbox_InverterOutxD[2]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[3]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[0]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_1_sbox_Y0_4xDP[1]), .B(
        SB_1_sbox_Y0_4xDP[0]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_1_sbox_InverterOutxD[3]), 
        .B(SB_1_sbox_InverterOutxD[2]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_1_sbox_Y0_4xDP[3]), .B(
        SB_1_sbox_Y0_4xDP[2]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_1_sbox_Y0_4xDP[0]), .B(
        SB_1_sbox_Y0_4xDP[2]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_1_sbox_Y0_4xDP[1]), .B(
        SB_1_sbox_Y0_4xDP[3]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_1_sbox_InverterOutxD[3]), .A2(SB_1_sbox_Y0_4xDP[3]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_1_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_1_sbox_InverterOutxD[1]), .A2(SB_1_sbox_Y0_4xDP[1]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_1_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_1_sbox_InverterOutxD[2]), .A2(SB_1_sbox_Y0_4xDP[2]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_1_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_1_sbox_InverterOutxD[0]), .A2(SB_1_sbox_Y0_4xDP[0]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_1_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_1_sbox_InverterOutxD[0]), 
        .B(SB_1_sbox_InverterOutxD[2]), .ZN(SB_1_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[3]), .Z(SB_1_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_1_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_1_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_1_sbox_mult_lsb_U18 ( .A(SB_1_sbox_mult_lsb_FFxDP[13]), .B(
        SB_1_sbox_mult_lsb_FFxDP[9]), .Z(SB_1_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_1_sbox_mult_lsb_U17 ( .A(SB_1_sbox_mult_lsb_FFxDP[5]), .B(
        SB_1_sbox_mult_lsb_FFxDP[1]), .Z(SB_1_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_1_sbox_mult_lsb_U16 ( .A(SB_1_sbox_mult_lsb_FFxDP[4]), .B(
        SB_1_sbox_mult_lsb_FFxDP[0]), .Z(SB_1_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_1_sbox_mult_lsb_U15 ( .A(SB_1_sbox_mult_lsb_FFxDP[12]), .B(
        SB_1_sbox_mult_lsb_FFxDP[8]), .Z(SB_1_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_1_sbox_mult_lsb_U14 ( .A(SB_1_sbox_mult_lsb_FFxDP[6]), .B(
        SB_1_sbox_mult_lsb_FFxDP[2]), .Z(SB_1_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_1_sbox_mult_lsb_U13 ( .A(SB_1_sbox_mult_lsb_FFxDP[14]), .B(
        SB_1_sbox_mult_lsb_FFxDP[10]), .Z(SB_1_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_1_sbox_mult_lsb_U12 ( .A(RAND[27]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_1_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U11 ( .A(RAND[25]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_1_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U10 ( .A(RAND[27]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_1_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U9 ( .A(RAND[25]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_1_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U8 ( .A(RAND[26]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_1_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U7 ( .A(RAND[24]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_1_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U6 ( .A(RAND[26]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_1_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U5 ( .A(RAND[24]), .B(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_1_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_1_sbox_mult_lsb_U4 ( .A(SB_1_sbox_mult_lsb_FFxDP[7]), .B(
        SB_1_sbox_mult_lsb_FFxDP[3]), .Z(SB_1_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_1_sbox_mult_lsb_U3 ( .A(SB_1_sbox_mult_lsb_FFxDP[15]), .B(
        SB_1_sbox_mult_lsb_FFxDP[11]), .Z(SB_1_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_1_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_1_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_1_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_1_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_1_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_1_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_1_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_1_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_1_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_1_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_1_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_1_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_1_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_1_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_1_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_1_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_1_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_1_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[4]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_1_sbox_Y1_4xDP[5]), .B(
        SB_1_sbox_Y1_4xDP[4]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_1_sbox_InverterOutxD[7]), 
        .B(SB_1_sbox_InverterOutxD[6]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_1_sbox_Y1_4xDP[7]), .B(
        SB_1_sbox_Y1_4xDP[6]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_1_sbox_Y1_4xDP[4]), .B(
        SB_1_sbox_Y1_4xDP[6]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_1_sbox_Y1_4xDP[5]), .B(
        SB_1_sbox_Y1_4xDP[7]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_1_sbox_InverterOutxD[7]), .A2(SB_1_sbox_Y1_4xDP[7]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_1_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_1_sbox_InverterOutxD[5]), .A2(SB_1_sbox_Y1_4xDP[5]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_1_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_1_sbox_InverterOutxD[6]), .A2(SB_1_sbox_Y1_4xDP[6]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_1_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_1_sbox_InverterOutxD[4]), .A2(SB_1_sbox_Y1_4xDP[4]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_1_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_1_sbox_InverterOutxD[4]), 
        .B(SB_1_sbox_InverterOutxD[6]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[7]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[4]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_1_sbox_Y1_4xDP[1]), .B(
        SB_1_sbox_Y1_4xDP[0]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_1_sbox_InverterOutxD[7]), 
        .B(SB_1_sbox_InverterOutxD[6]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_1_sbox_Y1_4xDP[3]), .B(
        SB_1_sbox_Y1_4xDP[2]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_1_sbox_Y1_4xDP[0]), .B(
        SB_1_sbox_Y1_4xDP[2]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_1_sbox_Y1_4xDP[1]), .B(
        SB_1_sbox_Y1_4xDP[3]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_1_sbox_InverterOutxD[7]), .A2(SB_1_sbox_Y1_4xDP[3]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_1_sbox_InverterOutxD[5]), .A2(SB_1_sbox_Y1_4xDP[1]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_1_sbox_InverterOutxD[6]), .A2(SB_1_sbox_Y1_4xDP[2]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_1_sbox_InverterOutxD[4]), .A2(SB_1_sbox_Y1_4xDP[0]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_1_sbox_InverterOutxD[4]), 
        .B(SB_1_sbox_InverterOutxD[6]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_1_sbox_InverterOutxD[5]), 
        .B(SB_1_sbox_InverterOutxD[7]), .Z(SB_1_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[0]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_1_sbox_Y1_4xDP[5]), .B(
        SB_1_sbox_Y1_4xDP[4]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_1_sbox_InverterOutxD[3]), 
        .B(SB_1_sbox_InverterOutxD[2]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_1_sbox_Y1_4xDP[7]), .B(
        SB_1_sbox_Y1_4xDP[6]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_1_sbox_Y1_4xDP[4]), .B(
        SB_1_sbox_Y1_4xDP[6]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_1_sbox_Y1_4xDP[5]), .B(
        SB_1_sbox_Y1_4xDP[7]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_1_sbox_InverterOutxD[3]), .A2(SB_1_sbox_Y1_4xDP[7]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_1_sbox_InverterOutxD[1]), .A2(SB_1_sbox_Y1_4xDP[5]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_1_sbox_InverterOutxD[2]), .A2(SB_1_sbox_Y1_4xDP[6]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_1_sbox_InverterOutxD[0]), .A2(SB_1_sbox_Y1_4xDP[4]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_1_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_1_sbox_InverterOutxD[0]), 
        .B(SB_1_sbox_InverterOutxD[2]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[3]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[0]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_1_sbox_Y1_4xDP[1]), .B(
        SB_1_sbox_Y1_4xDP[0]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_1_sbox_InverterOutxD[3]), 
        .B(SB_1_sbox_InverterOutxD[2]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_1_sbox_Y1_4xDP[3]), .B(
        SB_1_sbox_Y1_4xDP[2]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_1_sbox_Y1_4xDP[0]), .B(
        SB_1_sbox_Y1_4xDP[2]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_1_sbox_Y1_4xDP[1]), .B(
        SB_1_sbox_Y1_4xDP[3]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_1_sbox_InverterOutxD[3]), .A2(SB_1_sbox_Y1_4xDP[3]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_1_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_1_sbox_InverterOutxD[1]), .A2(SB_1_sbox_Y1_4xDP[1]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_1_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_1_sbox_InverterOutxD[2]), .A2(SB_1_sbox_Y1_4xDP[2]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_1_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_1_sbox_InverterOutxD[0]), .A2(SB_1_sbox_Y1_4xDP[0]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_1_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_1_sbox_InverterOutxD[0]), 
        .B(SB_1_sbox_InverterOutxD[2]), .ZN(SB_1_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_1_sbox_InverterOutxD[1]), 
        .B(SB_1_sbox_InverterOutxD[3]), .Z(SB_1_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_1_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_1_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_2_sbox_U22 ( .A(SB_2_sbox_Y0xorY12xDP[7]), .B(
        SB_2_sbox_Y0mulY1xD[7]), .Z(SB_2_sbox_InverterInxD[7]) );
  XOR2_X1 SB_2_sbox_U21 ( .A(SB_2_sbox_Y0xorY12xDP[6]), .B(
        SB_2_sbox_Y0mulY1xD[6]), .Z(SB_2_sbox_InverterInxD[6]) );
  XOR2_X1 SB_2_sbox_U20 ( .A(SB_2_sbox_Y0xorY12xDP[5]), .B(
        SB_2_sbox_Y0mulY1xD[5]), .Z(SB_2_sbox_InverterInxD[5]) );
  XOR2_X1 SB_2_sbox_U19 ( .A(SB_2_sbox_Y0xorY12xDP[4]), .B(
        SB_2_sbox_Y0mulY1xD[4]), .Z(SB_2_sbox_InverterInxD[4]) );
  XOR2_X1 SB_2_sbox_U18 ( .A(SB_2_sbox_Y0xorY12xDP[3]), .B(
        SB_2_sbox_Y0mulY1xD[3]), .Z(SB_2_sbox_InverterInxD[3]) );
  XOR2_X1 SB_2_sbox_U17 ( .A(SB_2_sbox_Y0xorY12xDP[2]), .B(
        SB_2_sbox_Y0mulY1xD[2]), .Z(SB_2_sbox_InverterInxD[2]) );
  XOR2_X1 SB_2_sbox_U16 ( .A(SB_2_sbox_Y0xorY12xDP[1]), .B(
        SB_2_sbox_Y0mulY1xD[1]), .Z(SB_2_sbox_InverterInxD[1]) );
  XOR2_X1 SB_2_sbox_U15 ( .A(SB_2_sbox_Y0xorY12xDP[0]), .B(
        SB_2_sbox_Y0mulY1xD[0]), .Z(SB_2_sbox_InverterInxD[0]) );
  XOR2_X1 SB_2_sbox_U14 ( .A(SB_2_sbox_Y1xD[7]), .B(SB_2_sbox_Y0xD[7]), .Z(
        SB_2_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_2_sbox_U13 ( .A(SB_2_sbox_Y1xD[3]), .B(SB_2_sbox_Y0xD[3]), .Z(
        SB_2_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_2_sbox_U12 ( .A(SB_2_sbox_Y1xD[5]), .B(SB_2_sbox_Y0xD[5]), .Z(
        SB_2_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_2_sbox_U11 ( .A(SB_2_sbox_Y1xD[1]), .B(SB_2_sbox_Y0xD[1]), .Z(
        SB_2_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_2_sbox_U10 ( .A(SB_2_sbox_Y1xD[6]), .B(SB_2_sbox_Y0xD[6]), .Z(
        SB_2_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_2_sbox_U9 ( .A(SB_2_sbox_Y1xD[2]), .B(SB_2_sbox_Y0xD[2]), .Z(
        SB_2_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_2_sbox_U8 ( .A(SB_2_sbox_Y1xD[4]), .B(SB_2_sbox_Y0xD[4]), .Z(
        SB_2_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_2_sbox_U7 ( .A(SB_2_sbox_Y1xD[0]), .B(SB_2_sbox_Y0xD[0]), .Z(
        SB_2_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_2_sbox_U6 ( .A(SB_2_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[53]) );
  INV_X1 SB_2_sbox_U5 ( .A(SB_2_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[54]) );
  INV_X1 SB_2_sbox_U4 ( .A(SB_2_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[48]) );
  INV_X1 SB_2_sbox_U3 ( .A(SB_2_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[49]) );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_2_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_2_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_2_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_2_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_2_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_2_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_2_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_2_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_2_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_2_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_2_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_2_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_2_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_2_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_2_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_2_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_2_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_2_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_2_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_2_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_2_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_2_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_2_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_2_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_2_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_2_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_2_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_2_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_2_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_2_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_2_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_2_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_2_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_2_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_2_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_2_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_2_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_2_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_2_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_2_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_2_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_2_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_2_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_2_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_2_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_2_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_2_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_2_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_2_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_2_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_2_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_2_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_2_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_2_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_2_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_2_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_2_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_2_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_2_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_2_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_2_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_2_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_2_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_2_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_2_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_2_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_2_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_2_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_2_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_2_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_2_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_2_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_2_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_2_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_2_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_2_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_2_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_2_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_2_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_2_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_2_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_2_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_2_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_0__0_ ( .D(SB_2_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_2_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_0__1_ ( .D(SB_2_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_2_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_0__2_ ( .D(SB_2_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_2_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_0__3_ ( .D(SB_2_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_2_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_1__0_ ( .D(SB_2_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_2_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_1__1_ ( .D(SB_2_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_2_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_1__2_ ( .D(SB_2_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_2_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_2_sbox_InverterInxDP_reg_1__3_ ( .D(SB_2_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_2_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_2_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_2_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_2_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__0_ ( .D(SB_2_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__1_ ( .D(SB_2_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__2_ ( .D(SB_2_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__3_ ( .D(SB_2_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__4_ ( .D(SB_2_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__5_ ( .D(SB_2_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__6_ ( .D(SB_2_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_0__7_ ( .D(SB_2_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__0_ ( .D(SB_2_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__1_ ( .D(SB_2_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__2_ ( .D(SB_2_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__3_ ( .D(SB_2_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_2_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__4_ ( .D(SB_2_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__5_ ( .D(SB_2_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__6_ ( .D(SB_2_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_2_sbox_mappedxDP_reg_1__7_ ( .D(SB_2_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_2_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_2_sbox_input_mapping_1_U20 ( .A(SB_2_sbox_mappedxD[10]), .B(
        KA_OUT1[23]), .Z(SB_2_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U19 ( .A(KA_OUT1[19]), .B(KA_OUT1[17]), 
        .Z(SB_2_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U18 ( .A(KA_OUT1[20]), .B(
        SB_2_sbox_input_mapping_1_n17), .Z(SB_2_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U17 ( .A(SB_2_sbox_input_mapping_1_n19), 
        .B(SB_2_sbox_input_mapping_1_n18), .Z(SB_2_sbox_mappedxD[11]) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U16 ( .A(SB_2_sbox_mappedxD[10]), .B(
        KA_OUT1[22]), .Z(SB_2_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U15 ( .A(KA_OUT1[18]), .B(KA_OUT1[17]), 
        .Z(SB_2_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U14 ( .A(KA_OUT1[19]), .B(
        SB_2_sbox_input_mapping_1_n14), .Z(SB_2_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U13 ( .A(SB_2_sbox_input_mapping_1_n16), 
        .B(SB_2_sbox_input_mapping_1_n15), .Z(SB_2_sbox_mappedxD[8]) );
  XNOR2_X1 SB_2_sbox_input_mapping_1_U12 ( .A(KA_OUT1[18]), .B(
        SB_2_sbox_mappedxD[10]), .ZN(SB_2_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_2_sbox_input_mapping_1_U11 ( .A(SB_2_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[17]), .ZN(SB_2_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U10 ( .A(SB_2_sbox_input_mapping_1_n26), 
        .B(SB_2_sbox_input_mapping_1_n25), .Z(SB_2_sbox_mappedxD[15]) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U9 ( .A(SB_2_sbox_mappedxD[10]), .B(
        KA_OUT1[20]), .Z(SB_2_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U8 ( .A(SB_2_sbox_input_mapping_1_n23), 
        .B(SB_2_sbox_input_mapping_1_n22), .Z(SB_2_sbox_mappedxD[14]) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U7 ( .A(SB_2_sbox_mappedxD[10]), .B(
        KA_OUT1[17]), .Z(SB_2_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U6 ( .A(SB_2_sbox_input_mapping_1_n23), 
        .B(SB_2_sbox_input_mapping_1_n21), .Z(SB_2_sbox_mappedxD[13]) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U5 ( .A(SB_2_sbox_mappedxD[10]), .B(
        SB_2_sbox_input_mapping_1_n24), .Z(SB_2_sbox_mappedxD[12]) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U4 ( .A(SB_2_sbox_mappedxD[10]), .B(
        SB_2_sbox_input_mapping_1_n23), .Z(SB_2_sbox_mappedxD[9]) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U3 ( .A(KA_OUT1[23]), .B(KA_OUT1[22]), .Z(
        SB_2_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U2 ( .A(KA_OUT1[21]), .B(
        SB_2_sbox_input_mapping_1_n20), .Z(SB_2_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_2_sbox_input_mapping_1_U1 ( .A(KA_OUT1[21]), .B(KA_OUT1[22]), .Z(
        SB_2_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_2_sbox_square_scaler_gf24_1_U3 ( .A(SB_2_sbox_Y0xorY1xD[5]), .B(
        SB_2_sbox_Y0xorY1xD[3]), .Z(SB_2_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_2_sbox_square_scaler_gf24_1_U2 ( .A(SB_2_sbox_Y0xorY12xD[4]), .B(
        SB_2_sbox_Y0xorY1xD[4]), .Z(SB_2_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_2_sbox_square_scaler_gf24_1_U1 ( .A(SB_2_sbox_Y0xorY12xD[4]), .B(
        SB_2_sbox_Y0xorY1xD[3]), .Z(SB_2_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U17 ( .A(SB_2_sbox_InvUnmappedxD[11]), 
        .B(SB_2_sbox_output_mapping_1_n12), .Z(SB_2_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_2_sbox_output_mapping_1_U16 ( .A(SB_2_sbox_InvUnmappedxD[10]), 
        .B(SB_2_sbox_InvUnmappedxD[8]), .Z(SB_2_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U15 ( .A(SB_2_sbox_output_mapping_1_n14), 
        .B(SB_2_sbox_output_mapping_1_n13), .Z(SR_OUT1[50]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U14 ( .A(SB_2_sbox_InvUnmappedxD[14]), 
        .B(SB_2_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[53]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U13 ( .A(SB_2_sbox_InvUnmappedxD[15]), 
        .B(SB_2_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[54]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U12 ( .A(SB_2_sbox_InvUnmappedxD[13]), 
        .B(SB_2_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[55]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U11 ( .A(SB_2_sbox_InvUnmappedxD[14]), 
        .B(SB_2_sbox_InvUnmappedxD[12]), .Z(SB_2_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U10 ( .A(SB_2_sbox_InvUnmappedxD[9]), .B(
        SB_2_sbox_output_mapping_1_n10), .Z(SR_OUT1[48]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U9 ( .A(SB_2_sbox_InvUnmappedxD[13]), .B(
        SB_2_sbox_InvUnmappedxD[12]), .Z(SB_2_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U8 ( .A(SB_2_sbox_InvUnmappedxD[9]), .B(
        SB_2_sbox_output_mapping_1_n11), .Z(SR_OUT1[49]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U7 ( .A(SB_2_sbox_InvUnmappedxD[15]), .B(
        SB_2_sbox_InvUnmappedxD[13]), .Z(SB_2_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U6 ( .A(SB_2_sbox_InvUnmappedxD[11]), .B(
        SB_2_sbox_output_mapping_1_n18), .Z(SR_OUT1[52]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U5 ( .A(SB_2_sbox_InvUnmappedxD[15]), .B(
        SB_2_sbox_InvUnmappedxD[14]), .Z(SB_2_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U4 ( .A(SB_2_sbox_InvUnmappedxD[13]), .B(
        SB_2_sbox_output_mapping_1_n15), .Z(SB_2_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U3 ( .A(SB_2_sbox_InvUnmappedxD[12]), .B(
        SB_2_sbox_InvUnmappedxD[11]), .Z(SB_2_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U2 ( .A(SB_2_sbox_output_mapping_1_n17), 
        .B(SB_2_sbox_output_mapping_1_n16), .Z(SR_OUT1[51]) );
  XOR2_X1 SB_2_sbox_output_mapping_1_U1 ( .A(SB_2_sbox_InvUnmappedxD[14]), .B(
        SB_2_sbox_InvUnmappedxD[13]), .Z(SB_2_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U20 ( .A(SB_2_sbox_mappedxD[2]), .B(
        KA_OUT0[23]), .Z(SB_2_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U19 ( .A(KA_OUT0[19]), .B(KA_OUT0[17]), 
        .Z(SB_2_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U18 ( .A(KA_OUT0[20]), .B(
        SB_2_sbox_input_mapping_0_n17), .Z(SB_2_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U17 ( .A(SB_2_sbox_input_mapping_0_n19), 
        .B(SB_2_sbox_input_mapping_0_n18), .Z(SB_2_sbox_mappedxD[3]) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U16 ( .A(SB_2_sbox_mappedxD[2]), .B(
        KA_OUT0[22]), .Z(SB_2_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U15 ( .A(KA_OUT0[18]), .B(KA_OUT0[17]), 
        .Z(SB_2_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U14 ( .A(KA_OUT0[19]), .B(
        SB_2_sbox_input_mapping_0_n14), .Z(SB_2_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U13 ( .A(SB_2_sbox_input_mapping_0_n16), 
        .B(SB_2_sbox_input_mapping_0_n15), .Z(SB_2_sbox_mappedxD[0]) );
  XNOR2_X1 SB_2_sbox_input_mapping_0_U12 ( .A(KA_OUT0[18]), .B(
        SB_2_sbox_mappedxD[2]), .ZN(SB_2_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_2_sbox_input_mapping_0_U11 ( .A(SB_2_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[17]), .ZN(SB_2_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U10 ( .A(SB_2_sbox_input_mapping_0_n26), 
        .B(SB_2_sbox_input_mapping_0_n25), .Z(SB_2_sbox_mappedxD[7]) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U9 ( .A(SB_2_sbox_mappedxD[2]), .B(
        KA_OUT0[20]), .Z(SB_2_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U8 ( .A(SB_2_sbox_input_mapping_0_n23), 
        .B(SB_2_sbox_input_mapping_0_n22), .Z(SB_2_sbox_mappedxD[6]) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U7 ( .A(SB_2_sbox_mappedxD[2]), .B(
        KA_OUT0[17]), .Z(SB_2_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U6 ( .A(SB_2_sbox_input_mapping_0_n23), 
        .B(SB_2_sbox_input_mapping_0_n21), .Z(SB_2_sbox_mappedxD[5]) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U5 ( .A(SB_2_sbox_mappedxD[2]), .B(
        SB_2_sbox_input_mapping_0_n24), .Z(SB_2_sbox_mappedxD[4]) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U4 ( .A(SB_2_sbox_mappedxD[2]), .B(
        SB_2_sbox_input_mapping_0_n23), .Z(SB_2_sbox_mappedxD[1]) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U3 ( .A(KA_OUT0[23]), .B(KA_OUT0[22]), .Z(
        SB_2_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U2 ( .A(KA_OUT0[21]), .B(
        SB_2_sbox_input_mapping_0_n20), .Z(SB_2_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_2_sbox_input_mapping_0_U1 ( .A(KA_OUT0[21]), .B(KA_OUT0[22]), .Z(
        SB_2_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_2_sbox_square_scaler_gf24_0_U3 ( .A(SB_2_sbox_Y0xorY1xD[2]), .B(
        SB_2_sbox_Y0xorY1xD[0]), .Z(SB_2_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_2_sbox_square_scaler_gf24_0_U2 ( .A(SB_2_sbox_Y0xorY12xD[0]), .B(
        SB_2_sbox_Y0xorY1xD[1]), .Z(SB_2_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_2_sbox_square_scaler_gf24_0_U1 ( .A(SB_2_sbox_Y0xorY12xD[0]), .B(
        SB_2_sbox_Y0xorY1xD[0]), .Z(SB_2_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U17 ( .A(SB_2_sbox_InvUnmappedxD[3]), .B(
        SB_2_sbox_output_mapping_0_n12), .Z(SB_2_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U16 ( .A(SB_2_sbox_InvUnmappedxD[2]), .B(
        SB_2_sbox_InvUnmappedxD[0]), .Z(SB_2_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U15 ( .A(SB_2_sbox_output_mapping_0_n14), 
        .B(SB_2_sbox_output_mapping_0_n13), .Z(SR_OUT0[50]) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U14 ( .A(SB_2_sbox_InvUnmappedxD[5]), .B(
        SB_2_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[55]) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U13 ( .A(SB_2_sbox_InvUnmappedxD[6]), .B(
        SB_2_sbox_InvUnmappedxD[0]), .Z(SB_2_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U12 ( .A(SB_2_sbox_InvUnmappedxD[7]), .B(
        SB_2_sbox_InvUnmappedxD[3]), .Z(SB_2_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U11 ( .A(SB_2_sbox_InvUnmappedxD[7]), .B(
        SB_2_sbox_InvUnmappedxD[5]), .Z(SB_2_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U10 ( .A(SB_2_sbox_InvUnmappedxD[3]), .B(
        SB_2_sbox_output_mapping_0_n18), .Z(SR_OUT0[52]) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U9 ( .A(SB_2_sbox_InvUnmappedxD[6]), .B(
        SB_2_sbox_InvUnmappedxD[4]), .Z(SB_2_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U8 ( .A(SB_2_sbox_InvUnmappedxD[1]), .B(
        SB_2_sbox_output_mapping_0_n10), .Z(SB_2_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U7 ( .A(SB_2_sbox_InvUnmappedxD[5]), .B(
        SB_2_sbox_InvUnmappedxD[4]), .Z(SB_2_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U6 ( .A(SB_2_sbox_InvUnmappedxD[1]), .B(
        SB_2_sbox_output_mapping_0_n11), .Z(SB_2_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U5 ( .A(SB_2_sbox_InvUnmappedxD[7]), .B(
        SB_2_sbox_InvUnmappedxD[6]), .Z(SB_2_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U4 ( .A(SB_2_sbox_InvUnmappedxD[5]), .B(
        SB_2_sbox_output_mapping_0_n15), .Z(SB_2_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U3 ( .A(SB_2_sbox_InvUnmappedxD[4]), .B(
        SB_2_sbox_InvUnmappedxD[3]), .Z(SB_2_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U2 ( .A(SB_2_sbox_output_mapping_0_n17), 
        .B(SB_2_sbox_output_mapping_0_n16), .Z(SR_OUT0[51]) );
  XOR2_X1 SB_2_sbox_output_mapping_0_U1 ( .A(SB_2_sbox_InvUnmappedxD[6]), .B(
        SB_2_sbox_InvUnmappedxD[5]), .Z(SB_2_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U18 ( .A(SB_2_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[11]), .Z(SB_2_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U17 ( .A(SB_2_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[10]), .Z(SB_2_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U16 ( .A(SB_2_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[9]), .Z(SB_2_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U15 ( .A(SB_2_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[8]), .Z(SB_2_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U14 ( .A(SB_2_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[3]), .Z(SB_2_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U13 ( .A(SB_2_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[2]), .Z(SB_2_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U12 ( .A(SB_2_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[1]), .Z(SB_2_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U11 ( .A(SB_2_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_2_sbox_mul_y0y1_FFxDP[0]), .Z(SB_2_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_2_sbox_mul_y0y1_U10 ( .A(RAND[53]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_2_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_U9 ( .A(RAND[51]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_2_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_U8 ( .A(RAND[53]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_2_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_U7 ( .A(RAND[51]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_2_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_U6 ( .A(RAND[52]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_2_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_U5 ( .A(RAND[50]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_2_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_U4 ( .A(RAND[52]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_2_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_U3 ( .A(RAND[50]), .B(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_2_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_2_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_2_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_2_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_2_sbox_Y0xD[5]), .B(
        SB_2_sbox_Y0xD[4]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_2_sbox_Y1xD[5]), .B(
        SB_2_sbox_Y1xD[4]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_2_sbox_Y0xD[7]), .B(
        SB_2_sbox_Y0xD[6]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_2_sbox_Y1xD[7]), .B(
        SB_2_sbox_Y1xD[6]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_2_sbox_Y1xD[7]), .A2(
        SB_2_sbox_Y0xD[7]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_2_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_2_sbox_Y1xD[5]), .A2(
        SB_2_sbox_Y0xD[5]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_2_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_2_sbox_Y1xD[4]), .B(
        SB_2_sbox_Y1xD[6]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_2_sbox_Y0xD[4]), .B(
        SB_2_sbox_Y0xD[6]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_2_sbox_Y1xD[5]), .B(
        SB_2_sbox_Y1xD[7]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_2_sbox_Y1xD[6]), .A2(
        SB_2_sbox_Y0xD[6]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_2_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_2_sbox_Y1xD[4]), .A2(
        SB_2_sbox_Y0xD[4]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_2_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_2_sbox_Y0xD[5]), .B(
        SB_2_sbox_Y0xD[7]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_2_sbox_Y0xD[1]), .B(
        SB_2_sbox_Y0xD[0]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_2_sbox_Y1xD[5]), .B(
        SB_2_sbox_Y1xD[4]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_2_sbox_Y0xD[3]), .B(
        SB_2_sbox_Y0xD[2]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_2_sbox_Y1xD[7]), .B(
        SB_2_sbox_Y1xD[6]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_2_sbox_Y1xD[7]), .A2(
        SB_2_sbox_Y0xD[3]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_2_sbox_Y1xD[5]), .A2(
        SB_2_sbox_Y0xD[1]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_2_sbox_Y1xD[4]), .B(
        SB_2_sbox_Y1xD[6]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_2_sbox_Y0xD[0]), .B(
        SB_2_sbox_Y0xD[2]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_2_sbox_Y1xD[5]), .B(
        SB_2_sbox_Y1xD[7]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_2_sbox_Y1xD[6]), .A2(
        SB_2_sbox_Y0xD[2]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_2_sbox_Y1xD[4]), .A2(
        SB_2_sbox_Y0xD[0]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_2_sbox_Y0xD[1]), .B(
        SB_2_sbox_Y0xD[3]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_2_sbox_Y0xD[5]), .B(
        SB_2_sbox_Y0xD[4]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_2_sbox_Y1xD[1]), .B(
        SB_2_sbox_Y1xD[0]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_2_sbox_Y0xD[7]), .B(
        SB_2_sbox_Y0xD[6]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_2_sbox_Y1xD[3]), .B(
        SB_2_sbox_Y1xD[2]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_2_sbox_Y1xD[3]), .A2(
        SB_2_sbox_Y0xD[7]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_2_sbox_Y1xD[1]), .A2(
        SB_2_sbox_Y0xD[5]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_2_sbox_Y1xD[0]), .B(
        SB_2_sbox_Y1xD[2]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_2_sbox_Y0xD[4]), .B(
        SB_2_sbox_Y0xD[6]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_2_sbox_Y1xD[1]), .B(
        SB_2_sbox_Y1xD[3]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_2_sbox_Y1xD[2]), .A2(
        SB_2_sbox_Y0xD[6]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_2_sbox_Y1xD[0]), .A2(
        SB_2_sbox_Y0xD[4]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_2_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_2_sbox_Y0xD[5]), .B(
        SB_2_sbox_Y0xD[7]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_2_sbox_Y0xD[1]), .B(
        SB_2_sbox_Y0xD[0]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_2_sbox_Y1xD[1]), .B(
        SB_2_sbox_Y1xD[0]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_2_sbox_Y0xD[3]), .B(
        SB_2_sbox_Y0xD[2]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_2_sbox_Y1xD[3]), .B(
        SB_2_sbox_Y1xD[2]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_2_sbox_Y1xD[3]), .A2(
        SB_2_sbox_Y0xD[3]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_2_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_2_sbox_Y1xD[1]), .A2(
        SB_2_sbox_Y0xD[1]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_2_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_2_sbox_Y1xD[0]), .B(
        SB_2_sbox_Y1xD[2]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_2_sbox_Y0xD[0]), .B(
        SB_2_sbox_Y0xD[2]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_2_sbox_Y1xD[1]), .B(
        SB_2_sbox_Y1xD[3]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_2_sbox_Y1xD[2]), .A2(
        SB_2_sbox_Y0xD[2]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_2_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_2_sbox_Y1xD[0]), .A2(
        SB_2_sbox_Y0xD[0]), .ZN(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_2_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_2_sbox_Y0xD[1]), .B(
        SB_2_sbox_Y0xD[3]), .Z(SB_2_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_2_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_2_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_2_sbox_inverter_gf24_U12 ( .A(SB_2_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_2_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_2_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_U11 ( .A(SB_2_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_2_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_2_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_U10 ( .A(SB_2_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_2_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_2_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_U9 ( .A(SB_2_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_2_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_2_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_2_sbox_inverter_gf24_U8 ( .A(SB_2_sbox_InverterInxDP[6]), .B(
        SB_2_sbox_InverterInxDP[4]), .ZN(SB_2_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_2_sbox_inverter_gf24_U7 ( .A(SB_2_sbox_inverter_gf24_d_1__0_), 
        .B(SB_2_sbox_inverter_gf24_n4), .ZN(SB_2_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_2_sbox_inverter_gf24_U6 ( .A(SB_2_sbox_InverterInxDP[2]), .B(
        SB_2_sbox_InverterInxDP[0]), .ZN(SB_2_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_2_sbox_inverter_gf24_U5 ( .A(SB_2_sbox_inverter_gf24_d_0__0_), 
        .B(SB_2_sbox_inverter_gf24_n3), .ZN(SB_2_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_2_sbox_inverter_gf24_U4 ( .A(SB_2_sbox_InverterInxDP[7]), .B(
        SB_2_sbox_InverterInxDP[5]), .Z(SB_2_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_2_sbox_inverter_gf24_U3 ( .A(SB_2_sbox_InverterInxDP[3]), .B(
        SB_2_sbox_InverterInxDP[1]), .Z(SB_2_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_2_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_2_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_2_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_2_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_2_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_2_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_2_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_2_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_2_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_2_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_2_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_2_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_2_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_2_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_2_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_2_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_2_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_2_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_2_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_2_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_2_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_2_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_2_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_2_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_2_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_2_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_2_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_2_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[41]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[40]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[41]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[40]), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_2_sbox_InverterInxDP[7]), .A2(SB_2_sbox_InverterInxDP[5]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_2_sbox_InverterInxDP[6]), .A2(SB_2_sbox_InverterInxDP[4]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_2_sbox_InverterInxDP[5]), .B(SB_2_sbox_InverterInxDP[4]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_2_sbox_InverterInxDP[7]), .B(SB_2_sbox_InverterInxDP[6]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_2_sbox_InverterInxDP[7]), .A2(SB_2_sbox_InverterInxDP[1]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_2_sbox_InverterInxDP[6]), .A2(SB_2_sbox_InverterInxDP[0]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_2_sbox_InverterInxDP[1]), .B(SB_2_sbox_InverterInxDP[0]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_2_sbox_InverterInxDP[7]), .B(SB_2_sbox_InverterInxDP[6]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_2_sbox_InverterInxDP[3]), .A2(SB_2_sbox_InverterInxDP[5]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_2_sbox_InverterInxDP[2]), .A2(SB_2_sbox_InverterInxDP[4]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_2_sbox_InverterInxDP[5]), .B(SB_2_sbox_InverterInxDP[4]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_2_sbox_InverterInxDP[3]), .B(SB_2_sbox_InverterInxDP[2]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_2_sbox_InverterInxDP[3]), .A2(SB_2_sbox_InverterInxDP[1]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_2_sbox_InverterInxDP[2]), .A2(SB_2_sbox_InverterInxDP[0]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_2_sbox_InverterInxDP[1]), .B(SB_2_sbox_InverterInxDP[0]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_2_sbox_InverterInxDP[3]), .B(SB_2_sbox_InverterInxDP[2]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[39]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[38]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[39]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[38]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_2_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_2_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_2_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_2_sbox_InverterOutxD[5]) );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[3]), .B(SB_2_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[1]), .B(SB_2_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[3]), .B(SB_2_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[1]), .B(SB_2_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_2_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_2_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[37]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[36]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[37]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[36]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_2_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_2_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_2_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_2_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_2_sbox_InverterOutxD[7]) );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_2_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[3]), .B(SB_2_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[1]), .B(SB_2_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[3]), .B(SB_2_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_2_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_2_sbox_inverter_gf24_ExDP[1]), .B(SB_2_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_2_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_2_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_2_sbox_mult_msb_U18 ( .A(SB_2_sbox_mult_msb_FFxDP[12]), .B(
        SB_2_sbox_mult_msb_FFxDP[8]), .Z(SB_2_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_2_sbox_mult_msb_U17 ( .A(SB_2_sbox_mult_msb_FFxDP[4]), .B(
        SB_2_sbox_mult_msb_FFxDP[0]), .Z(SB_2_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_2_sbox_mult_msb_U16 ( .A(SB_2_sbox_mult_msb_FFxDP[7]), .B(
        SB_2_sbox_mult_msb_FFxDP[3]), .Z(SB_2_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_2_sbox_mult_msb_U15 ( .A(SB_2_sbox_mult_msb_FFxDP[15]), .B(
        SB_2_sbox_mult_msb_FFxDP[11]), .Z(SB_2_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_2_sbox_mult_msb_U14 ( .A(SB_2_sbox_mult_msb_FFxDP[6]), .B(
        SB_2_sbox_mult_msb_FFxDP[2]), .Z(SB_2_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_2_sbox_mult_msb_U13 ( .A(SB_2_sbox_mult_msb_FFxDP[14]), .B(
        SB_2_sbox_mult_msb_FFxDP[10]), .Z(SB_2_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_2_sbox_mult_msb_U12 ( .A(RAND[49]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_2_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U11 ( .A(RAND[47]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_2_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U10 ( .A(RAND[49]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_2_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U9 ( .A(RAND[47]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_2_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U8 ( .A(RAND[48]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_2_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U7 ( .A(RAND[46]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_2_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U6 ( .A(RAND[48]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_2_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U5 ( .A(RAND[46]), .B(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_2_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_2_sbox_mult_msb_U4 ( .A(SB_2_sbox_mult_msb_FFxDP[5]), .B(
        SB_2_sbox_mult_msb_FFxDP[1]), .Z(SB_2_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_2_sbox_mult_msb_U3 ( .A(SB_2_sbox_mult_msb_FFxDP[13]), .B(
        SB_2_sbox_mult_msb_FFxDP[9]), .Z(SB_2_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_2_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_2_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_2_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_2_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_2_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_2_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_2_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_2_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_2_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_2_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_2_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_2_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_2_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_2_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_2_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_2_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_2_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_2_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[4]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_2_sbox_Y0_4xDP[5]), .B(
        SB_2_sbox_Y0_4xDP[4]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_2_sbox_InverterOutxD[7]), 
        .B(SB_2_sbox_InverterOutxD[6]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_2_sbox_Y0_4xDP[7]), .B(
        SB_2_sbox_Y0_4xDP[6]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_2_sbox_Y0_4xDP[4]), .B(
        SB_2_sbox_Y0_4xDP[6]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_2_sbox_Y0_4xDP[5]), .B(
        SB_2_sbox_Y0_4xDP[7]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_2_sbox_InverterOutxD[7]), .A2(SB_2_sbox_Y0_4xDP[7]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_2_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_2_sbox_InverterOutxD[5]), .A2(SB_2_sbox_Y0_4xDP[5]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_2_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_2_sbox_InverterOutxD[6]), .A2(SB_2_sbox_Y0_4xDP[6]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_2_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_2_sbox_InverterOutxD[4]), .A2(SB_2_sbox_Y0_4xDP[4]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_2_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_2_sbox_InverterOutxD[4]), 
        .B(SB_2_sbox_InverterOutxD[6]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[7]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[4]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_2_sbox_Y0_4xDP[1]), .B(
        SB_2_sbox_Y0_4xDP[0]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_2_sbox_InverterOutxD[7]), 
        .B(SB_2_sbox_InverterOutxD[6]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_2_sbox_Y0_4xDP[3]), .B(
        SB_2_sbox_Y0_4xDP[2]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_2_sbox_Y0_4xDP[0]), .B(
        SB_2_sbox_Y0_4xDP[2]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_2_sbox_Y0_4xDP[1]), .B(
        SB_2_sbox_Y0_4xDP[3]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_2_sbox_InverterOutxD[7]), .A2(SB_2_sbox_Y0_4xDP[3]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_2_sbox_InverterOutxD[5]), .A2(SB_2_sbox_Y0_4xDP[1]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_2_sbox_InverterOutxD[6]), .A2(SB_2_sbox_Y0_4xDP[2]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_2_sbox_InverterOutxD[4]), .A2(SB_2_sbox_Y0_4xDP[0]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_2_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_2_sbox_InverterOutxD[4]), 
        .B(SB_2_sbox_InverterOutxD[6]), .ZN(SB_2_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[7]), .Z(SB_2_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_2_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[0]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_2_sbox_Y0_4xDP[5]), .B(
        SB_2_sbox_Y0_4xDP[4]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_2_sbox_InverterOutxD[3]), 
        .B(SB_2_sbox_InverterOutxD[2]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_2_sbox_Y0_4xDP[7]), .B(
        SB_2_sbox_Y0_4xDP[6]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_2_sbox_Y0_4xDP[4]), .B(
        SB_2_sbox_Y0_4xDP[6]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_2_sbox_Y0_4xDP[5]), .B(
        SB_2_sbox_Y0_4xDP[7]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_2_sbox_InverterOutxD[3]), .A2(SB_2_sbox_Y0_4xDP[7]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_2_sbox_InverterOutxD[1]), .A2(SB_2_sbox_Y0_4xDP[5]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_2_sbox_InverterOutxD[2]), .A2(SB_2_sbox_Y0_4xDP[6]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_2_sbox_InverterOutxD[0]), .A2(SB_2_sbox_Y0_4xDP[4]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_2_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_2_sbox_InverterOutxD[0]), 
        .B(SB_2_sbox_InverterOutxD[2]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[3]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[0]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_2_sbox_Y0_4xDP[1]), .B(
        SB_2_sbox_Y0_4xDP[0]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_2_sbox_InverterOutxD[3]), 
        .B(SB_2_sbox_InverterOutxD[2]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_2_sbox_Y0_4xDP[3]), .B(
        SB_2_sbox_Y0_4xDP[2]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_2_sbox_Y0_4xDP[0]), .B(
        SB_2_sbox_Y0_4xDP[2]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_2_sbox_Y0_4xDP[1]), .B(
        SB_2_sbox_Y0_4xDP[3]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_2_sbox_InverterOutxD[3]), .A2(SB_2_sbox_Y0_4xDP[3]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_2_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_2_sbox_InverterOutxD[1]), .A2(SB_2_sbox_Y0_4xDP[1]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_2_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_2_sbox_InverterOutxD[2]), .A2(SB_2_sbox_Y0_4xDP[2]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_2_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_2_sbox_InverterOutxD[0]), .A2(SB_2_sbox_Y0_4xDP[0]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_2_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_2_sbox_InverterOutxD[0]), 
        .B(SB_2_sbox_InverterOutxD[2]), .ZN(SB_2_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[3]), .Z(SB_2_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_2_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_2_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_2_sbox_mult_lsb_U18 ( .A(SB_2_sbox_mult_lsb_FFxDP[13]), .B(
        SB_2_sbox_mult_lsb_FFxDP[9]), .Z(SB_2_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_2_sbox_mult_lsb_U17 ( .A(SB_2_sbox_mult_lsb_FFxDP[5]), .B(
        SB_2_sbox_mult_lsb_FFxDP[1]), .Z(SB_2_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_2_sbox_mult_lsb_U16 ( .A(SB_2_sbox_mult_lsb_FFxDP[4]), .B(
        SB_2_sbox_mult_lsb_FFxDP[0]), .Z(SB_2_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_2_sbox_mult_lsb_U15 ( .A(SB_2_sbox_mult_lsb_FFxDP[12]), .B(
        SB_2_sbox_mult_lsb_FFxDP[8]), .Z(SB_2_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_2_sbox_mult_lsb_U14 ( .A(SB_2_sbox_mult_lsb_FFxDP[6]), .B(
        SB_2_sbox_mult_lsb_FFxDP[2]), .Z(SB_2_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_2_sbox_mult_lsb_U13 ( .A(SB_2_sbox_mult_lsb_FFxDP[14]), .B(
        SB_2_sbox_mult_lsb_FFxDP[10]), .Z(SB_2_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_2_sbox_mult_lsb_U12 ( .A(RAND[45]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_2_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U11 ( .A(RAND[43]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_2_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U10 ( .A(RAND[45]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_2_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U9 ( .A(RAND[43]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_2_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U8 ( .A(RAND[44]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_2_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U7 ( .A(RAND[42]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_2_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U6 ( .A(RAND[44]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_2_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U5 ( .A(RAND[42]), .B(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_2_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_2_sbox_mult_lsb_U4 ( .A(SB_2_sbox_mult_lsb_FFxDP[7]), .B(
        SB_2_sbox_mult_lsb_FFxDP[3]), .Z(SB_2_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_2_sbox_mult_lsb_U3 ( .A(SB_2_sbox_mult_lsb_FFxDP[15]), .B(
        SB_2_sbox_mult_lsb_FFxDP[11]), .Z(SB_2_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_2_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_2_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_2_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_2_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_2_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_2_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_2_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_2_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_2_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_2_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_2_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_2_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_2_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_2_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_2_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_2_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_2_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_2_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[4]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_2_sbox_Y1_4xDP[5]), .B(
        SB_2_sbox_Y1_4xDP[4]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_2_sbox_InverterOutxD[7]), 
        .B(SB_2_sbox_InverterOutxD[6]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_2_sbox_Y1_4xDP[7]), .B(
        SB_2_sbox_Y1_4xDP[6]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_2_sbox_Y1_4xDP[4]), .B(
        SB_2_sbox_Y1_4xDP[6]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_2_sbox_Y1_4xDP[5]), .B(
        SB_2_sbox_Y1_4xDP[7]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_2_sbox_InverterOutxD[7]), .A2(SB_2_sbox_Y1_4xDP[7]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_2_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_2_sbox_InverterOutxD[5]), .A2(SB_2_sbox_Y1_4xDP[5]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_2_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_2_sbox_InverterOutxD[6]), .A2(SB_2_sbox_Y1_4xDP[6]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_2_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_2_sbox_InverterOutxD[4]), .A2(SB_2_sbox_Y1_4xDP[4]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_2_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_2_sbox_InverterOutxD[4]), 
        .B(SB_2_sbox_InverterOutxD[6]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[7]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[4]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_2_sbox_Y1_4xDP[1]), .B(
        SB_2_sbox_Y1_4xDP[0]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_2_sbox_InverterOutxD[7]), 
        .B(SB_2_sbox_InverterOutxD[6]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_2_sbox_Y1_4xDP[3]), .B(
        SB_2_sbox_Y1_4xDP[2]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_2_sbox_Y1_4xDP[0]), .B(
        SB_2_sbox_Y1_4xDP[2]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_2_sbox_Y1_4xDP[1]), .B(
        SB_2_sbox_Y1_4xDP[3]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_2_sbox_InverterOutxD[7]), .A2(SB_2_sbox_Y1_4xDP[3]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_2_sbox_InverterOutxD[5]), .A2(SB_2_sbox_Y1_4xDP[1]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_2_sbox_InverterOutxD[6]), .A2(SB_2_sbox_Y1_4xDP[2]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_2_sbox_InverterOutxD[4]), .A2(SB_2_sbox_Y1_4xDP[0]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_2_sbox_InverterOutxD[4]), 
        .B(SB_2_sbox_InverterOutxD[6]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_2_sbox_InverterOutxD[5]), 
        .B(SB_2_sbox_InverterOutxD[7]), .Z(SB_2_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[0]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_2_sbox_Y1_4xDP[5]), .B(
        SB_2_sbox_Y1_4xDP[4]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_2_sbox_InverterOutxD[3]), 
        .B(SB_2_sbox_InverterOutxD[2]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_2_sbox_Y1_4xDP[7]), .B(
        SB_2_sbox_Y1_4xDP[6]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_2_sbox_Y1_4xDP[4]), .B(
        SB_2_sbox_Y1_4xDP[6]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_2_sbox_Y1_4xDP[5]), .B(
        SB_2_sbox_Y1_4xDP[7]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_2_sbox_InverterOutxD[3]), .A2(SB_2_sbox_Y1_4xDP[7]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_2_sbox_InverterOutxD[1]), .A2(SB_2_sbox_Y1_4xDP[5]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_2_sbox_InverterOutxD[2]), .A2(SB_2_sbox_Y1_4xDP[6]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_2_sbox_InverterOutxD[0]), .A2(SB_2_sbox_Y1_4xDP[4]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_2_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_2_sbox_InverterOutxD[0]), 
        .B(SB_2_sbox_InverterOutxD[2]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[3]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[0]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_2_sbox_Y1_4xDP[1]), .B(
        SB_2_sbox_Y1_4xDP[0]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_2_sbox_InverterOutxD[3]), 
        .B(SB_2_sbox_InverterOutxD[2]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_2_sbox_Y1_4xDP[3]), .B(
        SB_2_sbox_Y1_4xDP[2]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_2_sbox_Y1_4xDP[0]), .B(
        SB_2_sbox_Y1_4xDP[2]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_2_sbox_Y1_4xDP[1]), .B(
        SB_2_sbox_Y1_4xDP[3]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_2_sbox_InverterOutxD[3]), .A2(SB_2_sbox_Y1_4xDP[3]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_2_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_2_sbox_InverterOutxD[1]), .A2(SB_2_sbox_Y1_4xDP[1]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_2_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_2_sbox_InverterOutxD[2]), .A2(SB_2_sbox_Y1_4xDP[2]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_2_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_2_sbox_InverterOutxD[0]), .A2(SB_2_sbox_Y1_4xDP[0]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_2_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_2_sbox_InverterOutxD[0]), 
        .B(SB_2_sbox_InverterOutxD[2]), .ZN(SB_2_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_2_sbox_InverterOutxD[1]), 
        .B(SB_2_sbox_InverterOutxD[3]), .Z(SB_2_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_2_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_2_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_3_sbox_U22 ( .A(SB_3_sbox_Y0xorY12xDP[7]), .B(
        SB_3_sbox_Y0mulY1xD[7]), .Z(SB_3_sbox_InverterInxD[7]) );
  XOR2_X1 SB_3_sbox_U21 ( .A(SB_3_sbox_Y0xorY12xDP[6]), .B(
        SB_3_sbox_Y0mulY1xD[6]), .Z(SB_3_sbox_InverterInxD[6]) );
  XOR2_X1 SB_3_sbox_U20 ( .A(SB_3_sbox_Y0xorY12xDP[5]), .B(
        SB_3_sbox_Y0mulY1xD[5]), .Z(SB_3_sbox_InverterInxD[5]) );
  XOR2_X1 SB_3_sbox_U19 ( .A(SB_3_sbox_Y0xorY12xDP[4]), .B(
        SB_3_sbox_Y0mulY1xD[4]), .Z(SB_3_sbox_InverterInxD[4]) );
  XOR2_X1 SB_3_sbox_U18 ( .A(SB_3_sbox_Y0xorY12xDP[3]), .B(
        SB_3_sbox_Y0mulY1xD[3]), .Z(SB_3_sbox_InverterInxD[3]) );
  XOR2_X1 SB_3_sbox_U17 ( .A(SB_3_sbox_Y0xorY12xDP[2]), .B(
        SB_3_sbox_Y0mulY1xD[2]), .Z(SB_3_sbox_InverterInxD[2]) );
  XOR2_X1 SB_3_sbox_U16 ( .A(SB_3_sbox_Y0xorY12xDP[1]), .B(
        SB_3_sbox_Y0mulY1xD[1]), .Z(SB_3_sbox_InverterInxD[1]) );
  XOR2_X1 SB_3_sbox_U15 ( .A(SB_3_sbox_Y0xorY12xDP[0]), .B(
        SB_3_sbox_Y0mulY1xD[0]), .Z(SB_3_sbox_InverterInxD[0]) );
  XOR2_X1 SB_3_sbox_U14 ( .A(SB_3_sbox_Y1xD[7]), .B(SB_3_sbox_Y0xD[7]), .Z(
        SB_3_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_3_sbox_U13 ( .A(SB_3_sbox_Y1xD[3]), .B(SB_3_sbox_Y0xD[3]), .Z(
        SB_3_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_3_sbox_U12 ( .A(SB_3_sbox_Y1xD[5]), .B(SB_3_sbox_Y0xD[5]), .Z(
        SB_3_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_3_sbox_U11 ( .A(SB_3_sbox_Y1xD[1]), .B(SB_3_sbox_Y0xD[1]), .Z(
        SB_3_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_3_sbox_U10 ( .A(SB_3_sbox_Y1xD[6]), .B(SB_3_sbox_Y0xD[6]), .Z(
        SB_3_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_3_sbox_U9 ( .A(SB_3_sbox_Y1xD[2]), .B(SB_3_sbox_Y0xD[2]), .Z(
        SB_3_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_3_sbox_U8 ( .A(SB_3_sbox_Y1xD[4]), .B(SB_3_sbox_Y0xD[4]), .Z(
        SB_3_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_3_sbox_U7 ( .A(SB_3_sbox_Y1xD[0]), .B(SB_3_sbox_Y0xD[0]), .Z(
        SB_3_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_3_sbox_U6 ( .A(SB_3_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[29]) );
  INV_X1 SB_3_sbox_U5 ( .A(SB_3_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[30]) );
  INV_X1 SB_3_sbox_U4 ( .A(SB_3_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[24]) );
  INV_X1 SB_3_sbox_U3 ( .A(SB_3_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[25]) );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_3_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_3_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_3_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_3_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_3_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_3_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_3_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_3_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_3_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_3_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_3_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_3_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_3_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_3_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_3_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_3_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_3_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_3_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_3_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_3_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_3_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_3_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_3_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_3_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_3_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_3_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_3_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_3_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_3_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_3_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_3_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_3_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_3_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_3_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_3_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_3_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_3_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_3_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_3_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_3_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_3_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_3_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_3_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_3_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_3_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_3_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_3_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_3_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_3_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_3_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_3_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_3_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_3_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_3_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_3_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_3_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_3_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_3_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_3_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_3_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_3_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_3_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_3_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_3_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_3_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_3_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_3_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_3_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_3_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_3_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_3_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_3_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_3_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_3_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_3_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_3_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_3_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_3_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_3_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_3_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_3_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_3_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_3_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_0__0_ ( .D(SB_3_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_3_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_0__1_ ( .D(SB_3_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_3_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_0__2_ ( .D(SB_3_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_3_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_0__3_ ( .D(SB_3_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_3_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_1__0_ ( .D(SB_3_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_3_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_1__1_ ( .D(SB_3_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_3_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_1__2_ ( .D(SB_3_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_3_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_3_sbox_InverterInxDP_reg_1__3_ ( .D(SB_3_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_3_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_3_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_3_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_3_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__0_ ( .D(SB_3_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__1_ ( .D(SB_3_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__2_ ( .D(SB_3_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__3_ ( .D(SB_3_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__4_ ( .D(SB_3_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__5_ ( .D(SB_3_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__6_ ( .D(SB_3_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_0__7_ ( .D(SB_3_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__0_ ( .D(SB_3_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__1_ ( .D(SB_3_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__2_ ( .D(SB_3_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__3_ ( .D(SB_3_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_3_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__4_ ( .D(SB_3_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__5_ ( .D(SB_3_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__6_ ( .D(SB_3_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_3_sbox_mappedxDP_reg_1__7_ ( .D(SB_3_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_3_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_3_sbox_input_mapping_1_U20 ( .A(SB_3_sbox_mappedxD[10]), .B(
        KA_OUT1[31]), .Z(SB_3_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U19 ( .A(KA_OUT1[27]), .B(KA_OUT1[25]), 
        .Z(SB_3_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U18 ( .A(KA_OUT1[28]), .B(
        SB_3_sbox_input_mapping_1_n17), .Z(SB_3_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U17 ( .A(SB_3_sbox_input_mapping_1_n19), 
        .B(SB_3_sbox_input_mapping_1_n18), .Z(SB_3_sbox_mappedxD[11]) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U16 ( .A(SB_3_sbox_mappedxD[10]), .B(
        KA_OUT1[30]), .Z(SB_3_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U15 ( .A(KA_OUT1[26]), .B(KA_OUT1[25]), 
        .Z(SB_3_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U14 ( .A(KA_OUT1[27]), .B(
        SB_3_sbox_input_mapping_1_n14), .Z(SB_3_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U13 ( .A(SB_3_sbox_input_mapping_1_n16), 
        .B(SB_3_sbox_input_mapping_1_n15), .Z(SB_3_sbox_mappedxD[8]) );
  XNOR2_X1 SB_3_sbox_input_mapping_1_U12 ( .A(KA_OUT1[26]), .B(
        SB_3_sbox_mappedxD[10]), .ZN(SB_3_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_3_sbox_input_mapping_1_U11 ( .A(SB_3_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[25]), .ZN(SB_3_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U10 ( .A(SB_3_sbox_input_mapping_1_n26), 
        .B(SB_3_sbox_input_mapping_1_n25), .Z(SB_3_sbox_mappedxD[15]) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U9 ( .A(SB_3_sbox_mappedxD[10]), .B(
        KA_OUT1[28]), .Z(SB_3_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U8 ( .A(SB_3_sbox_input_mapping_1_n23), 
        .B(SB_3_sbox_input_mapping_1_n22), .Z(SB_3_sbox_mappedxD[14]) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U7 ( .A(SB_3_sbox_mappedxD[10]), .B(
        KA_OUT1[25]), .Z(SB_3_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U6 ( .A(SB_3_sbox_input_mapping_1_n23), 
        .B(SB_3_sbox_input_mapping_1_n21), .Z(SB_3_sbox_mappedxD[13]) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U5 ( .A(SB_3_sbox_mappedxD[10]), .B(
        SB_3_sbox_input_mapping_1_n24), .Z(SB_3_sbox_mappedxD[12]) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U4 ( .A(SB_3_sbox_mappedxD[10]), .B(
        SB_3_sbox_input_mapping_1_n23), .Z(SB_3_sbox_mappedxD[9]) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U3 ( .A(KA_OUT1[31]), .B(KA_OUT1[30]), .Z(
        SB_3_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U2 ( .A(KA_OUT1[29]), .B(
        SB_3_sbox_input_mapping_1_n20), .Z(SB_3_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_3_sbox_input_mapping_1_U1 ( .A(KA_OUT1[29]), .B(KA_OUT1[30]), .Z(
        SB_3_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_3_sbox_square_scaler_gf24_1_U3 ( .A(SB_3_sbox_Y0xorY1xD[5]), .B(
        SB_3_sbox_Y0xorY1xD[3]), .Z(SB_3_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_3_sbox_square_scaler_gf24_1_U2 ( .A(SB_3_sbox_Y0xorY12xD[4]), .B(
        SB_3_sbox_Y0xorY1xD[4]), .Z(SB_3_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_3_sbox_square_scaler_gf24_1_U1 ( .A(SB_3_sbox_Y0xorY12xD[4]), .B(
        SB_3_sbox_Y0xorY1xD[3]), .Z(SB_3_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U17 ( .A(SB_3_sbox_InvUnmappedxD[11]), 
        .B(SB_3_sbox_output_mapping_1_n12), .Z(SB_3_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_3_sbox_output_mapping_1_U16 ( .A(SB_3_sbox_InvUnmappedxD[10]), 
        .B(SB_3_sbox_InvUnmappedxD[8]), .Z(SB_3_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U15 ( .A(SB_3_sbox_output_mapping_1_n14), 
        .B(SB_3_sbox_output_mapping_1_n13), .Z(SR_OUT1[26]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U14 ( .A(SB_3_sbox_InvUnmappedxD[14]), 
        .B(SB_3_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[29]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U13 ( .A(SB_3_sbox_InvUnmappedxD[15]), 
        .B(SB_3_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[30]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U12 ( .A(SB_3_sbox_InvUnmappedxD[13]), 
        .B(SB_3_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[31]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U11 ( .A(SB_3_sbox_InvUnmappedxD[14]), 
        .B(SB_3_sbox_InvUnmappedxD[12]), .Z(SB_3_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U10 ( .A(SB_3_sbox_InvUnmappedxD[9]), .B(
        SB_3_sbox_output_mapping_1_n10), .Z(SR_OUT1[24]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U9 ( .A(SB_3_sbox_InvUnmappedxD[13]), .B(
        SB_3_sbox_InvUnmappedxD[12]), .Z(SB_3_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U8 ( .A(SB_3_sbox_InvUnmappedxD[9]), .B(
        SB_3_sbox_output_mapping_1_n11), .Z(SR_OUT1[25]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U7 ( .A(SB_3_sbox_InvUnmappedxD[15]), .B(
        SB_3_sbox_InvUnmappedxD[13]), .Z(SB_3_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U6 ( .A(SB_3_sbox_InvUnmappedxD[11]), .B(
        SB_3_sbox_output_mapping_1_n18), .Z(SR_OUT1[28]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U5 ( .A(SB_3_sbox_InvUnmappedxD[15]), .B(
        SB_3_sbox_InvUnmappedxD[14]), .Z(SB_3_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U4 ( .A(SB_3_sbox_InvUnmappedxD[13]), .B(
        SB_3_sbox_output_mapping_1_n15), .Z(SB_3_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U3 ( .A(SB_3_sbox_InvUnmappedxD[12]), .B(
        SB_3_sbox_InvUnmappedxD[11]), .Z(SB_3_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U2 ( .A(SB_3_sbox_output_mapping_1_n17), 
        .B(SB_3_sbox_output_mapping_1_n16), .Z(SR_OUT1[27]) );
  XOR2_X1 SB_3_sbox_output_mapping_1_U1 ( .A(SB_3_sbox_InvUnmappedxD[14]), .B(
        SB_3_sbox_InvUnmappedxD[13]), .Z(SB_3_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U20 ( .A(SB_3_sbox_mappedxD[2]), .B(
        KA_OUT0[31]), .Z(SB_3_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U19 ( .A(KA_OUT0[27]), .B(KA_OUT0[25]), 
        .Z(SB_3_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U18 ( .A(KA_OUT0[28]), .B(
        SB_3_sbox_input_mapping_0_n17), .Z(SB_3_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U17 ( .A(SB_3_sbox_input_mapping_0_n19), 
        .B(SB_3_sbox_input_mapping_0_n18), .Z(SB_3_sbox_mappedxD[3]) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U16 ( .A(SB_3_sbox_mappedxD[2]), .B(
        KA_OUT0[30]), .Z(SB_3_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U15 ( .A(KA_OUT0[26]), .B(KA_OUT0[25]), 
        .Z(SB_3_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U14 ( .A(KA_OUT0[27]), .B(
        SB_3_sbox_input_mapping_0_n14), .Z(SB_3_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U13 ( .A(SB_3_sbox_input_mapping_0_n16), 
        .B(SB_3_sbox_input_mapping_0_n15), .Z(SB_3_sbox_mappedxD[0]) );
  XNOR2_X1 SB_3_sbox_input_mapping_0_U12 ( .A(KA_OUT0[26]), .B(
        SB_3_sbox_mappedxD[2]), .ZN(SB_3_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_3_sbox_input_mapping_0_U11 ( .A(SB_3_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[25]), .ZN(SB_3_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U10 ( .A(SB_3_sbox_input_mapping_0_n26), 
        .B(SB_3_sbox_input_mapping_0_n25), .Z(SB_3_sbox_mappedxD[7]) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U9 ( .A(SB_3_sbox_mappedxD[2]), .B(
        KA_OUT0[28]), .Z(SB_3_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U8 ( .A(SB_3_sbox_input_mapping_0_n23), 
        .B(SB_3_sbox_input_mapping_0_n22), .Z(SB_3_sbox_mappedxD[6]) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U7 ( .A(SB_3_sbox_mappedxD[2]), .B(
        KA_OUT0[25]), .Z(SB_3_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U6 ( .A(SB_3_sbox_input_mapping_0_n23), 
        .B(SB_3_sbox_input_mapping_0_n21), .Z(SB_3_sbox_mappedxD[5]) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U5 ( .A(SB_3_sbox_mappedxD[2]), .B(
        SB_3_sbox_input_mapping_0_n24), .Z(SB_3_sbox_mappedxD[4]) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U4 ( .A(SB_3_sbox_mappedxD[2]), .B(
        SB_3_sbox_input_mapping_0_n23), .Z(SB_3_sbox_mappedxD[1]) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U3 ( .A(KA_OUT0[31]), .B(KA_OUT0[30]), .Z(
        SB_3_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U2 ( .A(KA_OUT0[29]), .B(
        SB_3_sbox_input_mapping_0_n20), .Z(SB_3_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_3_sbox_input_mapping_0_U1 ( .A(KA_OUT0[29]), .B(KA_OUT0[30]), .Z(
        SB_3_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_3_sbox_square_scaler_gf24_0_U3 ( .A(SB_3_sbox_Y0xorY1xD[2]), .B(
        SB_3_sbox_Y0xorY1xD[0]), .Z(SB_3_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_3_sbox_square_scaler_gf24_0_U2 ( .A(SB_3_sbox_Y0xorY12xD[0]), .B(
        SB_3_sbox_Y0xorY1xD[1]), .Z(SB_3_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_3_sbox_square_scaler_gf24_0_U1 ( .A(SB_3_sbox_Y0xorY12xD[0]), .B(
        SB_3_sbox_Y0xorY1xD[0]), .Z(SB_3_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U17 ( .A(SB_3_sbox_InvUnmappedxD[3]), .B(
        SB_3_sbox_output_mapping_0_n12), .Z(SB_3_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U16 ( .A(SB_3_sbox_InvUnmappedxD[2]), .B(
        SB_3_sbox_InvUnmappedxD[0]), .Z(SB_3_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U15 ( .A(SB_3_sbox_output_mapping_0_n14), 
        .B(SB_3_sbox_output_mapping_0_n13), .Z(SR_OUT0[26]) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U14 ( .A(SB_3_sbox_InvUnmappedxD[5]), .B(
        SB_3_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[31]) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U13 ( .A(SB_3_sbox_InvUnmappedxD[6]), .B(
        SB_3_sbox_InvUnmappedxD[0]), .Z(SB_3_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U12 ( .A(SB_3_sbox_InvUnmappedxD[7]), .B(
        SB_3_sbox_InvUnmappedxD[3]), .Z(SB_3_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U11 ( .A(SB_3_sbox_InvUnmappedxD[7]), .B(
        SB_3_sbox_InvUnmappedxD[5]), .Z(SB_3_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U10 ( .A(SB_3_sbox_InvUnmappedxD[3]), .B(
        SB_3_sbox_output_mapping_0_n18), .Z(SR_OUT0[28]) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U9 ( .A(SB_3_sbox_InvUnmappedxD[6]), .B(
        SB_3_sbox_InvUnmappedxD[4]), .Z(SB_3_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U8 ( .A(SB_3_sbox_InvUnmappedxD[1]), .B(
        SB_3_sbox_output_mapping_0_n10), .Z(SB_3_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U7 ( .A(SB_3_sbox_InvUnmappedxD[5]), .B(
        SB_3_sbox_InvUnmappedxD[4]), .Z(SB_3_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U6 ( .A(SB_3_sbox_InvUnmappedxD[1]), .B(
        SB_3_sbox_output_mapping_0_n11), .Z(SB_3_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U5 ( .A(SB_3_sbox_InvUnmappedxD[7]), .B(
        SB_3_sbox_InvUnmappedxD[6]), .Z(SB_3_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U4 ( .A(SB_3_sbox_InvUnmappedxD[5]), .B(
        SB_3_sbox_output_mapping_0_n15), .Z(SB_3_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U3 ( .A(SB_3_sbox_InvUnmappedxD[4]), .B(
        SB_3_sbox_InvUnmappedxD[3]), .Z(SB_3_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U2 ( .A(SB_3_sbox_output_mapping_0_n17), 
        .B(SB_3_sbox_output_mapping_0_n16), .Z(SR_OUT0[27]) );
  XOR2_X1 SB_3_sbox_output_mapping_0_U1 ( .A(SB_3_sbox_InvUnmappedxD[6]), .B(
        SB_3_sbox_InvUnmappedxD[5]), .Z(SB_3_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U18 ( .A(SB_3_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[11]), .Z(SB_3_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U17 ( .A(SB_3_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[10]), .Z(SB_3_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U16 ( .A(SB_3_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[9]), .Z(SB_3_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U15 ( .A(SB_3_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[8]), .Z(SB_3_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U14 ( .A(SB_3_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[3]), .Z(SB_3_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U13 ( .A(SB_3_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[2]), .Z(SB_3_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U12 ( .A(SB_3_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[1]), .Z(SB_3_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U11 ( .A(SB_3_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_3_sbox_mul_y0y1_FFxDP[0]), .Z(SB_3_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_3_sbox_mul_y0y1_U10 ( .A(RAND[71]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_3_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_U9 ( .A(RAND[69]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_3_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_U8 ( .A(RAND[71]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_3_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_U7 ( .A(RAND[69]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_3_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_U6 ( .A(RAND[70]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_3_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_U5 ( .A(RAND[68]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_3_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_U4 ( .A(RAND[70]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_3_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_U3 ( .A(RAND[68]), .B(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_3_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_3_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_3_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_3_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_3_sbox_Y0xD[5]), .B(
        SB_3_sbox_Y0xD[4]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_3_sbox_Y1xD[5]), .B(
        SB_3_sbox_Y1xD[4]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_3_sbox_Y0xD[7]), .B(
        SB_3_sbox_Y0xD[6]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_3_sbox_Y1xD[7]), .B(
        SB_3_sbox_Y1xD[6]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_3_sbox_Y1xD[7]), .A2(
        SB_3_sbox_Y0xD[7]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_3_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_3_sbox_Y1xD[5]), .A2(
        SB_3_sbox_Y0xD[5]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_3_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_3_sbox_Y1xD[4]), .B(
        SB_3_sbox_Y1xD[6]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_3_sbox_Y0xD[4]), .B(
        SB_3_sbox_Y0xD[6]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_3_sbox_Y1xD[5]), .B(
        SB_3_sbox_Y1xD[7]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_3_sbox_Y1xD[6]), .A2(
        SB_3_sbox_Y0xD[6]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_3_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_3_sbox_Y1xD[4]), .A2(
        SB_3_sbox_Y0xD[4]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_3_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_3_sbox_Y0xD[5]), .B(
        SB_3_sbox_Y0xD[7]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_3_sbox_Y0xD[1]), .B(
        SB_3_sbox_Y0xD[0]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_3_sbox_Y1xD[5]), .B(
        SB_3_sbox_Y1xD[4]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_3_sbox_Y0xD[3]), .B(
        SB_3_sbox_Y0xD[2]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_3_sbox_Y1xD[7]), .B(
        SB_3_sbox_Y1xD[6]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_3_sbox_Y1xD[7]), .A2(
        SB_3_sbox_Y0xD[3]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_3_sbox_Y1xD[5]), .A2(
        SB_3_sbox_Y0xD[1]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_3_sbox_Y1xD[4]), .B(
        SB_3_sbox_Y1xD[6]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_3_sbox_Y0xD[0]), .B(
        SB_3_sbox_Y0xD[2]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_3_sbox_Y1xD[5]), .B(
        SB_3_sbox_Y1xD[7]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_3_sbox_Y1xD[6]), .A2(
        SB_3_sbox_Y0xD[2]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_3_sbox_Y1xD[4]), .A2(
        SB_3_sbox_Y0xD[0]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_3_sbox_Y0xD[1]), .B(
        SB_3_sbox_Y0xD[3]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_3_sbox_Y0xD[5]), .B(
        SB_3_sbox_Y0xD[4]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_3_sbox_Y1xD[1]), .B(
        SB_3_sbox_Y1xD[0]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_3_sbox_Y0xD[7]), .B(
        SB_3_sbox_Y0xD[6]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_3_sbox_Y1xD[3]), .B(
        SB_3_sbox_Y1xD[2]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_3_sbox_Y1xD[3]), .A2(
        SB_3_sbox_Y0xD[7]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_3_sbox_Y1xD[1]), .A2(
        SB_3_sbox_Y0xD[5]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_3_sbox_Y1xD[0]), .B(
        SB_3_sbox_Y1xD[2]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_3_sbox_Y0xD[4]), .B(
        SB_3_sbox_Y0xD[6]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_3_sbox_Y1xD[1]), .B(
        SB_3_sbox_Y1xD[3]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_3_sbox_Y1xD[2]), .A2(
        SB_3_sbox_Y0xD[6]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_3_sbox_Y1xD[0]), .A2(
        SB_3_sbox_Y0xD[4]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_3_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_3_sbox_Y0xD[5]), .B(
        SB_3_sbox_Y0xD[7]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_3_sbox_Y0xD[1]), .B(
        SB_3_sbox_Y0xD[0]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_3_sbox_Y1xD[1]), .B(
        SB_3_sbox_Y1xD[0]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_3_sbox_Y0xD[3]), .B(
        SB_3_sbox_Y0xD[2]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_3_sbox_Y1xD[3]), .B(
        SB_3_sbox_Y1xD[2]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_3_sbox_Y1xD[3]), .A2(
        SB_3_sbox_Y0xD[3]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_3_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_3_sbox_Y1xD[1]), .A2(
        SB_3_sbox_Y0xD[1]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_3_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_3_sbox_Y1xD[0]), .B(
        SB_3_sbox_Y1xD[2]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_3_sbox_Y0xD[0]), .B(
        SB_3_sbox_Y0xD[2]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_3_sbox_Y1xD[1]), .B(
        SB_3_sbox_Y1xD[3]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_3_sbox_Y1xD[2]), .A2(
        SB_3_sbox_Y0xD[2]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_3_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_3_sbox_Y1xD[0]), .A2(
        SB_3_sbox_Y0xD[0]), .ZN(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_3_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_3_sbox_Y0xD[1]), .B(
        SB_3_sbox_Y0xD[3]), .Z(SB_3_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_3_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_3_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_3_sbox_inverter_gf24_U12 ( .A(SB_3_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_3_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_3_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_U11 ( .A(SB_3_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_3_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_3_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_U10 ( .A(SB_3_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_3_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_3_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_U9 ( .A(SB_3_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_3_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_3_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_3_sbox_inverter_gf24_U8 ( .A(SB_3_sbox_InverterInxDP[6]), .B(
        SB_3_sbox_InverterInxDP[4]), .ZN(SB_3_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_3_sbox_inverter_gf24_U7 ( .A(SB_3_sbox_inverter_gf24_d_1__0_), 
        .B(SB_3_sbox_inverter_gf24_n4), .ZN(SB_3_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_3_sbox_inverter_gf24_U6 ( .A(SB_3_sbox_InverterInxDP[2]), .B(
        SB_3_sbox_InverterInxDP[0]), .ZN(SB_3_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_3_sbox_inverter_gf24_U5 ( .A(SB_3_sbox_inverter_gf24_d_0__0_), 
        .B(SB_3_sbox_inverter_gf24_n3), .ZN(SB_3_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_3_sbox_inverter_gf24_U4 ( .A(SB_3_sbox_InverterInxDP[7]), .B(
        SB_3_sbox_InverterInxDP[5]), .Z(SB_3_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_3_sbox_inverter_gf24_U3 ( .A(SB_3_sbox_InverterInxDP[3]), .B(
        SB_3_sbox_InverterInxDP[1]), .Z(SB_3_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_3_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_3_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_3_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_3_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_3_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_3_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_3_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_3_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_3_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_3_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_3_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_3_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_3_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_3_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_3_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_3_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_3_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_3_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_3_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_3_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_3_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_3_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_3_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_3_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_3_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_3_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_3_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_3_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[59]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[58]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[59]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[58]), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_3_sbox_InverterInxDP[7]), .A2(SB_3_sbox_InverterInxDP[5]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_3_sbox_InverterInxDP[6]), .A2(SB_3_sbox_InverterInxDP[4]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_3_sbox_InverterInxDP[5]), .B(SB_3_sbox_InverterInxDP[4]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_3_sbox_InverterInxDP[7]), .B(SB_3_sbox_InverterInxDP[6]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_3_sbox_InverterInxDP[7]), .A2(SB_3_sbox_InverterInxDP[1]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_3_sbox_InverterInxDP[6]), .A2(SB_3_sbox_InverterInxDP[0]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_3_sbox_InverterInxDP[1]), .B(SB_3_sbox_InverterInxDP[0]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_3_sbox_InverterInxDP[7]), .B(SB_3_sbox_InverterInxDP[6]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_3_sbox_InverterInxDP[3]), .A2(SB_3_sbox_InverterInxDP[5]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_3_sbox_InverterInxDP[2]), .A2(SB_3_sbox_InverterInxDP[4]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_3_sbox_InverterInxDP[5]), .B(SB_3_sbox_InverterInxDP[4]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_3_sbox_InverterInxDP[3]), .B(SB_3_sbox_InverterInxDP[2]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_3_sbox_InverterInxDP[3]), .A2(SB_3_sbox_InverterInxDP[1]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_3_sbox_InverterInxDP[2]), .A2(SB_3_sbox_InverterInxDP[0]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_3_sbox_InverterInxDP[1]), .B(SB_3_sbox_InverterInxDP[0]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_3_sbox_InverterInxDP[3]), .B(SB_3_sbox_InverterInxDP[2]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[57]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[56]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[57]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[56]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_3_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_3_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_3_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_3_sbox_InverterOutxD[5]) );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[3]), .B(SB_3_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[1]), .B(SB_3_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[3]), .B(SB_3_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[1]), .B(SB_3_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_3_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_3_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[55]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[54]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[55]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[54]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_3_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_3_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_3_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_3_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_3_sbox_InverterOutxD[7]) );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_3_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[3]), .B(SB_3_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[1]), .B(SB_3_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[3]), .B(SB_3_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_3_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_3_sbox_inverter_gf24_ExDP[1]), .B(SB_3_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_3_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_3_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_3_sbox_mult_msb_U18 ( .A(SB_3_sbox_mult_msb_FFxDP[12]), .B(
        SB_3_sbox_mult_msb_FFxDP[8]), .Z(SB_3_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_3_sbox_mult_msb_U17 ( .A(SB_3_sbox_mult_msb_FFxDP[4]), .B(
        SB_3_sbox_mult_msb_FFxDP[0]), .Z(SB_3_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_3_sbox_mult_msb_U16 ( .A(SB_3_sbox_mult_msb_FFxDP[7]), .B(
        SB_3_sbox_mult_msb_FFxDP[3]), .Z(SB_3_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_3_sbox_mult_msb_U15 ( .A(SB_3_sbox_mult_msb_FFxDP[15]), .B(
        SB_3_sbox_mult_msb_FFxDP[11]), .Z(SB_3_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_3_sbox_mult_msb_U14 ( .A(SB_3_sbox_mult_msb_FFxDP[6]), .B(
        SB_3_sbox_mult_msb_FFxDP[2]), .Z(SB_3_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_3_sbox_mult_msb_U13 ( .A(SB_3_sbox_mult_msb_FFxDP[14]), .B(
        SB_3_sbox_mult_msb_FFxDP[10]), .Z(SB_3_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_3_sbox_mult_msb_U12 ( .A(RAND[67]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_3_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U11 ( .A(RAND[65]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_3_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U10 ( .A(RAND[67]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_3_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U9 ( .A(RAND[65]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_3_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U8 ( .A(RAND[66]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_3_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U7 ( .A(RAND[64]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_3_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U6 ( .A(RAND[66]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_3_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U5 ( .A(RAND[64]), .B(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_3_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_3_sbox_mult_msb_U4 ( .A(SB_3_sbox_mult_msb_FFxDP[5]), .B(
        SB_3_sbox_mult_msb_FFxDP[1]), .Z(SB_3_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_3_sbox_mult_msb_U3 ( .A(SB_3_sbox_mult_msb_FFxDP[13]), .B(
        SB_3_sbox_mult_msb_FFxDP[9]), .Z(SB_3_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_3_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_3_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_3_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_3_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_3_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_3_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_3_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_3_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_3_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_3_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_3_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_3_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_3_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_3_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_3_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_3_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_3_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_3_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[4]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_3_sbox_Y0_4xDP[5]), .B(
        SB_3_sbox_Y0_4xDP[4]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_3_sbox_InverterOutxD[7]), 
        .B(SB_3_sbox_InverterOutxD[6]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_3_sbox_Y0_4xDP[7]), .B(
        SB_3_sbox_Y0_4xDP[6]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_3_sbox_Y0_4xDP[4]), .B(
        SB_3_sbox_Y0_4xDP[6]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_3_sbox_Y0_4xDP[5]), .B(
        SB_3_sbox_Y0_4xDP[7]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_3_sbox_InverterOutxD[7]), .A2(SB_3_sbox_Y0_4xDP[7]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_3_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_3_sbox_InverterOutxD[5]), .A2(SB_3_sbox_Y0_4xDP[5]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_3_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_3_sbox_InverterOutxD[6]), .A2(SB_3_sbox_Y0_4xDP[6]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_3_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_3_sbox_InverterOutxD[4]), .A2(SB_3_sbox_Y0_4xDP[4]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_3_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_3_sbox_InverterOutxD[4]), 
        .B(SB_3_sbox_InverterOutxD[6]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[7]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[4]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_3_sbox_Y0_4xDP[1]), .B(
        SB_3_sbox_Y0_4xDP[0]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_3_sbox_InverterOutxD[7]), 
        .B(SB_3_sbox_InverterOutxD[6]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_3_sbox_Y0_4xDP[3]), .B(
        SB_3_sbox_Y0_4xDP[2]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_3_sbox_Y0_4xDP[0]), .B(
        SB_3_sbox_Y0_4xDP[2]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_3_sbox_Y0_4xDP[1]), .B(
        SB_3_sbox_Y0_4xDP[3]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_3_sbox_InverterOutxD[7]), .A2(SB_3_sbox_Y0_4xDP[3]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_3_sbox_InverterOutxD[5]), .A2(SB_3_sbox_Y0_4xDP[1]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_3_sbox_InverterOutxD[6]), .A2(SB_3_sbox_Y0_4xDP[2]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_3_sbox_InverterOutxD[4]), .A2(SB_3_sbox_Y0_4xDP[0]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_3_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_3_sbox_InverterOutxD[4]), 
        .B(SB_3_sbox_InverterOutxD[6]), .ZN(SB_3_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[7]), .Z(SB_3_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_3_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[0]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_3_sbox_Y0_4xDP[5]), .B(
        SB_3_sbox_Y0_4xDP[4]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_3_sbox_InverterOutxD[3]), 
        .B(SB_3_sbox_InverterOutxD[2]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_3_sbox_Y0_4xDP[7]), .B(
        SB_3_sbox_Y0_4xDP[6]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_3_sbox_Y0_4xDP[4]), .B(
        SB_3_sbox_Y0_4xDP[6]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_3_sbox_Y0_4xDP[5]), .B(
        SB_3_sbox_Y0_4xDP[7]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_3_sbox_InverterOutxD[3]), .A2(SB_3_sbox_Y0_4xDP[7]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_3_sbox_InverterOutxD[1]), .A2(SB_3_sbox_Y0_4xDP[5]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_3_sbox_InverterOutxD[2]), .A2(SB_3_sbox_Y0_4xDP[6]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_3_sbox_InverterOutxD[0]), .A2(SB_3_sbox_Y0_4xDP[4]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_3_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_3_sbox_InverterOutxD[0]), 
        .B(SB_3_sbox_InverterOutxD[2]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[3]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[0]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_3_sbox_Y0_4xDP[1]), .B(
        SB_3_sbox_Y0_4xDP[0]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_3_sbox_InverterOutxD[3]), 
        .B(SB_3_sbox_InverterOutxD[2]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_3_sbox_Y0_4xDP[3]), .B(
        SB_3_sbox_Y0_4xDP[2]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_3_sbox_Y0_4xDP[0]), .B(
        SB_3_sbox_Y0_4xDP[2]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_3_sbox_Y0_4xDP[1]), .B(
        SB_3_sbox_Y0_4xDP[3]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_3_sbox_InverterOutxD[3]), .A2(SB_3_sbox_Y0_4xDP[3]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_3_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_3_sbox_InverterOutxD[1]), .A2(SB_3_sbox_Y0_4xDP[1]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_3_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_3_sbox_InverterOutxD[2]), .A2(SB_3_sbox_Y0_4xDP[2]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_3_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_3_sbox_InverterOutxD[0]), .A2(SB_3_sbox_Y0_4xDP[0]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_3_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_3_sbox_InverterOutxD[0]), 
        .B(SB_3_sbox_InverterOutxD[2]), .ZN(SB_3_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[3]), .Z(SB_3_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_3_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_3_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_3_sbox_mult_lsb_U18 ( .A(SB_3_sbox_mult_lsb_FFxDP[13]), .B(
        SB_3_sbox_mult_lsb_FFxDP[9]), .Z(SB_3_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_3_sbox_mult_lsb_U17 ( .A(SB_3_sbox_mult_lsb_FFxDP[5]), .B(
        SB_3_sbox_mult_lsb_FFxDP[1]), .Z(SB_3_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_3_sbox_mult_lsb_U16 ( .A(SB_3_sbox_mult_lsb_FFxDP[4]), .B(
        SB_3_sbox_mult_lsb_FFxDP[0]), .Z(SB_3_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_3_sbox_mult_lsb_U15 ( .A(SB_3_sbox_mult_lsb_FFxDP[12]), .B(
        SB_3_sbox_mult_lsb_FFxDP[8]), .Z(SB_3_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_3_sbox_mult_lsb_U14 ( .A(SB_3_sbox_mult_lsb_FFxDP[6]), .B(
        SB_3_sbox_mult_lsb_FFxDP[2]), .Z(SB_3_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_3_sbox_mult_lsb_U13 ( .A(SB_3_sbox_mult_lsb_FFxDP[14]), .B(
        SB_3_sbox_mult_lsb_FFxDP[10]), .Z(SB_3_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_3_sbox_mult_lsb_U12 ( .A(RAND[63]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_3_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U11 ( .A(RAND[61]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_3_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U10 ( .A(RAND[63]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_3_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U9 ( .A(RAND[61]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_3_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U8 ( .A(RAND[62]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_3_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U7 ( .A(RAND[60]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_3_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U6 ( .A(RAND[62]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_3_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U5 ( .A(RAND[60]), .B(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_3_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_3_sbox_mult_lsb_U4 ( .A(SB_3_sbox_mult_lsb_FFxDP[7]), .B(
        SB_3_sbox_mult_lsb_FFxDP[3]), .Z(SB_3_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_3_sbox_mult_lsb_U3 ( .A(SB_3_sbox_mult_lsb_FFxDP[15]), .B(
        SB_3_sbox_mult_lsb_FFxDP[11]), .Z(SB_3_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_3_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_3_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_3_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_3_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_3_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_3_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_3_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_3_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_3_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_3_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_3_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_3_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_3_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_3_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_3_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_3_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_3_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_3_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[4]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_3_sbox_Y1_4xDP[5]), .B(
        SB_3_sbox_Y1_4xDP[4]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_3_sbox_InverterOutxD[7]), 
        .B(SB_3_sbox_InverterOutxD[6]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_3_sbox_Y1_4xDP[7]), .B(
        SB_3_sbox_Y1_4xDP[6]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_3_sbox_Y1_4xDP[4]), .B(
        SB_3_sbox_Y1_4xDP[6]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_3_sbox_Y1_4xDP[5]), .B(
        SB_3_sbox_Y1_4xDP[7]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_3_sbox_InverterOutxD[7]), .A2(SB_3_sbox_Y1_4xDP[7]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_3_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_3_sbox_InverterOutxD[5]), .A2(SB_3_sbox_Y1_4xDP[5]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_3_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_3_sbox_InverterOutxD[6]), .A2(SB_3_sbox_Y1_4xDP[6]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_3_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_3_sbox_InverterOutxD[4]), .A2(SB_3_sbox_Y1_4xDP[4]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_3_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_3_sbox_InverterOutxD[4]), 
        .B(SB_3_sbox_InverterOutxD[6]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[7]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[4]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_3_sbox_Y1_4xDP[1]), .B(
        SB_3_sbox_Y1_4xDP[0]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_3_sbox_InverterOutxD[7]), 
        .B(SB_3_sbox_InverterOutxD[6]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_3_sbox_Y1_4xDP[3]), .B(
        SB_3_sbox_Y1_4xDP[2]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_3_sbox_Y1_4xDP[0]), .B(
        SB_3_sbox_Y1_4xDP[2]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_3_sbox_Y1_4xDP[1]), .B(
        SB_3_sbox_Y1_4xDP[3]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_3_sbox_InverterOutxD[7]), .A2(SB_3_sbox_Y1_4xDP[3]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_3_sbox_InverterOutxD[5]), .A2(SB_3_sbox_Y1_4xDP[1]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_3_sbox_InverterOutxD[6]), .A2(SB_3_sbox_Y1_4xDP[2]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_3_sbox_InverterOutxD[4]), .A2(SB_3_sbox_Y1_4xDP[0]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_3_sbox_InverterOutxD[4]), 
        .B(SB_3_sbox_InverterOutxD[6]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_3_sbox_InverterOutxD[5]), 
        .B(SB_3_sbox_InverterOutxD[7]), .Z(SB_3_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[0]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_3_sbox_Y1_4xDP[5]), .B(
        SB_3_sbox_Y1_4xDP[4]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_3_sbox_InverterOutxD[3]), 
        .B(SB_3_sbox_InverterOutxD[2]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_3_sbox_Y1_4xDP[7]), .B(
        SB_3_sbox_Y1_4xDP[6]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_3_sbox_Y1_4xDP[4]), .B(
        SB_3_sbox_Y1_4xDP[6]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_3_sbox_Y1_4xDP[5]), .B(
        SB_3_sbox_Y1_4xDP[7]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_3_sbox_InverterOutxD[3]), .A2(SB_3_sbox_Y1_4xDP[7]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_3_sbox_InverterOutxD[1]), .A2(SB_3_sbox_Y1_4xDP[5]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_3_sbox_InverterOutxD[2]), .A2(SB_3_sbox_Y1_4xDP[6]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_3_sbox_InverterOutxD[0]), .A2(SB_3_sbox_Y1_4xDP[4]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_3_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_3_sbox_InverterOutxD[0]), 
        .B(SB_3_sbox_InverterOutxD[2]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[3]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[0]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_3_sbox_Y1_4xDP[1]), .B(
        SB_3_sbox_Y1_4xDP[0]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_3_sbox_InverterOutxD[3]), 
        .B(SB_3_sbox_InverterOutxD[2]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_3_sbox_Y1_4xDP[3]), .B(
        SB_3_sbox_Y1_4xDP[2]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_3_sbox_Y1_4xDP[0]), .B(
        SB_3_sbox_Y1_4xDP[2]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_3_sbox_Y1_4xDP[1]), .B(
        SB_3_sbox_Y1_4xDP[3]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_3_sbox_InverterOutxD[3]), .A2(SB_3_sbox_Y1_4xDP[3]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_3_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_3_sbox_InverterOutxD[1]), .A2(SB_3_sbox_Y1_4xDP[1]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_3_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_3_sbox_InverterOutxD[2]), .A2(SB_3_sbox_Y1_4xDP[2]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_3_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_3_sbox_InverterOutxD[0]), .A2(SB_3_sbox_Y1_4xDP[0]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_3_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_3_sbox_InverterOutxD[0]), 
        .B(SB_3_sbox_InverterOutxD[2]), .ZN(SB_3_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_3_sbox_InverterOutxD[1]), 
        .B(SB_3_sbox_InverterOutxD[3]), .Z(SB_3_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_3_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_3_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_4_sbox_U22 ( .A(SB_4_sbox_Y0xorY12xDP[7]), .B(
        SB_4_sbox_Y0mulY1xD[7]), .Z(SB_4_sbox_InverterInxD[7]) );
  XOR2_X1 SB_4_sbox_U21 ( .A(SB_4_sbox_Y0xorY12xDP[6]), .B(
        SB_4_sbox_Y0mulY1xD[6]), .Z(SB_4_sbox_InverterInxD[6]) );
  XOR2_X1 SB_4_sbox_U20 ( .A(SB_4_sbox_Y0xorY12xDP[5]), .B(
        SB_4_sbox_Y0mulY1xD[5]), .Z(SB_4_sbox_InverterInxD[5]) );
  XOR2_X1 SB_4_sbox_U19 ( .A(SB_4_sbox_Y0xorY12xDP[4]), .B(
        SB_4_sbox_Y0mulY1xD[4]), .Z(SB_4_sbox_InverterInxD[4]) );
  XOR2_X1 SB_4_sbox_U18 ( .A(SB_4_sbox_Y0xorY12xDP[3]), .B(
        SB_4_sbox_Y0mulY1xD[3]), .Z(SB_4_sbox_InverterInxD[3]) );
  XOR2_X1 SB_4_sbox_U17 ( .A(SB_4_sbox_Y0xorY12xDP[2]), .B(
        SB_4_sbox_Y0mulY1xD[2]), .Z(SB_4_sbox_InverterInxD[2]) );
  XOR2_X1 SB_4_sbox_U16 ( .A(SB_4_sbox_Y0xorY12xDP[1]), .B(
        SB_4_sbox_Y0mulY1xD[1]), .Z(SB_4_sbox_InverterInxD[1]) );
  XOR2_X1 SB_4_sbox_U15 ( .A(SB_4_sbox_Y0xorY12xDP[0]), .B(
        SB_4_sbox_Y0mulY1xD[0]), .Z(SB_4_sbox_InverterInxD[0]) );
  XOR2_X1 SB_4_sbox_U14 ( .A(SB_4_sbox_Y1xD[7]), .B(SB_4_sbox_Y0xD[7]), .Z(
        SB_4_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_4_sbox_U13 ( .A(SB_4_sbox_Y1xD[3]), .B(SB_4_sbox_Y0xD[3]), .Z(
        SB_4_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_4_sbox_U12 ( .A(SB_4_sbox_Y1xD[5]), .B(SB_4_sbox_Y0xD[5]), .Z(
        SB_4_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_4_sbox_U11 ( .A(SB_4_sbox_Y1xD[1]), .B(SB_4_sbox_Y0xD[1]), .Z(
        SB_4_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_4_sbox_U10 ( .A(SB_4_sbox_Y1xD[6]), .B(SB_4_sbox_Y0xD[6]), .Z(
        SB_4_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_4_sbox_U9 ( .A(SB_4_sbox_Y1xD[2]), .B(SB_4_sbox_Y0xD[2]), .Z(
        SB_4_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_4_sbox_U8 ( .A(SB_4_sbox_Y1xD[4]), .B(SB_4_sbox_Y0xD[4]), .Z(
        SB_4_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_4_sbox_U7 ( .A(SB_4_sbox_Y1xD[0]), .B(SB_4_sbox_Y0xD[0]), .Z(
        SB_4_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_4_sbox_U6 ( .A(SB_4_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[5]) );
  INV_X1 SB_4_sbox_U5 ( .A(SB_4_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[6]) );
  INV_X1 SB_4_sbox_U4 ( .A(SB_4_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[0]) );
  INV_X1 SB_4_sbox_U3 ( .A(SB_4_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[1]) );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_4_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_4_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_4_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_4_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_4_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_4_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_4_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_4_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_4_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_4_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_4_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_4_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_4_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_4_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_4_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_4_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_4_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_4_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_4_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_4_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_4_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_4_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_4_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_4_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_4_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_4_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_4_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_4_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_4_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_4_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_4_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_4_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_4_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_4_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_4_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_4_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_4_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_4_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_4_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_4_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_4_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_4_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_4_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_4_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_4_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_4_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_4_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_4_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_4_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_4_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_4_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_4_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_4_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_4_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_4_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_4_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_4_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_4_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_4_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_4_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_4_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_4_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_4_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_4_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_4_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_4_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_4_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_4_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_4_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_4_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_4_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_4_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_4_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_4_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_4_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_4_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_4_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_4_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_4_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_4_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_4_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_4_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_4_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_0__0_ ( .D(SB_4_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_4_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_0__1_ ( .D(SB_4_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_4_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_0__2_ ( .D(SB_4_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_4_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_0__3_ ( .D(SB_4_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_4_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_1__0_ ( .D(SB_4_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_4_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_1__1_ ( .D(SB_4_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_4_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_1__2_ ( .D(SB_4_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_4_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_4_sbox_InverterInxDP_reg_1__3_ ( .D(SB_4_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_4_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_4_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_4_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_4_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__0_ ( .D(SB_4_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__1_ ( .D(SB_4_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__2_ ( .D(SB_4_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__3_ ( .D(SB_4_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__4_ ( .D(SB_4_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__5_ ( .D(SB_4_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__6_ ( .D(SB_4_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_0__7_ ( .D(SB_4_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__0_ ( .D(SB_4_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__1_ ( .D(SB_4_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__2_ ( .D(SB_4_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__3_ ( .D(SB_4_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_4_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__4_ ( .D(SB_4_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__5_ ( .D(SB_4_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__6_ ( .D(SB_4_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_4_sbox_mappedxDP_reg_1__7_ ( .D(SB_4_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_4_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_4_sbox_input_mapping_1_U20 ( .A(SB_4_sbox_mappedxD[10]), .B(
        KA_OUT1[39]), .Z(SB_4_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U19 ( .A(KA_OUT1[35]), .B(KA_OUT1[33]), 
        .Z(SB_4_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U18 ( .A(KA_OUT1[36]), .B(
        SB_4_sbox_input_mapping_1_n17), .Z(SB_4_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U17 ( .A(SB_4_sbox_input_mapping_1_n19), 
        .B(SB_4_sbox_input_mapping_1_n18), .Z(SB_4_sbox_mappedxD[11]) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U16 ( .A(SB_4_sbox_mappedxD[10]), .B(
        KA_OUT1[38]), .Z(SB_4_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U15 ( .A(KA_OUT1[34]), .B(KA_OUT1[33]), 
        .Z(SB_4_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U14 ( .A(KA_OUT1[35]), .B(
        SB_4_sbox_input_mapping_1_n14), .Z(SB_4_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U13 ( .A(SB_4_sbox_input_mapping_1_n16), 
        .B(SB_4_sbox_input_mapping_1_n15), .Z(SB_4_sbox_mappedxD[8]) );
  XNOR2_X1 SB_4_sbox_input_mapping_1_U12 ( .A(KA_OUT1[34]), .B(
        SB_4_sbox_mappedxD[10]), .ZN(SB_4_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_4_sbox_input_mapping_1_U11 ( .A(SB_4_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[33]), .ZN(SB_4_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U10 ( .A(SB_4_sbox_input_mapping_1_n26), 
        .B(SB_4_sbox_input_mapping_1_n25), .Z(SB_4_sbox_mappedxD[15]) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U9 ( .A(SB_4_sbox_mappedxD[10]), .B(
        KA_OUT1[36]), .Z(SB_4_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U8 ( .A(SB_4_sbox_input_mapping_1_n23), 
        .B(SB_4_sbox_input_mapping_1_n22), .Z(SB_4_sbox_mappedxD[14]) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U7 ( .A(SB_4_sbox_mappedxD[10]), .B(
        KA_OUT1[33]), .Z(SB_4_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U6 ( .A(SB_4_sbox_input_mapping_1_n23), 
        .B(SB_4_sbox_input_mapping_1_n21), .Z(SB_4_sbox_mappedxD[13]) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U5 ( .A(SB_4_sbox_mappedxD[10]), .B(
        SB_4_sbox_input_mapping_1_n24), .Z(SB_4_sbox_mappedxD[12]) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U4 ( .A(SB_4_sbox_mappedxD[10]), .B(
        SB_4_sbox_input_mapping_1_n23), .Z(SB_4_sbox_mappedxD[9]) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U3 ( .A(KA_OUT1[39]), .B(KA_OUT1[38]), .Z(
        SB_4_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U2 ( .A(KA_OUT1[37]), .B(
        SB_4_sbox_input_mapping_1_n20), .Z(SB_4_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_4_sbox_input_mapping_1_U1 ( .A(KA_OUT1[37]), .B(KA_OUT1[38]), .Z(
        SB_4_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_4_sbox_square_scaler_gf24_1_U3 ( .A(SB_4_sbox_Y0xorY1xD[5]), .B(
        SB_4_sbox_Y0xorY1xD[3]), .Z(SB_4_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_4_sbox_square_scaler_gf24_1_U2 ( .A(SB_4_sbox_Y0xorY12xD[4]), .B(
        SB_4_sbox_Y0xorY1xD[4]), .Z(SB_4_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_4_sbox_square_scaler_gf24_1_U1 ( .A(SB_4_sbox_Y0xorY12xD[4]), .B(
        SB_4_sbox_Y0xorY1xD[3]), .Z(SB_4_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U17 ( .A(SB_4_sbox_InvUnmappedxD[11]), 
        .B(SB_4_sbox_output_mapping_1_n12), .Z(SB_4_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_4_sbox_output_mapping_1_U16 ( .A(SB_4_sbox_InvUnmappedxD[10]), 
        .B(SB_4_sbox_InvUnmappedxD[8]), .Z(SB_4_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U15 ( .A(SB_4_sbox_output_mapping_1_n14), 
        .B(SB_4_sbox_output_mapping_1_n13), .Z(SR_OUT1[2]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U14 ( .A(SB_4_sbox_InvUnmappedxD[14]), 
        .B(SB_4_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[5]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U13 ( .A(SB_4_sbox_InvUnmappedxD[15]), 
        .B(SB_4_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[6]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U12 ( .A(SB_4_sbox_InvUnmappedxD[13]), 
        .B(SB_4_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[7]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U11 ( .A(SB_4_sbox_InvUnmappedxD[14]), 
        .B(SB_4_sbox_InvUnmappedxD[12]), .Z(SB_4_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U10 ( .A(SB_4_sbox_InvUnmappedxD[9]), .B(
        SB_4_sbox_output_mapping_1_n10), .Z(SR_OUT1[0]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U9 ( .A(SB_4_sbox_InvUnmappedxD[13]), .B(
        SB_4_sbox_InvUnmappedxD[12]), .Z(SB_4_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U8 ( .A(SB_4_sbox_InvUnmappedxD[9]), .B(
        SB_4_sbox_output_mapping_1_n11), .Z(SR_OUT1[1]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U7 ( .A(SB_4_sbox_InvUnmappedxD[15]), .B(
        SB_4_sbox_InvUnmappedxD[13]), .Z(SB_4_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U6 ( .A(SB_4_sbox_InvUnmappedxD[11]), .B(
        SB_4_sbox_output_mapping_1_n18), .Z(SR_OUT1[4]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U5 ( .A(SB_4_sbox_InvUnmappedxD[15]), .B(
        SB_4_sbox_InvUnmappedxD[14]), .Z(SB_4_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U4 ( .A(SB_4_sbox_InvUnmappedxD[13]), .B(
        SB_4_sbox_output_mapping_1_n15), .Z(SB_4_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U3 ( .A(SB_4_sbox_InvUnmappedxD[12]), .B(
        SB_4_sbox_InvUnmappedxD[11]), .Z(SB_4_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U2 ( .A(SB_4_sbox_output_mapping_1_n17), 
        .B(SB_4_sbox_output_mapping_1_n16), .Z(SR_OUT1[3]) );
  XOR2_X1 SB_4_sbox_output_mapping_1_U1 ( .A(SB_4_sbox_InvUnmappedxD[14]), .B(
        SB_4_sbox_InvUnmappedxD[13]), .Z(SB_4_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U20 ( .A(SB_4_sbox_mappedxD[2]), .B(
        KA_OUT0[39]), .Z(SB_4_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U19 ( .A(KA_OUT0[35]), .B(KA_OUT0[33]), 
        .Z(SB_4_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U18 ( .A(KA_OUT0[36]), .B(
        SB_4_sbox_input_mapping_0_n17), .Z(SB_4_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U17 ( .A(SB_4_sbox_input_mapping_0_n19), 
        .B(SB_4_sbox_input_mapping_0_n18), .Z(SB_4_sbox_mappedxD[3]) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U16 ( .A(SB_4_sbox_mappedxD[2]), .B(
        KA_OUT0[38]), .Z(SB_4_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U15 ( .A(KA_OUT0[34]), .B(KA_OUT0[33]), 
        .Z(SB_4_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U14 ( .A(KA_OUT0[35]), .B(
        SB_4_sbox_input_mapping_0_n14), .Z(SB_4_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U13 ( .A(SB_4_sbox_input_mapping_0_n16), 
        .B(SB_4_sbox_input_mapping_0_n15), .Z(SB_4_sbox_mappedxD[0]) );
  XNOR2_X1 SB_4_sbox_input_mapping_0_U12 ( .A(KA_OUT0[34]), .B(
        SB_4_sbox_mappedxD[2]), .ZN(SB_4_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_4_sbox_input_mapping_0_U11 ( .A(SB_4_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[33]), .ZN(SB_4_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U10 ( .A(SB_4_sbox_input_mapping_0_n26), 
        .B(SB_4_sbox_input_mapping_0_n25), .Z(SB_4_sbox_mappedxD[7]) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U9 ( .A(SB_4_sbox_mappedxD[2]), .B(
        KA_OUT0[36]), .Z(SB_4_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U8 ( .A(SB_4_sbox_input_mapping_0_n23), 
        .B(SB_4_sbox_input_mapping_0_n22), .Z(SB_4_sbox_mappedxD[6]) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U7 ( .A(SB_4_sbox_mappedxD[2]), .B(
        KA_OUT0[33]), .Z(SB_4_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U6 ( .A(SB_4_sbox_input_mapping_0_n23), 
        .B(SB_4_sbox_input_mapping_0_n21), .Z(SB_4_sbox_mappedxD[5]) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U5 ( .A(SB_4_sbox_mappedxD[2]), .B(
        SB_4_sbox_input_mapping_0_n24), .Z(SB_4_sbox_mappedxD[4]) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U4 ( .A(SB_4_sbox_mappedxD[2]), .B(
        SB_4_sbox_input_mapping_0_n23), .Z(SB_4_sbox_mappedxD[1]) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U3 ( .A(KA_OUT0[39]), .B(KA_OUT0[38]), .Z(
        SB_4_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U2 ( .A(KA_OUT0[37]), .B(
        SB_4_sbox_input_mapping_0_n20), .Z(SB_4_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_4_sbox_input_mapping_0_U1 ( .A(KA_OUT0[37]), .B(KA_OUT0[38]), .Z(
        SB_4_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_4_sbox_square_scaler_gf24_0_U3 ( .A(SB_4_sbox_Y0xorY1xD[2]), .B(
        SB_4_sbox_Y0xorY1xD[0]), .Z(SB_4_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_4_sbox_square_scaler_gf24_0_U2 ( .A(SB_4_sbox_Y0xorY12xD[0]), .B(
        SB_4_sbox_Y0xorY1xD[1]), .Z(SB_4_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_4_sbox_square_scaler_gf24_0_U1 ( .A(SB_4_sbox_Y0xorY12xD[0]), .B(
        SB_4_sbox_Y0xorY1xD[0]), .Z(SB_4_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U17 ( .A(SB_4_sbox_InvUnmappedxD[3]), .B(
        SB_4_sbox_output_mapping_0_n12), .Z(SB_4_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U16 ( .A(SB_4_sbox_InvUnmappedxD[2]), .B(
        SB_4_sbox_InvUnmappedxD[0]), .Z(SB_4_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U15 ( .A(SB_4_sbox_output_mapping_0_n14), 
        .B(SB_4_sbox_output_mapping_0_n13), .Z(SR_OUT0[2]) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U14 ( .A(SB_4_sbox_InvUnmappedxD[5]), .B(
        SB_4_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[7]) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U13 ( .A(SB_4_sbox_InvUnmappedxD[6]), .B(
        SB_4_sbox_InvUnmappedxD[0]), .Z(SB_4_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U12 ( .A(SB_4_sbox_InvUnmappedxD[7]), .B(
        SB_4_sbox_InvUnmappedxD[3]), .Z(SB_4_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U11 ( .A(SB_4_sbox_InvUnmappedxD[7]), .B(
        SB_4_sbox_InvUnmappedxD[5]), .Z(SB_4_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U10 ( .A(SB_4_sbox_InvUnmappedxD[3]), .B(
        SB_4_sbox_output_mapping_0_n18), .Z(SR_OUT0[4]) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U9 ( .A(SB_4_sbox_InvUnmappedxD[6]), .B(
        SB_4_sbox_InvUnmappedxD[4]), .Z(SB_4_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U8 ( .A(SB_4_sbox_InvUnmappedxD[1]), .B(
        SB_4_sbox_output_mapping_0_n10), .Z(SB_4_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U7 ( .A(SB_4_sbox_InvUnmappedxD[5]), .B(
        SB_4_sbox_InvUnmappedxD[4]), .Z(SB_4_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U6 ( .A(SB_4_sbox_InvUnmappedxD[1]), .B(
        SB_4_sbox_output_mapping_0_n11), .Z(SB_4_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U5 ( .A(SB_4_sbox_InvUnmappedxD[7]), .B(
        SB_4_sbox_InvUnmappedxD[6]), .Z(SB_4_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U4 ( .A(SB_4_sbox_InvUnmappedxD[5]), .B(
        SB_4_sbox_output_mapping_0_n15), .Z(SB_4_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U3 ( .A(SB_4_sbox_InvUnmappedxD[4]), .B(
        SB_4_sbox_InvUnmappedxD[3]), .Z(SB_4_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U2 ( .A(SB_4_sbox_output_mapping_0_n17), 
        .B(SB_4_sbox_output_mapping_0_n16), .Z(SR_OUT0[3]) );
  XOR2_X1 SB_4_sbox_output_mapping_0_U1 ( .A(SB_4_sbox_InvUnmappedxD[6]), .B(
        SB_4_sbox_InvUnmappedxD[5]), .Z(SB_4_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U18 ( .A(SB_4_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[11]), .Z(SB_4_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U17 ( .A(SB_4_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[10]), .Z(SB_4_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U16 ( .A(SB_4_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[9]), .Z(SB_4_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U15 ( .A(SB_4_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[8]), .Z(SB_4_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U14 ( .A(SB_4_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[3]), .Z(SB_4_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U13 ( .A(SB_4_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[2]), .Z(SB_4_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U12 ( .A(SB_4_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[1]), .Z(SB_4_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U11 ( .A(SB_4_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_4_sbox_mul_y0y1_FFxDP[0]), .Z(SB_4_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_4_sbox_mul_y0y1_U10 ( .A(RAND[89]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_4_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_U9 ( .A(RAND[87]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_4_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_U8 ( .A(RAND[89]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_4_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_U7 ( .A(RAND[87]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_4_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_U6 ( .A(RAND[88]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_4_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_U5 ( .A(RAND[86]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_4_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_U4 ( .A(RAND[88]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_4_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_U3 ( .A(RAND[86]), .B(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_4_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_4_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_4_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_4_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_4_sbox_Y0xD[5]), .B(
        SB_4_sbox_Y0xD[4]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_4_sbox_Y1xD[5]), .B(
        SB_4_sbox_Y1xD[4]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_4_sbox_Y0xD[7]), .B(
        SB_4_sbox_Y0xD[6]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_4_sbox_Y1xD[7]), .B(
        SB_4_sbox_Y1xD[6]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_4_sbox_Y1xD[7]), .A2(
        SB_4_sbox_Y0xD[7]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_4_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_4_sbox_Y1xD[5]), .A2(
        SB_4_sbox_Y0xD[5]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_4_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_4_sbox_Y1xD[4]), .B(
        SB_4_sbox_Y1xD[6]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_4_sbox_Y0xD[4]), .B(
        SB_4_sbox_Y0xD[6]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_4_sbox_Y1xD[5]), .B(
        SB_4_sbox_Y1xD[7]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_4_sbox_Y1xD[6]), .A2(
        SB_4_sbox_Y0xD[6]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_4_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_4_sbox_Y1xD[4]), .A2(
        SB_4_sbox_Y0xD[4]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_4_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_4_sbox_Y0xD[5]), .B(
        SB_4_sbox_Y0xD[7]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_4_sbox_Y0xD[1]), .B(
        SB_4_sbox_Y0xD[0]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_4_sbox_Y1xD[5]), .B(
        SB_4_sbox_Y1xD[4]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_4_sbox_Y0xD[3]), .B(
        SB_4_sbox_Y0xD[2]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_4_sbox_Y1xD[7]), .B(
        SB_4_sbox_Y1xD[6]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_4_sbox_Y1xD[7]), .A2(
        SB_4_sbox_Y0xD[3]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_4_sbox_Y1xD[5]), .A2(
        SB_4_sbox_Y0xD[1]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_4_sbox_Y1xD[4]), .B(
        SB_4_sbox_Y1xD[6]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_4_sbox_Y0xD[0]), .B(
        SB_4_sbox_Y0xD[2]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_4_sbox_Y1xD[5]), .B(
        SB_4_sbox_Y1xD[7]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_4_sbox_Y1xD[6]), .A2(
        SB_4_sbox_Y0xD[2]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_4_sbox_Y1xD[4]), .A2(
        SB_4_sbox_Y0xD[0]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_4_sbox_Y0xD[1]), .B(
        SB_4_sbox_Y0xD[3]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_4_sbox_Y0xD[5]), .B(
        SB_4_sbox_Y0xD[4]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_4_sbox_Y1xD[1]), .B(
        SB_4_sbox_Y1xD[0]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_4_sbox_Y0xD[7]), .B(
        SB_4_sbox_Y0xD[6]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_4_sbox_Y1xD[3]), .B(
        SB_4_sbox_Y1xD[2]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_4_sbox_Y1xD[3]), .A2(
        SB_4_sbox_Y0xD[7]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_4_sbox_Y1xD[1]), .A2(
        SB_4_sbox_Y0xD[5]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_4_sbox_Y1xD[0]), .B(
        SB_4_sbox_Y1xD[2]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_4_sbox_Y0xD[4]), .B(
        SB_4_sbox_Y0xD[6]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_4_sbox_Y1xD[1]), .B(
        SB_4_sbox_Y1xD[3]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_4_sbox_Y1xD[2]), .A2(
        SB_4_sbox_Y0xD[6]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_4_sbox_Y1xD[0]), .A2(
        SB_4_sbox_Y0xD[4]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_4_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_4_sbox_Y0xD[5]), .B(
        SB_4_sbox_Y0xD[7]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_4_sbox_Y0xD[1]), .B(
        SB_4_sbox_Y0xD[0]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_4_sbox_Y1xD[1]), .B(
        SB_4_sbox_Y1xD[0]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_4_sbox_Y0xD[3]), .B(
        SB_4_sbox_Y0xD[2]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_4_sbox_Y1xD[3]), .B(
        SB_4_sbox_Y1xD[2]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_4_sbox_Y1xD[3]), .A2(
        SB_4_sbox_Y0xD[3]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_4_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_4_sbox_Y1xD[1]), .A2(
        SB_4_sbox_Y0xD[1]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_4_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_4_sbox_Y1xD[0]), .B(
        SB_4_sbox_Y1xD[2]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_4_sbox_Y0xD[0]), .B(
        SB_4_sbox_Y0xD[2]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_4_sbox_Y1xD[1]), .B(
        SB_4_sbox_Y1xD[3]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_4_sbox_Y1xD[2]), .A2(
        SB_4_sbox_Y0xD[2]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_4_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_4_sbox_Y1xD[0]), .A2(
        SB_4_sbox_Y0xD[0]), .ZN(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_4_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_4_sbox_Y0xD[1]), .B(
        SB_4_sbox_Y0xD[3]), .Z(SB_4_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_4_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_4_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_4_sbox_inverter_gf24_U12 ( .A(SB_4_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_4_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_4_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_U11 ( .A(SB_4_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_4_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_4_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_U10 ( .A(SB_4_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_4_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_4_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_U9 ( .A(SB_4_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_4_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_4_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_4_sbox_inverter_gf24_U8 ( .A(SB_4_sbox_InverterInxDP[6]), .B(
        SB_4_sbox_InverterInxDP[4]), .ZN(SB_4_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_4_sbox_inverter_gf24_U7 ( .A(SB_4_sbox_inverter_gf24_d_1__0_), 
        .B(SB_4_sbox_inverter_gf24_n4), .ZN(SB_4_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_4_sbox_inverter_gf24_U6 ( .A(SB_4_sbox_InverterInxDP[2]), .B(
        SB_4_sbox_InverterInxDP[0]), .ZN(SB_4_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_4_sbox_inverter_gf24_U5 ( .A(SB_4_sbox_inverter_gf24_d_0__0_), 
        .B(SB_4_sbox_inverter_gf24_n3), .ZN(SB_4_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_4_sbox_inverter_gf24_U4 ( .A(SB_4_sbox_InverterInxDP[7]), .B(
        SB_4_sbox_InverterInxDP[5]), .Z(SB_4_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_4_sbox_inverter_gf24_U3 ( .A(SB_4_sbox_InverterInxDP[3]), .B(
        SB_4_sbox_InverterInxDP[1]), .Z(SB_4_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_4_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_4_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_4_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_4_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_4_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_4_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_4_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_4_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_4_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_4_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_4_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_4_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_4_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_4_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_4_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_4_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_4_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_4_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_4_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_4_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_4_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_4_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_4_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_4_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_4_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_4_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_4_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_4_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[77]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[76]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[77]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[76]), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_4_sbox_InverterInxDP[7]), .A2(SB_4_sbox_InverterInxDP[5]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_4_sbox_InverterInxDP[6]), .A2(SB_4_sbox_InverterInxDP[4]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_4_sbox_InverterInxDP[5]), .B(SB_4_sbox_InverterInxDP[4]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_4_sbox_InverterInxDP[7]), .B(SB_4_sbox_InverterInxDP[6]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_4_sbox_InverterInxDP[7]), .A2(SB_4_sbox_InverterInxDP[1]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_4_sbox_InverterInxDP[6]), .A2(SB_4_sbox_InverterInxDP[0]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_4_sbox_InverterInxDP[1]), .B(SB_4_sbox_InverterInxDP[0]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_4_sbox_InverterInxDP[7]), .B(SB_4_sbox_InverterInxDP[6]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_4_sbox_InverterInxDP[3]), .A2(SB_4_sbox_InverterInxDP[5]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_4_sbox_InverterInxDP[2]), .A2(SB_4_sbox_InverterInxDP[4]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_4_sbox_InverterInxDP[5]), .B(SB_4_sbox_InverterInxDP[4]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_4_sbox_InverterInxDP[3]), .B(SB_4_sbox_InverterInxDP[2]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_4_sbox_InverterInxDP[3]), .A2(SB_4_sbox_InverterInxDP[1]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_4_sbox_InverterInxDP[2]), .A2(SB_4_sbox_InverterInxDP[0]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_4_sbox_InverterInxDP[1]), .B(SB_4_sbox_InverterInxDP[0]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_4_sbox_InverterInxDP[3]), .B(SB_4_sbox_InverterInxDP[2]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[75]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[74]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[75]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[74]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_4_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_4_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_4_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_4_sbox_InverterOutxD[5]) );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[3]), .B(SB_4_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[1]), .B(SB_4_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[3]), .B(SB_4_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[1]), .B(SB_4_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_4_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_4_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[73]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[72]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[73]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[72]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_4_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_4_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_4_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_4_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_4_sbox_InverterOutxD[7]) );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_4_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[3]), .B(SB_4_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[1]), .B(SB_4_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[3]), .B(SB_4_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_4_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_4_sbox_inverter_gf24_ExDP[1]), .B(SB_4_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_4_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_4_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_4_sbox_mult_msb_U18 ( .A(SB_4_sbox_mult_msb_FFxDP[12]), .B(
        SB_4_sbox_mult_msb_FFxDP[8]), .Z(SB_4_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_4_sbox_mult_msb_U17 ( .A(SB_4_sbox_mult_msb_FFxDP[4]), .B(
        SB_4_sbox_mult_msb_FFxDP[0]), .Z(SB_4_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_4_sbox_mult_msb_U16 ( .A(SB_4_sbox_mult_msb_FFxDP[7]), .B(
        SB_4_sbox_mult_msb_FFxDP[3]), .Z(SB_4_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_4_sbox_mult_msb_U15 ( .A(SB_4_sbox_mult_msb_FFxDP[15]), .B(
        SB_4_sbox_mult_msb_FFxDP[11]), .Z(SB_4_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_4_sbox_mult_msb_U14 ( .A(SB_4_sbox_mult_msb_FFxDP[6]), .B(
        SB_4_sbox_mult_msb_FFxDP[2]), .Z(SB_4_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_4_sbox_mult_msb_U13 ( .A(SB_4_sbox_mult_msb_FFxDP[14]), .B(
        SB_4_sbox_mult_msb_FFxDP[10]), .Z(SB_4_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_4_sbox_mult_msb_U12 ( .A(RAND[85]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_4_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U11 ( .A(RAND[83]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_4_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U10 ( .A(RAND[85]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_4_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U9 ( .A(RAND[83]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_4_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U8 ( .A(RAND[84]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_4_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U7 ( .A(RAND[82]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_4_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U6 ( .A(RAND[84]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_4_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U5 ( .A(RAND[82]), .B(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_4_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_4_sbox_mult_msb_U4 ( .A(SB_4_sbox_mult_msb_FFxDP[5]), .B(
        SB_4_sbox_mult_msb_FFxDP[1]), .Z(SB_4_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_4_sbox_mult_msb_U3 ( .A(SB_4_sbox_mult_msb_FFxDP[13]), .B(
        SB_4_sbox_mult_msb_FFxDP[9]), .Z(SB_4_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_4_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_4_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_4_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_4_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_4_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_4_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_4_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_4_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_4_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_4_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_4_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_4_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_4_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_4_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_4_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_4_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_4_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_4_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[4]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_4_sbox_Y0_4xDP[5]), .B(
        SB_4_sbox_Y0_4xDP[4]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_4_sbox_InverterOutxD[7]), 
        .B(SB_4_sbox_InverterOutxD[6]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_4_sbox_Y0_4xDP[7]), .B(
        SB_4_sbox_Y0_4xDP[6]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_4_sbox_Y0_4xDP[4]), .B(
        SB_4_sbox_Y0_4xDP[6]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_4_sbox_Y0_4xDP[5]), .B(
        SB_4_sbox_Y0_4xDP[7]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_4_sbox_InverterOutxD[7]), .A2(SB_4_sbox_Y0_4xDP[7]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_4_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_4_sbox_InverterOutxD[5]), .A2(SB_4_sbox_Y0_4xDP[5]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_4_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_4_sbox_InverterOutxD[6]), .A2(SB_4_sbox_Y0_4xDP[6]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_4_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_4_sbox_InverterOutxD[4]), .A2(SB_4_sbox_Y0_4xDP[4]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_4_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_4_sbox_InverterOutxD[4]), 
        .B(SB_4_sbox_InverterOutxD[6]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[7]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[4]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_4_sbox_Y0_4xDP[1]), .B(
        SB_4_sbox_Y0_4xDP[0]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_4_sbox_InverterOutxD[7]), 
        .B(SB_4_sbox_InverterOutxD[6]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_4_sbox_Y0_4xDP[3]), .B(
        SB_4_sbox_Y0_4xDP[2]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_4_sbox_Y0_4xDP[0]), .B(
        SB_4_sbox_Y0_4xDP[2]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_4_sbox_Y0_4xDP[1]), .B(
        SB_4_sbox_Y0_4xDP[3]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_4_sbox_InverterOutxD[7]), .A2(SB_4_sbox_Y0_4xDP[3]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_4_sbox_InverterOutxD[5]), .A2(SB_4_sbox_Y0_4xDP[1]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_4_sbox_InverterOutxD[6]), .A2(SB_4_sbox_Y0_4xDP[2]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_4_sbox_InverterOutxD[4]), .A2(SB_4_sbox_Y0_4xDP[0]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_4_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_4_sbox_InverterOutxD[4]), 
        .B(SB_4_sbox_InverterOutxD[6]), .ZN(SB_4_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[7]), .Z(SB_4_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_4_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[0]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_4_sbox_Y0_4xDP[5]), .B(
        SB_4_sbox_Y0_4xDP[4]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_4_sbox_InverterOutxD[3]), 
        .B(SB_4_sbox_InverterOutxD[2]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_4_sbox_Y0_4xDP[7]), .B(
        SB_4_sbox_Y0_4xDP[6]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_4_sbox_Y0_4xDP[4]), .B(
        SB_4_sbox_Y0_4xDP[6]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_4_sbox_Y0_4xDP[5]), .B(
        SB_4_sbox_Y0_4xDP[7]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_4_sbox_InverterOutxD[3]), .A2(SB_4_sbox_Y0_4xDP[7]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_4_sbox_InverterOutxD[1]), .A2(SB_4_sbox_Y0_4xDP[5]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_4_sbox_InverterOutxD[2]), .A2(SB_4_sbox_Y0_4xDP[6]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_4_sbox_InverterOutxD[0]), .A2(SB_4_sbox_Y0_4xDP[4]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_4_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_4_sbox_InverterOutxD[0]), 
        .B(SB_4_sbox_InverterOutxD[2]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[3]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[0]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_4_sbox_Y0_4xDP[1]), .B(
        SB_4_sbox_Y0_4xDP[0]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_4_sbox_InverterOutxD[3]), 
        .B(SB_4_sbox_InverterOutxD[2]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_4_sbox_Y0_4xDP[3]), .B(
        SB_4_sbox_Y0_4xDP[2]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_4_sbox_Y0_4xDP[0]), .B(
        SB_4_sbox_Y0_4xDP[2]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_4_sbox_Y0_4xDP[1]), .B(
        SB_4_sbox_Y0_4xDP[3]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_4_sbox_InverterOutxD[3]), .A2(SB_4_sbox_Y0_4xDP[3]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_4_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_4_sbox_InverterOutxD[1]), .A2(SB_4_sbox_Y0_4xDP[1]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_4_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_4_sbox_InverterOutxD[2]), .A2(SB_4_sbox_Y0_4xDP[2]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_4_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_4_sbox_InverterOutxD[0]), .A2(SB_4_sbox_Y0_4xDP[0]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_4_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_4_sbox_InverterOutxD[0]), 
        .B(SB_4_sbox_InverterOutxD[2]), .ZN(SB_4_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[3]), .Z(SB_4_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_4_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_4_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_4_sbox_mult_lsb_U18 ( .A(SB_4_sbox_mult_lsb_FFxDP[13]), .B(
        SB_4_sbox_mult_lsb_FFxDP[9]), .Z(SB_4_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_4_sbox_mult_lsb_U17 ( .A(SB_4_sbox_mult_lsb_FFxDP[5]), .B(
        SB_4_sbox_mult_lsb_FFxDP[1]), .Z(SB_4_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_4_sbox_mult_lsb_U16 ( .A(SB_4_sbox_mult_lsb_FFxDP[4]), .B(
        SB_4_sbox_mult_lsb_FFxDP[0]), .Z(SB_4_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_4_sbox_mult_lsb_U15 ( .A(SB_4_sbox_mult_lsb_FFxDP[12]), .B(
        SB_4_sbox_mult_lsb_FFxDP[8]), .Z(SB_4_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_4_sbox_mult_lsb_U14 ( .A(SB_4_sbox_mult_lsb_FFxDP[6]), .B(
        SB_4_sbox_mult_lsb_FFxDP[2]), .Z(SB_4_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_4_sbox_mult_lsb_U13 ( .A(SB_4_sbox_mult_lsb_FFxDP[14]), .B(
        SB_4_sbox_mult_lsb_FFxDP[10]), .Z(SB_4_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_4_sbox_mult_lsb_U12 ( .A(RAND[81]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_4_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U11 ( .A(RAND[79]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_4_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U10 ( .A(RAND[81]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_4_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U9 ( .A(RAND[79]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_4_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U8 ( .A(RAND[80]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_4_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U7 ( .A(RAND[78]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_4_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U6 ( .A(RAND[80]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_4_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U5 ( .A(RAND[78]), .B(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_4_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_4_sbox_mult_lsb_U4 ( .A(SB_4_sbox_mult_lsb_FFxDP[7]), .B(
        SB_4_sbox_mult_lsb_FFxDP[3]), .Z(SB_4_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_4_sbox_mult_lsb_U3 ( .A(SB_4_sbox_mult_lsb_FFxDP[15]), .B(
        SB_4_sbox_mult_lsb_FFxDP[11]), .Z(SB_4_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_4_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_4_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_4_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_4_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_4_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_4_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_4_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_4_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_4_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_4_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_4_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_4_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_4_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_4_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_4_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_4_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_4_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_4_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[4]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_4_sbox_Y1_4xDP[5]), .B(
        SB_4_sbox_Y1_4xDP[4]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_4_sbox_InverterOutxD[7]), 
        .B(SB_4_sbox_InverterOutxD[6]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_4_sbox_Y1_4xDP[7]), .B(
        SB_4_sbox_Y1_4xDP[6]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_4_sbox_Y1_4xDP[4]), .B(
        SB_4_sbox_Y1_4xDP[6]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_4_sbox_Y1_4xDP[5]), .B(
        SB_4_sbox_Y1_4xDP[7]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_4_sbox_InverterOutxD[7]), .A2(SB_4_sbox_Y1_4xDP[7]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_4_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_4_sbox_InverterOutxD[5]), .A2(SB_4_sbox_Y1_4xDP[5]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_4_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_4_sbox_InverterOutxD[6]), .A2(SB_4_sbox_Y1_4xDP[6]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_4_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_4_sbox_InverterOutxD[4]), .A2(SB_4_sbox_Y1_4xDP[4]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_4_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_4_sbox_InverterOutxD[4]), 
        .B(SB_4_sbox_InverterOutxD[6]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[7]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[4]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_4_sbox_Y1_4xDP[1]), .B(
        SB_4_sbox_Y1_4xDP[0]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_4_sbox_InverterOutxD[7]), 
        .B(SB_4_sbox_InverterOutxD[6]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_4_sbox_Y1_4xDP[3]), .B(
        SB_4_sbox_Y1_4xDP[2]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_4_sbox_Y1_4xDP[0]), .B(
        SB_4_sbox_Y1_4xDP[2]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_4_sbox_Y1_4xDP[1]), .B(
        SB_4_sbox_Y1_4xDP[3]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_4_sbox_InverterOutxD[7]), .A2(SB_4_sbox_Y1_4xDP[3]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_4_sbox_InverterOutxD[5]), .A2(SB_4_sbox_Y1_4xDP[1]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_4_sbox_InverterOutxD[6]), .A2(SB_4_sbox_Y1_4xDP[2]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_4_sbox_InverterOutxD[4]), .A2(SB_4_sbox_Y1_4xDP[0]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_4_sbox_InverterOutxD[4]), 
        .B(SB_4_sbox_InverterOutxD[6]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_4_sbox_InverterOutxD[5]), 
        .B(SB_4_sbox_InverterOutxD[7]), .Z(SB_4_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[0]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_4_sbox_Y1_4xDP[5]), .B(
        SB_4_sbox_Y1_4xDP[4]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_4_sbox_InverterOutxD[3]), 
        .B(SB_4_sbox_InverterOutxD[2]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_4_sbox_Y1_4xDP[7]), .B(
        SB_4_sbox_Y1_4xDP[6]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_4_sbox_Y1_4xDP[4]), .B(
        SB_4_sbox_Y1_4xDP[6]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_4_sbox_Y1_4xDP[5]), .B(
        SB_4_sbox_Y1_4xDP[7]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_4_sbox_InverterOutxD[3]), .A2(SB_4_sbox_Y1_4xDP[7]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_4_sbox_InverterOutxD[1]), .A2(SB_4_sbox_Y1_4xDP[5]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_4_sbox_InverterOutxD[2]), .A2(SB_4_sbox_Y1_4xDP[6]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_4_sbox_InverterOutxD[0]), .A2(SB_4_sbox_Y1_4xDP[4]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_4_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_4_sbox_InverterOutxD[0]), 
        .B(SB_4_sbox_InverterOutxD[2]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[3]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[0]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_4_sbox_Y1_4xDP[1]), .B(
        SB_4_sbox_Y1_4xDP[0]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_4_sbox_InverterOutxD[3]), 
        .B(SB_4_sbox_InverterOutxD[2]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_4_sbox_Y1_4xDP[3]), .B(
        SB_4_sbox_Y1_4xDP[2]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_4_sbox_Y1_4xDP[0]), .B(
        SB_4_sbox_Y1_4xDP[2]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_4_sbox_Y1_4xDP[1]), .B(
        SB_4_sbox_Y1_4xDP[3]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_4_sbox_InverterOutxD[3]), .A2(SB_4_sbox_Y1_4xDP[3]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_4_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_4_sbox_InverterOutxD[1]), .A2(SB_4_sbox_Y1_4xDP[1]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_4_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_4_sbox_InverterOutxD[2]), .A2(SB_4_sbox_Y1_4xDP[2]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_4_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_4_sbox_InverterOutxD[0]), .A2(SB_4_sbox_Y1_4xDP[0]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_4_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_4_sbox_InverterOutxD[0]), 
        .B(SB_4_sbox_InverterOutxD[2]), .ZN(SB_4_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_4_sbox_InverterOutxD[1]), 
        .B(SB_4_sbox_InverterOutxD[3]), .Z(SB_4_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_4_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_4_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_5_sbox_U22 ( .A(SB_5_sbox_Y0xorY12xDP[7]), .B(
        SB_5_sbox_Y0mulY1xD[7]), .Z(SB_5_sbox_InverterInxD[7]) );
  XOR2_X1 SB_5_sbox_U21 ( .A(SB_5_sbox_Y0xorY12xDP[6]), .B(
        SB_5_sbox_Y0mulY1xD[6]), .Z(SB_5_sbox_InverterInxD[6]) );
  XOR2_X1 SB_5_sbox_U20 ( .A(SB_5_sbox_Y0xorY12xDP[5]), .B(
        SB_5_sbox_Y0mulY1xD[5]), .Z(SB_5_sbox_InverterInxD[5]) );
  XOR2_X1 SB_5_sbox_U19 ( .A(SB_5_sbox_Y0xorY12xDP[4]), .B(
        SB_5_sbox_Y0mulY1xD[4]), .Z(SB_5_sbox_InverterInxD[4]) );
  XOR2_X1 SB_5_sbox_U18 ( .A(SB_5_sbox_Y0xorY12xDP[3]), .B(
        SB_5_sbox_Y0mulY1xD[3]), .Z(SB_5_sbox_InverterInxD[3]) );
  XOR2_X1 SB_5_sbox_U17 ( .A(SB_5_sbox_Y0xorY12xDP[2]), .B(
        SB_5_sbox_Y0mulY1xD[2]), .Z(SB_5_sbox_InverterInxD[2]) );
  XOR2_X1 SB_5_sbox_U16 ( .A(SB_5_sbox_Y0xorY12xDP[1]), .B(
        SB_5_sbox_Y0mulY1xD[1]), .Z(SB_5_sbox_InverterInxD[1]) );
  XOR2_X1 SB_5_sbox_U15 ( .A(SB_5_sbox_Y0xorY12xDP[0]), .B(
        SB_5_sbox_Y0mulY1xD[0]), .Z(SB_5_sbox_InverterInxD[0]) );
  XOR2_X1 SB_5_sbox_U14 ( .A(SB_5_sbox_Y1xD[7]), .B(SB_5_sbox_Y0xD[7]), .Z(
        SB_5_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_5_sbox_U13 ( .A(SB_5_sbox_Y1xD[3]), .B(SB_5_sbox_Y0xD[3]), .Z(
        SB_5_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_5_sbox_U12 ( .A(SB_5_sbox_Y1xD[5]), .B(SB_5_sbox_Y0xD[5]), .Z(
        SB_5_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_5_sbox_U11 ( .A(SB_5_sbox_Y1xD[1]), .B(SB_5_sbox_Y0xD[1]), .Z(
        SB_5_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_5_sbox_U10 ( .A(SB_5_sbox_Y1xD[6]), .B(SB_5_sbox_Y0xD[6]), .Z(
        SB_5_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_5_sbox_U9 ( .A(SB_5_sbox_Y1xD[2]), .B(SB_5_sbox_Y0xD[2]), .Z(
        SB_5_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_5_sbox_U8 ( .A(SB_5_sbox_Y1xD[4]), .B(SB_5_sbox_Y0xD[4]), .Z(
        SB_5_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_5_sbox_U7 ( .A(SB_5_sbox_Y1xD[0]), .B(SB_5_sbox_Y0xD[0]), .Z(
        SB_5_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_5_sbox_U6 ( .A(SB_5_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[109]) );
  INV_X1 SB_5_sbox_U5 ( .A(SB_5_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[110]) );
  INV_X1 SB_5_sbox_U4 ( .A(SB_5_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[104]) );
  INV_X1 SB_5_sbox_U3 ( .A(SB_5_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[105]) );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_5_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_5_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_5_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_5_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_5_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_5_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_5_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_5_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_5_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_5_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_5_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_5_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_5_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_5_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_5_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_5_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_5_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_5_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_5_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_5_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_5_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_5_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_5_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_5_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_5_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_5_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_5_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_5_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_5_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_5_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_5_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_5_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_5_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_5_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_5_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_5_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_5_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_5_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_5_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_5_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_5_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_5_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_5_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_5_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_5_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_5_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_5_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_5_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_5_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_5_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_5_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_5_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_5_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_5_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_5_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_5_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_5_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_5_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_5_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_5_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_5_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_5_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_5_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_5_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_5_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_5_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_5_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_5_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_5_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_5_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_5_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_5_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_5_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_5_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_5_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_5_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_5_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_5_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_5_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_5_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_5_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_5_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_5_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_0__0_ ( .D(SB_5_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_5_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_0__1_ ( .D(SB_5_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_5_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_0__2_ ( .D(SB_5_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_5_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_0__3_ ( .D(SB_5_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_5_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_1__0_ ( .D(SB_5_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_5_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_1__1_ ( .D(SB_5_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_5_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_1__2_ ( .D(SB_5_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_5_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_5_sbox_InverterInxDP_reg_1__3_ ( .D(SB_5_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_5_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_5_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_5_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_5_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__0_ ( .D(SB_5_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__1_ ( .D(SB_5_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__2_ ( .D(SB_5_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__3_ ( .D(SB_5_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__4_ ( .D(SB_5_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__5_ ( .D(SB_5_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__6_ ( .D(SB_5_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_0__7_ ( .D(SB_5_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__0_ ( .D(SB_5_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__1_ ( .D(SB_5_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__2_ ( .D(SB_5_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__3_ ( .D(SB_5_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_5_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__4_ ( .D(SB_5_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__5_ ( .D(SB_5_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__6_ ( .D(SB_5_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_5_sbox_mappedxDP_reg_1__7_ ( .D(SB_5_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_5_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_5_sbox_input_mapping_1_U20 ( .A(SB_5_sbox_mappedxD[10]), .B(
        KA_OUT1[47]), .Z(SB_5_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U19 ( .A(KA_OUT1[43]), .B(KA_OUT1[41]), 
        .Z(SB_5_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U18 ( .A(KA_OUT1[44]), .B(
        SB_5_sbox_input_mapping_1_n17), .Z(SB_5_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U17 ( .A(SB_5_sbox_input_mapping_1_n19), 
        .B(SB_5_sbox_input_mapping_1_n18), .Z(SB_5_sbox_mappedxD[11]) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U16 ( .A(SB_5_sbox_mappedxD[10]), .B(
        KA_OUT1[46]), .Z(SB_5_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U15 ( .A(KA_OUT1[42]), .B(KA_OUT1[41]), 
        .Z(SB_5_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U14 ( .A(KA_OUT1[43]), .B(
        SB_5_sbox_input_mapping_1_n14), .Z(SB_5_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U13 ( .A(SB_5_sbox_input_mapping_1_n16), 
        .B(SB_5_sbox_input_mapping_1_n15), .Z(SB_5_sbox_mappedxD[8]) );
  XNOR2_X1 SB_5_sbox_input_mapping_1_U12 ( .A(KA_OUT1[42]), .B(
        SB_5_sbox_mappedxD[10]), .ZN(SB_5_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_5_sbox_input_mapping_1_U11 ( .A(SB_5_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[41]), .ZN(SB_5_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U10 ( .A(SB_5_sbox_input_mapping_1_n26), 
        .B(SB_5_sbox_input_mapping_1_n25), .Z(SB_5_sbox_mappedxD[15]) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U9 ( .A(SB_5_sbox_mappedxD[10]), .B(
        KA_OUT1[44]), .Z(SB_5_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U8 ( .A(SB_5_sbox_input_mapping_1_n23), 
        .B(SB_5_sbox_input_mapping_1_n22), .Z(SB_5_sbox_mappedxD[14]) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U7 ( .A(SB_5_sbox_mappedxD[10]), .B(
        KA_OUT1[41]), .Z(SB_5_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U6 ( .A(SB_5_sbox_input_mapping_1_n23), 
        .B(SB_5_sbox_input_mapping_1_n21), .Z(SB_5_sbox_mappedxD[13]) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U5 ( .A(SB_5_sbox_mappedxD[10]), .B(
        SB_5_sbox_input_mapping_1_n24), .Z(SB_5_sbox_mappedxD[12]) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U4 ( .A(SB_5_sbox_mappedxD[10]), .B(
        SB_5_sbox_input_mapping_1_n23), .Z(SB_5_sbox_mappedxD[9]) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U3 ( .A(KA_OUT1[47]), .B(KA_OUT1[46]), .Z(
        SB_5_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U2 ( .A(KA_OUT1[45]), .B(
        SB_5_sbox_input_mapping_1_n20), .Z(SB_5_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_5_sbox_input_mapping_1_U1 ( .A(KA_OUT1[45]), .B(KA_OUT1[46]), .Z(
        SB_5_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_5_sbox_square_scaler_gf24_1_U3 ( .A(SB_5_sbox_Y0xorY1xD[5]), .B(
        SB_5_sbox_Y0xorY1xD[3]), .Z(SB_5_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_5_sbox_square_scaler_gf24_1_U2 ( .A(SB_5_sbox_Y0xorY12xD[4]), .B(
        SB_5_sbox_Y0xorY1xD[4]), .Z(SB_5_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_5_sbox_square_scaler_gf24_1_U1 ( .A(SB_5_sbox_Y0xorY12xD[4]), .B(
        SB_5_sbox_Y0xorY1xD[3]), .Z(SB_5_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U17 ( .A(SB_5_sbox_InvUnmappedxD[11]), 
        .B(SB_5_sbox_output_mapping_1_n12), .Z(SB_5_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_5_sbox_output_mapping_1_U16 ( .A(SB_5_sbox_InvUnmappedxD[10]), 
        .B(SB_5_sbox_InvUnmappedxD[8]), .Z(SB_5_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U15 ( .A(SB_5_sbox_output_mapping_1_n14), 
        .B(SB_5_sbox_output_mapping_1_n13), .Z(SR_OUT1[106]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U14 ( .A(SB_5_sbox_InvUnmappedxD[14]), 
        .B(SB_5_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[109]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U13 ( .A(SB_5_sbox_InvUnmappedxD[15]), 
        .B(SB_5_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[110]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U12 ( .A(SB_5_sbox_InvUnmappedxD[13]), 
        .B(SB_5_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[111]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U11 ( .A(SB_5_sbox_InvUnmappedxD[14]), 
        .B(SB_5_sbox_InvUnmappedxD[12]), .Z(SB_5_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U10 ( .A(SB_5_sbox_InvUnmappedxD[9]), .B(
        SB_5_sbox_output_mapping_1_n10), .Z(SR_OUT1[104]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U9 ( .A(SB_5_sbox_InvUnmappedxD[13]), .B(
        SB_5_sbox_InvUnmappedxD[12]), .Z(SB_5_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U8 ( .A(SB_5_sbox_InvUnmappedxD[9]), .B(
        SB_5_sbox_output_mapping_1_n11), .Z(SR_OUT1[105]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U7 ( .A(SB_5_sbox_InvUnmappedxD[15]), .B(
        SB_5_sbox_InvUnmappedxD[13]), .Z(SB_5_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U6 ( .A(SB_5_sbox_InvUnmappedxD[11]), .B(
        SB_5_sbox_output_mapping_1_n18), .Z(SR_OUT1[108]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U5 ( .A(SB_5_sbox_InvUnmappedxD[15]), .B(
        SB_5_sbox_InvUnmappedxD[14]), .Z(SB_5_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U4 ( .A(SB_5_sbox_InvUnmappedxD[13]), .B(
        SB_5_sbox_output_mapping_1_n15), .Z(SB_5_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U3 ( .A(SB_5_sbox_InvUnmappedxD[12]), .B(
        SB_5_sbox_InvUnmappedxD[11]), .Z(SB_5_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U2 ( .A(SB_5_sbox_output_mapping_1_n17), 
        .B(SB_5_sbox_output_mapping_1_n16), .Z(SR_OUT1[107]) );
  XOR2_X1 SB_5_sbox_output_mapping_1_U1 ( .A(SB_5_sbox_InvUnmappedxD[14]), .B(
        SB_5_sbox_InvUnmappedxD[13]), .Z(SB_5_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U20 ( .A(SB_5_sbox_mappedxD[2]), .B(
        KA_OUT0[47]), .Z(SB_5_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U19 ( .A(KA_OUT0[43]), .B(KA_OUT0[41]), 
        .Z(SB_5_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U18 ( .A(KA_OUT0[44]), .B(
        SB_5_sbox_input_mapping_0_n17), .Z(SB_5_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U17 ( .A(SB_5_sbox_input_mapping_0_n19), 
        .B(SB_5_sbox_input_mapping_0_n18), .Z(SB_5_sbox_mappedxD[3]) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U16 ( .A(SB_5_sbox_mappedxD[2]), .B(
        KA_OUT0[46]), .Z(SB_5_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U15 ( .A(KA_OUT0[42]), .B(KA_OUT0[41]), 
        .Z(SB_5_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U14 ( .A(KA_OUT0[43]), .B(
        SB_5_sbox_input_mapping_0_n14), .Z(SB_5_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U13 ( .A(SB_5_sbox_input_mapping_0_n16), 
        .B(SB_5_sbox_input_mapping_0_n15), .Z(SB_5_sbox_mappedxD[0]) );
  XNOR2_X1 SB_5_sbox_input_mapping_0_U12 ( .A(KA_OUT0[42]), .B(
        SB_5_sbox_mappedxD[2]), .ZN(SB_5_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_5_sbox_input_mapping_0_U11 ( .A(SB_5_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[41]), .ZN(SB_5_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U10 ( .A(SB_5_sbox_input_mapping_0_n26), 
        .B(SB_5_sbox_input_mapping_0_n25), .Z(SB_5_sbox_mappedxD[7]) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U9 ( .A(SB_5_sbox_mappedxD[2]), .B(
        KA_OUT0[44]), .Z(SB_5_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U8 ( .A(SB_5_sbox_input_mapping_0_n23), 
        .B(SB_5_sbox_input_mapping_0_n22), .Z(SB_5_sbox_mappedxD[6]) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U7 ( .A(SB_5_sbox_mappedxD[2]), .B(
        KA_OUT0[41]), .Z(SB_5_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U6 ( .A(SB_5_sbox_input_mapping_0_n23), 
        .B(SB_5_sbox_input_mapping_0_n21), .Z(SB_5_sbox_mappedxD[5]) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U5 ( .A(SB_5_sbox_mappedxD[2]), .B(
        SB_5_sbox_input_mapping_0_n24), .Z(SB_5_sbox_mappedxD[4]) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U4 ( .A(SB_5_sbox_mappedxD[2]), .B(
        SB_5_sbox_input_mapping_0_n23), .Z(SB_5_sbox_mappedxD[1]) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U3 ( .A(KA_OUT0[47]), .B(KA_OUT0[46]), .Z(
        SB_5_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U2 ( .A(KA_OUT0[45]), .B(
        SB_5_sbox_input_mapping_0_n20), .Z(SB_5_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_5_sbox_input_mapping_0_U1 ( .A(KA_OUT0[45]), .B(KA_OUT0[46]), .Z(
        SB_5_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_5_sbox_square_scaler_gf24_0_U3 ( .A(SB_5_sbox_Y0xorY1xD[2]), .B(
        SB_5_sbox_Y0xorY1xD[0]), .Z(SB_5_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_5_sbox_square_scaler_gf24_0_U2 ( .A(SB_5_sbox_Y0xorY12xD[0]), .B(
        SB_5_sbox_Y0xorY1xD[1]), .Z(SB_5_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_5_sbox_square_scaler_gf24_0_U1 ( .A(SB_5_sbox_Y0xorY12xD[0]), .B(
        SB_5_sbox_Y0xorY1xD[0]), .Z(SB_5_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U17 ( .A(SB_5_sbox_InvUnmappedxD[3]), .B(
        SB_5_sbox_output_mapping_0_n12), .Z(SB_5_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U16 ( .A(SB_5_sbox_InvUnmappedxD[2]), .B(
        SB_5_sbox_InvUnmappedxD[0]), .Z(SB_5_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U15 ( .A(SB_5_sbox_output_mapping_0_n14), 
        .B(SB_5_sbox_output_mapping_0_n13), .Z(SR_OUT0[106]) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U14 ( .A(SB_5_sbox_InvUnmappedxD[5]), .B(
        SB_5_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[111]) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U13 ( .A(SB_5_sbox_InvUnmappedxD[6]), .B(
        SB_5_sbox_InvUnmappedxD[0]), .Z(SB_5_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U12 ( .A(SB_5_sbox_InvUnmappedxD[7]), .B(
        SB_5_sbox_InvUnmappedxD[3]), .Z(SB_5_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U11 ( .A(SB_5_sbox_InvUnmappedxD[7]), .B(
        SB_5_sbox_InvUnmappedxD[5]), .Z(SB_5_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U10 ( .A(SB_5_sbox_InvUnmappedxD[3]), .B(
        SB_5_sbox_output_mapping_0_n18), .Z(SR_OUT0[108]) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U9 ( .A(SB_5_sbox_InvUnmappedxD[6]), .B(
        SB_5_sbox_InvUnmappedxD[4]), .Z(SB_5_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U8 ( .A(SB_5_sbox_InvUnmappedxD[1]), .B(
        SB_5_sbox_output_mapping_0_n10), .Z(SB_5_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U7 ( .A(SB_5_sbox_InvUnmappedxD[5]), .B(
        SB_5_sbox_InvUnmappedxD[4]), .Z(SB_5_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U6 ( .A(SB_5_sbox_InvUnmappedxD[1]), .B(
        SB_5_sbox_output_mapping_0_n11), .Z(SB_5_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U5 ( .A(SB_5_sbox_InvUnmappedxD[7]), .B(
        SB_5_sbox_InvUnmappedxD[6]), .Z(SB_5_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U4 ( .A(SB_5_sbox_InvUnmappedxD[5]), .B(
        SB_5_sbox_output_mapping_0_n15), .Z(SB_5_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U3 ( .A(SB_5_sbox_InvUnmappedxD[4]), .B(
        SB_5_sbox_InvUnmappedxD[3]), .Z(SB_5_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U2 ( .A(SB_5_sbox_output_mapping_0_n17), 
        .B(SB_5_sbox_output_mapping_0_n16), .Z(SR_OUT0[107]) );
  XOR2_X1 SB_5_sbox_output_mapping_0_U1 ( .A(SB_5_sbox_InvUnmappedxD[6]), .B(
        SB_5_sbox_InvUnmappedxD[5]), .Z(SB_5_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U18 ( .A(SB_5_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[11]), .Z(SB_5_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U17 ( .A(SB_5_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[10]), .Z(SB_5_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U16 ( .A(SB_5_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[9]), .Z(SB_5_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U15 ( .A(SB_5_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[8]), .Z(SB_5_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U14 ( .A(SB_5_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[3]), .Z(SB_5_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U13 ( .A(SB_5_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[2]), .Z(SB_5_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U12 ( .A(SB_5_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[1]), .Z(SB_5_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U11 ( .A(SB_5_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_5_sbox_mul_y0y1_FFxDP[0]), .Z(SB_5_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_5_sbox_mul_y0y1_U10 ( .A(RAND[107]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_5_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_U9 ( .A(RAND[105]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_5_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_U8 ( .A(RAND[107]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_5_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_U7 ( .A(RAND[105]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_5_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_U6 ( .A(RAND[106]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_5_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_U5 ( .A(RAND[104]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_5_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_U4 ( .A(RAND[106]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_5_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_U3 ( .A(RAND[104]), .B(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_5_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_5_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_5_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_5_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_5_sbox_Y0xD[5]), .B(
        SB_5_sbox_Y0xD[4]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_5_sbox_Y1xD[5]), .B(
        SB_5_sbox_Y1xD[4]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_5_sbox_Y0xD[7]), .B(
        SB_5_sbox_Y0xD[6]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_5_sbox_Y1xD[7]), .B(
        SB_5_sbox_Y1xD[6]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_5_sbox_Y1xD[7]), .A2(
        SB_5_sbox_Y0xD[7]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_5_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_5_sbox_Y1xD[5]), .A2(
        SB_5_sbox_Y0xD[5]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_5_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_5_sbox_Y1xD[4]), .B(
        SB_5_sbox_Y1xD[6]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_5_sbox_Y0xD[4]), .B(
        SB_5_sbox_Y0xD[6]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_5_sbox_Y1xD[5]), .B(
        SB_5_sbox_Y1xD[7]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_5_sbox_Y1xD[6]), .A2(
        SB_5_sbox_Y0xD[6]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_5_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_5_sbox_Y1xD[4]), .A2(
        SB_5_sbox_Y0xD[4]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_5_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_5_sbox_Y0xD[5]), .B(
        SB_5_sbox_Y0xD[7]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_5_sbox_Y0xD[1]), .B(
        SB_5_sbox_Y0xD[0]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_5_sbox_Y1xD[5]), .B(
        SB_5_sbox_Y1xD[4]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_5_sbox_Y0xD[3]), .B(
        SB_5_sbox_Y0xD[2]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_5_sbox_Y1xD[7]), .B(
        SB_5_sbox_Y1xD[6]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_5_sbox_Y1xD[7]), .A2(
        SB_5_sbox_Y0xD[3]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_5_sbox_Y1xD[5]), .A2(
        SB_5_sbox_Y0xD[1]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_5_sbox_Y1xD[4]), .B(
        SB_5_sbox_Y1xD[6]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_5_sbox_Y0xD[0]), .B(
        SB_5_sbox_Y0xD[2]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_5_sbox_Y1xD[5]), .B(
        SB_5_sbox_Y1xD[7]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_5_sbox_Y1xD[6]), .A2(
        SB_5_sbox_Y0xD[2]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_5_sbox_Y1xD[4]), .A2(
        SB_5_sbox_Y0xD[0]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_5_sbox_Y0xD[1]), .B(
        SB_5_sbox_Y0xD[3]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_5_sbox_Y0xD[5]), .B(
        SB_5_sbox_Y0xD[4]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_5_sbox_Y1xD[1]), .B(
        SB_5_sbox_Y1xD[0]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_5_sbox_Y0xD[7]), .B(
        SB_5_sbox_Y0xD[6]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_5_sbox_Y1xD[3]), .B(
        SB_5_sbox_Y1xD[2]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_5_sbox_Y1xD[3]), .A2(
        SB_5_sbox_Y0xD[7]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_5_sbox_Y1xD[1]), .A2(
        SB_5_sbox_Y0xD[5]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_5_sbox_Y1xD[0]), .B(
        SB_5_sbox_Y1xD[2]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_5_sbox_Y0xD[4]), .B(
        SB_5_sbox_Y0xD[6]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_5_sbox_Y1xD[1]), .B(
        SB_5_sbox_Y1xD[3]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_5_sbox_Y1xD[2]), .A2(
        SB_5_sbox_Y0xD[6]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_5_sbox_Y1xD[0]), .A2(
        SB_5_sbox_Y0xD[4]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_5_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_5_sbox_Y0xD[5]), .B(
        SB_5_sbox_Y0xD[7]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_5_sbox_Y0xD[1]), .B(
        SB_5_sbox_Y0xD[0]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_5_sbox_Y1xD[1]), .B(
        SB_5_sbox_Y1xD[0]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_5_sbox_Y0xD[3]), .B(
        SB_5_sbox_Y0xD[2]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_5_sbox_Y1xD[3]), .B(
        SB_5_sbox_Y1xD[2]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_5_sbox_Y1xD[3]), .A2(
        SB_5_sbox_Y0xD[3]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_5_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_5_sbox_Y1xD[1]), .A2(
        SB_5_sbox_Y0xD[1]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_5_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_5_sbox_Y1xD[0]), .B(
        SB_5_sbox_Y1xD[2]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_5_sbox_Y0xD[0]), .B(
        SB_5_sbox_Y0xD[2]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_5_sbox_Y1xD[1]), .B(
        SB_5_sbox_Y1xD[3]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_5_sbox_Y1xD[2]), .A2(
        SB_5_sbox_Y0xD[2]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_5_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_5_sbox_Y1xD[0]), .A2(
        SB_5_sbox_Y0xD[0]), .ZN(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_5_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_5_sbox_Y0xD[1]), .B(
        SB_5_sbox_Y0xD[3]), .Z(SB_5_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_5_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_5_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_5_sbox_inverter_gf24_U12 ( .A(SB_5_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_5_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_5_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_U11 ( .A(SB_5_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_5_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_5_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_U10 ( .A(SB_5_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_5_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_5_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_U9 ( .A(SB_5_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_5_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_5_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_5_sbox_inverter_gf24_U8 ( .A(SB_5_sbox_InverterInxDP[6]), .B(
        SB_5_sbox_InverterInxDP[4]), .ZN(SB_5_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_5_sbox_inverter_gf24_U7 ( .A(SB_5_sbox_inverter_gf24_d_1__0_), 
        .B(SB_5_sbox_inverter_gf24_n4), .ZN(SB_5_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_5_sbox_inverter_gf24_U6 ( .A(SB_5_sbox_InverterInxDP[2]), .B(
        SB_5_sbox_InverterInxDP[0]), .ZN(SB_5_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_5_sbox_inverter_gf24_U5 ( .A(SB_5_sbox_inverter_gf24_d_0__0_), 
        .B(SB_5_sbox_inverter_gf24_n3), .ZN(SB_5_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_5_sbox_inverter_gf24_U4 ( .A(SB_5_sbox_InverterInxDP[7]), .B(
        SB_5_sbox_InverterInxDP[5]), .Z(SB_5_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_5_sbox_inverter_gf24_U3 ( .A(SB_5_sbox_InverterInxDP[3]), .B(
        SB_5_sbox_InverterInxDP[1]), .Z(SB_5_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_5_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_5_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_5_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_5_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_5_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_5_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_5_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_5_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_5_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_5_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_5_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_5_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_5_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_5_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_5_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_5_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_5_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_5_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_5_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_5_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_5_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_5_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_5_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_5_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_5_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_5_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_5_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_5_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[95]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[94]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[95]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[94]), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_5_sbox_InverterInxDP[7]), .A2(SB_5_sbox_InverterInxDP[5]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_5_sbox_InverterInxDP[6]), .A2(SB_5_sbox_InverterInxDP[4]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_5_sbox_InverterInxDP[5]), .B(SB_5_sbox_InverterInxDP[4]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_5_sbox_InverterInxDP[7]), .B(SB_5_sbox_InverterInxDP[6]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_5_sbox_InverterInxDP[7]), .A2(SB_5_sbox_InverterInxDP[1]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_5_sbox_InverterInxDP[6]), .A2(SB_5_sbox_InverterInxDP[0]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_5_sbox_InverterInxDP[1]), .B(SB_5_sbox_InverterInxDP[0]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_5_sbox_InverterInxDP[7]), .B(SB_5_sbox_InverterInxDP[6]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_5_sbox_InverterInxDP[3]), .A2(SB_5_sbox_InverterInxDP[5]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_5_sbox_InverterInxDP[2]), .A2(SB_5_sbox_InverterInxDP[4]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_5_sbox_InverterInxDP[5]), .B(SB_5_sbox_InverterInxDP[4]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_5_sbox_InverterInxDP[3]), .B(SB_5_sbox_InverterInxDP[2]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_5_sbox_InverterInxDP[3]), .A2(SB_5_sbox_InverterInxDP[1]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_5_sbox_InverterInxDP[2]), .A2(SB_5_sbox_InverterInxDP[0]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_5_sbox_InverterInxDP[1]), .B(SB_5_sbox_InverterInxDP[0]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_5_sbox_InverterInxDP[3]), .B(SB_5_sbox_InverterInxDP[2]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[93]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[92]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[93]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[92]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_5_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_5_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_5_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_5_sbox_InverterOutxD[5]) );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[3]), .B(SB_5_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[1]), .B(SB_5_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[3]), .B(SB_5_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[1]), .B(SB_5_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_5_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_5_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[91]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[90]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[91]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[90]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_5_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_5_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_5_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_5_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_5_sbox_InverterOutxD[7]) );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_5_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[3]), .B(SB_5_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[1]), .B(SB_5_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[3]), .B(SB_5_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_5_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_5_sbox_inverter_gf24_ExDP[1]), .B(SB_5_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_5_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_5_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_5_sbox_mult_msb_U18 ( .A(SB_5_sbox_mult_msb_FFxDP[12]), .B(
        SB_5_sbox_mult_msb_FFxDP[8]), .Z(SB_5_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_5_sbox_mult_msb_U17 ( .A(SB_5_sbox_mult_msb_FFxDP[4]), .B(
        SB_5_sbox_mult_msb_FFxDP[0]), .Z(SB_5_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_5_sbox_mult_msb_U16 ( .A(SB_5_sbox_mult_msb_FFxDP[7]), .B(
        SB_5_sbox_mult_msb_FFxDP[3]), .Z(SB_5_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_5_sbox_mult_msb_U15 ( .A(SB_5_sbox_mult_msb_FFxDP[15]), .B(
        SB_5_sbox_mult_msb_FFxDP[11]), .Z(SB_5_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_5_sbox_mult_msb_U14 ( .A(SB_5_sbox_mult_msb_FFxDP[6]), .B(
        SB_5_sbox_mult_msb_FFxDP[2]), .Z(SB_5_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_5_sbox_mult_msb_U13 ( .A(SB_5_sbox_mult_msb_FFxDP[14]), .B(
        SB_5_sbox_mult_msb_FFxDP[10]), .Z(SB_5_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_5_sbox_mult_msb_U12 ( .A(RAND[103]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_5_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U11 ( .A(RAND[101]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_5_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U10 ( .A(RAND[103]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_5_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U9 ( .A(RAND[101]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_5_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U8 ( .A(RAND[102]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_5_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U7 ( .A(RAND[100]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_5_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U6 ( .A(RAND[102]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_5_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U5 ( .A(RAND[100]), .B(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_5_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_5_sbox_mult_msb_U4 ( .A(SB_5_sbox_mult_msb_FFxDP[5]), .B(
        SB_5_sbox_mult_msb_FFxDP[1]), .Z(SB_5_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_5_sbox_mult_msb_U3 ( .A(SB_5_sbox_mult_msb_FFxDP[13]), .B(
        SB_5_sbox_mult_msb_FFxDP[9]), .Z(SB_5_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_5_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_5_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_5_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_5_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_5_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_5_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_5_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_5_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_5_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_5_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_5_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_5_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_5_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_5_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_5_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_5_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_5_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_5_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[4]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_5_sbox_Y0_4xDP[5]), .B(
        SB_5_sbox_Y0_4xDP[4]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_5_sbox_InverterOutxD[7]), 
        .B(SB_5_sbox_InverterOutxD[6]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_5_sbox_Y0_4xDP[7]), .B(
        SB_5_sbox_Y0_4xDP[6]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_5_sbox_Y0_4xDP[4]), .B(
        SB_5_sbox_Y0_4xDP[6]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_5_sbox_Y0_4xDP[5]), .B(
        SB_5_sbox_Y0_4xDP[7]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_5_sbox_InverterOutxD[7]), .A2(SB_5_sbox_Y0_4xDP[7]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_5_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_5_sbox_InverterOutxD[5]), .A2(SB_5_sbox_Y0_4xDP[5]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_5_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_5_sbox_InverterOutxD[6]), .A2(SB_5_sbox_Y0_4xDP[6]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_5_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_5_sbox_InverterOutxD[4]), .A2(SB_5_sbox_Y0_4xDP[4]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_5_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_5_sbox_InverterOutxD[4]), 
        .B(SB_5_sbox_InverterOutxD[6]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[7]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[4]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_5_sbox_Y0_4xDP[1]), .B(
        SB_5_sbox_Y0_4xDP[0]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_5_sbox_InverterOutxD[7]), 
        .B(SB_5_sbox_InverterOutxD[6]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_5_sbox_Y0_4xDP[3]), .B(
        SB_5_sbox_Y0_4xDP[2]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_5_sbox_Y0_4xDP[0]), .B(
        SB_5_sbox_Y0_4xDP[2]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_5_sbox_Y0_4xDP[1]), .B(
        SB_5_sbox_Y0_4xDP[3]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_5_sbox_InverterOutxD[7]), .A2(SB_5_sbox_Y0_4xDP[3]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_5_sbox_InverterOutxD[5]), .A2(SB_5_sbox_Y0_4xDP[1]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_5_sbox_InverterOutxD[6]), .A2(SB_5_sbox_Y0_4xDP[2]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_5_sbox_InverterOutxD[4]), .A2(SB_5_sbox_Y0_4xDP[0]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_5_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_5_sbox_InverterOutxD[4]), 
        .B(SB_5_sbox_InverterOutxD[6]), .ZN(SB_5_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[7]), .Z(SB_5_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_5_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[0]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_5_sbox_Y0_4xDP[5]), .B(
        SB_5_sbox_Y0_4xDP[4]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_5_sbox_InverterOutxD[3]), 
        .B(SB_5_sbox_InverterOutxD[2]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_5_sbox_Y0_4xDP[7]), .B(
        SB_5_sbox_Y0_4xDP[6]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_5_sbox_Y0_4xDP[4]), .B(
        SB_5_sbox_Y0_4xDP[6]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_5_sbox_Y0_4xDP[5]), .B(
        SB_5_sbox_Y0_4xDP[7]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_5_sbox_InverterOutxD[3]), .A2(SB_5_sbox_Y0_4xDP[7]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_5_sbox_InverterOutxD[1]), .A2(SB_5_sbox_Y0_4xDP[5]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_5_sbox_InverterOutxD[2]), .A2(SB_5_sbox_Y0_4xDP[6]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_5_sbox_InverterOutxD[0]), .A2(SB_5_sbox_Y0_4xDP[4]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_5_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_5_sbox_InverterOutxD[0]), 
        .B(SB_5_sbox_InverterOutxD[2]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[3]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[0]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_5_sbox_Y0_4xDP[1]), .B(
        SB_5_sbox_Y0_4xDP[0]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_5_sbox_InverterOutxD[3]), 
        .B(SB_5_sbox_InverterOutxD[2]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_5_sbox_Y0_4xDP[3]), .B(
        SB_5_sbox_Y0_4xDP[2]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_5_sbox_Y0_4xDP[0]), .B(
        SB_5_sbox_Y0_4xDP[2]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_5_sbox_Y0_4xDP[1]), .B(
        SB_5_sbox_Y0_4xDP[3]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_5_sbox_InverterOutxD[3]), .A2(SB_5_sbox_Y0_4xDP[3]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_5_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_5_sbox_InverterOutxD[1]), .A2(SB_5_sbox_Y0_4xDP[1]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_5_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_5_sbox_InverterOutxD[2]), .A2(SB_5_sbox_Y0_4xDP[2]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_5_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_5_sbox_InverterOutxD[0]), .A2(SB_5_sbox_Y0_4xDP[0]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_5_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_5_sbox_InverterOutxD[0]), 
        .B(SB_5_sbox_InverterOutxD[2]), .ZN(SB_5_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[3]), .Z(SB_5_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_5_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_5_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_5_sbox_mult_lsb_U18 ( .A(SB_5_sbox_mult_lsb_FFxDP[13]), .B(
        SB_5_sbox_mult_lsb_FFxDP[9]), .Z(SB_5_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_5_sbox_mult_lsb_U17 ( .A(SB_5_sbox_mult_lsb_FFxDP[5]), .B(
        SB_5_sbox_mult_lsb_FFxDP[1]), .Z(SB_5_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_5_sbox_mult_lsb_U16 ( .A(SB_5_sbox_mult_lsb_FFxDP[4]), .B(
        SB_5_sbox_mult_lsb_FFxDP[0]), .Z(SB_5_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_5_sbox_mult_lsb_U15 ( .A(SB_5_sbox_mult_lsb_FFxDP[12]), .B(
        SB_5_sbox_mult_lsb_FFxDP[8]), .Z(SB_5_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_5_sbox_mult_lsb_U14 ( .A(SB_5_sbox_mult_lsb_FFxDP[6]), .B(
        SB_5_sbox_mult_lsb_FFxDP[2]), .Z(SB_5_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_5_sbox_mult_lsb_U13 ( .A(SB_5_sbox_mult_lsb_FFxDP[14]), .B(
        SB_5_sbox_mult_lsb_FFxDP[10]), .Z(SB_5_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_5_sbox_mult_lsb_U12 ( .A(RAND[99]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_5_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U11 ( .A(RAND[97]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_5_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U10 ( .A(RAND[99]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_5_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U9 ( .A(RAND[97]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_5_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U8 ( .A(RAND[98]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_5_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U7 ( .A(RAND[96]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_5_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U6 ( .A(RAND[98]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_5_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U5 ( .A(RAND[96]), .B(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_5_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_5_sbox_mult_lsb_U4 ( .A(SB_5_sbox_mult_lsb_FFxDP[7]), .B(
        SB_5_sbox_mult_lsb_FFxDP[3]), .Z(SB_5_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_5_sbox_mult_lsb_U3 ( .A(SB_5_sbox_mult_lsb_FFxDP[15]), .B(
        SB_5_sbox_mult_lsb_FFxDP[11]), .Z(SB_5_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_5_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_5_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_5_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_5_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_5_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_5_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_5_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_5_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_5_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_5_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_5_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_5_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_5_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_5_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_5_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_5_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_5_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_5_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[4]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_5_sbox_Y1_4xDP[5]), .B(
        SB_5_sbox_Y1_4xDP[4]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_5_sbox_InverterOutxD[7]), 
        .B(SB_5_sbox_InverterOutxD[6]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_5_sbox_Y1_4xDP[7]), .B(
        SB_5_sbox_Y1_4xDP[6]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_5_sbox_Y1_4xDP[4]), .B(
        SB_5_sbox_Y1_4xDP[6]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_5_sbox_Y1_4xDP[5]), .B(
        SB_5_sbox_Y1_4xDP[7]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_5_sbox_InverterOutxD[7]), .A2(SB_5_sbox_Y1_4xDP[7]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_5_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_5_sbox_InverterOutxD[5]), .A2(SB_5_sbox_Y1_4xDP[5]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_5_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_5_sbox_InverterOutxD[6]), .A2(SB_5_sbox_Y1_4xDP[6]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_5_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_5_sbox_InverterOutxD[4]), .A2(SB_5_sbox_Y1_4xDP[4]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_5_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_5_sbox_InverterOutxD[4]), 
        .B(SB_5_sbox_InverterOutxD[6]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[7]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[4]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_5_sbox_Y1_4xDP[1]), .B(
        SB_5_sbox_Y1_4xDP[0]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_5_sbox_InverterOutxD[7]), 
        .B(SB_5_sbox_InverterOutxD[6]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_5_sbox_Y1_4xDP[3]), .B(
        SB_5_sbox_Y1_4xDP[2]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_5_sbox_Y1_4xDP[0]), .B(
        SB_5_sbox_Y1_4xDP[2]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_5_sbox_Y1_4xDP[1]), .B(
        SB_5_sbox_Y1_4xDP[3]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_5_sbox_InverterOutxD[7]), .A2(SB_5_sbox_Y1_4xDP[3]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_5_sbox_InverterOutxD[5]), .A2(SB_5_sbox_Y1_4xDP[1]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_5_sbox_InverterOutxD[6]), .A2(SB_5_sbox_Y1_4xDP[2]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_5_sbox_InverterOutxD[4]), .A2(SB_5_sbox_Y1_4xDP[0]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_5_sbox_InverterOutxD[4]), 
        .B(SB_5_sbox_InverterOutxD[6]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_5_sbox_InverterOutxD[5]), 
        .B(SB_5_sbox_InverterOutxD[7]), .Z(SB_5_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[0]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_5_sbox_Y1_4xDP[5]), .B(
        SB_5_sbox_Y1_4xDP[4]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_5_sbox_InverterOutxD[3]), 
        .B(SB_5_sbox_InverterOutxD[2]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_5_sbox_Y1_4xDP[7]), .B(
        SB_5_sbox_Y1_4xDP[6]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_5_sbox_Y1_4xDP[4]), .B(
        SB_5_sbox_Y1_4xDP[6]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_5_sbox_Y1_4xDP[5]), .B(
        SB_5_sbox_Y1_4xDP[7]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_5_sbox_InverterOutxD[3]), .A2(SB_5_sbox_Y1_4xDP[7]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_5_sbox_InverterOutxD[1]), .A2(SB_5_sbox_Y1_4xDP[5]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_5_sbox_InverterOutxD[2]), .A2(SB_5_sbox_Y1_4xDP[6]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_5_sbox_InverterOutxD[0]), .A2(SB_5_sbox_Y1_4xDP[4]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_5_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_5_sbox_InverterOutxD[0]), 
        .B(SB_5_sbox_InverterOutxD[2]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[3]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[0]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_5_sbox_Y1_4xDP[1]), .B(
        SB_5_sbox_Y1_4xDP[0]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_5_sbox_InverterOutxD[3]), 
        .B(SB_5_sbox_InverterOutxD[2]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_5_sbox_Y1_4xDP[3]), .B(
        SB_5_sbox_Y1_4xDP[2]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_5_sbox_Y1_4xDP[0]), .B(
        SB_5_sbox_Y1_4xDP[2]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_5_sbox_Y1_4xDP[1]), .B(
        SB_5_sbox_Y1_4xDP[3]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_5_sbox_InverterOutxD[3]), .A2(SB_5_sbox_Y1_4xDP[3]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_5_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_5_sbox_InverterOutxD[1]), .A2(SB_5_sbox_Y1_4xDP[1]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_5_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_5_sbox_InverterOutxD[2]), .A2(SB_5_sbox_Y1_4xDP[2]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_5_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_5_sbox_InverterOutxD[0]), .A2(SB_5_sbox_Y1_4xDP[0]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_5_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_5_sbox_InverterOutxD[0]), 
        .B(SB_5_sbox_InverterOutxD[2]), .ZN(SB_5_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_5_sbox_InverterOutxD[1]), 
        .B(SB_5_sbox_InverterOutxD[3]), .Z(SB_5_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_5_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_5_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_6_sbox_U22 ( .A(SB_6_sbox_Y0xorY12xDP[7]), .B(
        SB_6_sbox_Y0mulY1xD[7]), .Z(SB_6_sbox_InverterInxD[7]) );
  XOR2_X1 SB_6_sbox_U21 ( .A(SB_6_sbox_Y0xorY12xDP[6]), .B(
        SB_6_sbox_Y0mulY1xD[6]), .Z(SB_6_sbox_InverterInxD[6]) );
  XOR2_X1 SB_6_sbox_U20 ( .A(SB_6_sbox_Y0xorY12xDP[5]), .B(
        SB_6_sbox_Y0mulY1xD[5]), .Z(SB_6_sbox_InverterInxD[5]) );
  XOR2_X1 SB_6_sbox_U19 ( .A(SB_6_sbox_Y0xorY12xDP[4]), .B(
        SB_6_sbox_Y0mulY1xD[4]), .Z(SB_6_sbox_InverterInxD[4]) );
  XOR2_X1 SB_6_sbox_U18 ( .A(SB_6_sbox_Y0xorY12xDP[3]), .B(
        SB_6_sbox_Y0mulY1xD[3]), .Z(SB_6_sbox_InverterInxD[3]) );
  XOR2_X1 SB_6_sbox_U17 ( .A(SB_6_sbox_Y0xorY12xDP[2]), .B(
        SB_6_sbox_Y0mulY1xD[2]), .Z(SB_6_sbox_InverterInxD[2]) );
  XOR2_X1 SB_6_sbox_U16 ( .A(SB_6_sbox_Y0xorY12xDP[1]), .B(
        SB_6_sbox_Y0mulY1xD[1]), .Z(SB_6_sbox_InverterInxD[1]) );
  XOR2_X1 SB_6_sbox_U15 ( .A(SB_6_sbox_Y0xorY12xDP[0]), .B(
        SB_6_sbox_Y0mulY1xD[0]), .Z(SB_6_sbox_InverterInxD[0]) );
  XOR2_X1 SB_6_sbox_U14 ( .A(SB_6_sbox_Y1xD[2]), .B(SB_6_sbox_Y0xD[2]), .Z(
        SB_6_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_6_sbox_U13 ( .A(SB_6_sbox_Y1xD[7]), .B(SB_6_sbox_Y0xD[7]), .Z(
        SB_6_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_6_sbox_U12 ( .A(SB_6_sbox_Y1xD[3]), .B(SB_6_sbox_Y0xD[3]), .Z(
        SB_6_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_6_sbox_U11 ( .A(SB_6_sbox_Y1xD[5]), .B(SB_6_sbox_Y0xD[5]), .Z(
        SB_6_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_6_sbox_U10 ( .A(SB_6_sbox_Y1xD[1]), .B(SB_6_sbox_Y0xD[1]), .Z(
        SB_6_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_6_sbox_U9 ( .A(SB_6_sbox_Y1xD[6]), .B(SB_6_sbox_Y0xD[6]), .Z(
        SB_6_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_6_sbox_U8 ( .A(SB_6_sbox_Y1xD[4]), .B(SB_6_sbox_Y0xD[4]), .Z(
        SB_6_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_6_sbox_U7 ( .A(SB_6_sbox_Y1xD[0]), .B(SB_6_sbox_Y0xD[0]), .Z(
        SB_6_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_6_sbox_U6 ( .A(SB_6_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[85]) );
  INV_X1 SB_6_sbox_U5 ( .A(SB_6_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[86]) );
  INV_X1 SB_6_sbox_U4 ( .A(SB_6_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[80]) );
  INV_X1 SB_6_sbox_U3 ( .A(SB_6_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[81]) );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_6_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_6_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_6_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_6_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_6_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_6_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_6_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_6_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_6_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_6_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_6_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_6_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_6_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_6_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_6_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_6_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_6_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_6_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_6_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_6_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_6_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_6_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_6_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_6_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_6_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_6_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_6_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_6_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_6_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_6_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_6_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_6_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_6_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_6_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_6_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_6_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_6_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_6_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_6_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_6_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_6_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_6_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_6_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_6_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_6_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_6_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_6_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_6_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_6_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_6_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_6_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_6_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_6_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_6_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_6_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_6_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_6_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_6_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_6_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_6_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_6_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_6_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_6_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_6_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_6_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_6_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_6_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_6_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_6_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_6_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_6_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_6_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_6_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_6_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_6_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_6_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_6_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_6_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_6_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_6_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_6_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_6_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_6_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_0__0_ ( .D(SB_6_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_6_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_0__1_ ( .D(SB_6_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_6_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_0__2_ ( .D(SB_6_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_6_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_0__3_ ( .D(SB_6_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_6_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_1__0_ ( .D(SB_6_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_6_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_1__1_ ( .D(SB_6_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_6_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_1__2_ ( .D(SB_6_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_6_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_6_sbox_InverterInxDP_reg_1__3_ ( .D(SB_6_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_6_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_6_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_6_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_6_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__0_ ( .D(SB_6_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__1_ ( .D(SB_6_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__2_ ( .D(SB_6_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__3_ ( .D(SB_6_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__4_ ( .D(SB_6_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__5_ ( .D(SB_6_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__6_ ( .D(SB_6_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_0__7_ ( .D(SB_6_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__0_ ( .D(SB_6_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__1_ ( .D(SB_6_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__2_ ( .D(SB_6_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__3_ ( .D(SB_6_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_6_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__4_ ( .D(SB_6_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__5_ ( .D(SB_6_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__6_ ( .D(SB_6_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_6_sbox_mappedxDP_reg_1__7_ ( .D(SB_6_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_6_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_6_sbox_input_mapping_1_U20 ( .A(SB_6_sbox_mappedxD[10]), .B(
        KA_OUT1[55]), .Z(SB_6_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U19 ( .A(KA_OUT1[51]), .B(KA_OUT1[49]), 
        .Z(SB_6_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U18 ( .A(KA_OUT1[52]), .B(
        SB_6_sbox_input_mapping_1_n17), .Z(SB_6_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U17 ( .A(SB_6_sbox_input_mapping_1_n19), 
        .B(SB_6_sbox_input_mapping_1_n18), .Z(SB_6_sbox_mappedxD[11]) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U16 ( .A(SB_6_sbox_mappedxD[10]), .B(
        KA_OUT1[54]), .Z(SB_6_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U15 ( .A(KA_OUT1[50]), .B(KA_OUT1[49]), 
        .Z(SB_6_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U14 ( .A(KA_OUT1[51]), .B(
        SB_6_sbox_input_mapping_1_n14), .Z(SB_6_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U13 ( .A(SB_6_sbox_input_mapping_1_n16), 
        .B(SB_6_sbox_input_mapping_1_n15), .Z(SB_6_sbox_mappedxD[8]) );
  XNOR2_X1 SB_6_sbox_input_mapping_1_U12 ( .A(KA_OUT1[50]), .B(
        SB_6_sbox_mappedxD[10]), .ZN(SB_6_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_6_sbox_input_mapping_1_U11 ( .A(SB_6_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[49]), .ZN(SB_6_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U10 ( .A(SB_6_sbox_input_mapping_1_n26), 
        .B(SB_6_sbox_input_mapping_1_n25), .Z(SB_6_sbox_mappedxD[15]) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U9 ( .A(SB_6_sbox_mappedxD[10]), .B(
        KA_OUT1[52]), .Z(SB_6_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U8 ( .A(SB_6_sbox_input_mapping_1_n23), 
        .B(SB_6_sbox_input_mapping_1_n22), .Z(SB_6_sbox_mappedxD[14]) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U7 ( .A(SB_6_sbox_mappedxD[10]), .B(
        KA_OUT1[49]), .Z(SB_6_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U6 ( .A(SB_6_sbox_input_mapping_1_n23), 
        .B(SB_6_sbox_input_mapping_1_n21), .Z(SB_6_sbox_mappedxD[13]) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U5 ( .A(SB_6_sbox_mappedxD[10]), .B(
        SB_6_sbox_input_mapping_1_n24), .Z(SB_6_sbox_mappedxD[12]) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U4 ( .A(SB_6_sbox_mappedxD[10]), .B(
        SB_6_sbox_input_mapping_1_n23), .Z(SB_6_sbox_mappedxD[9]) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U3 ( .A(KA_OUT1[55]), .B(KA_OUT1[54]), .Z(
        SB_6_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U2 ( .A(KA_OUT1[53]), .B(
        SB_6_sbox_input_mapping_1_n20), .Z(SB_6_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_6_sbox_input_mapping_1_U1 ( .A(KA_OUT1[53]), .B(KA_OUT1[54]), .Z(
        SB_6_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_6_sbox_square_scaler_gf24_1_U3 ( .A(SB_6_sbox_Y0xorY1xD[5]), .B(
        SB_6_sbox_Y0xorY1xD[3]), .Z(SB_6_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_6_sbox_square_scaler_gf24_1_U2 ( .A(SB_6_sbox_Y0xorY12xD[4]), .B(
        SB_6_sbox_Y0xorY1xD[4]), .Z(SB_6_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_6_sbox_square_scaler_gf24_1_U1 ( .A(SB_6_sbox_Y0xorY12xD[4]), .B(
        SB_6_sbox_Y0xorY1xD[3]), .Z(SB_6_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U17 ( .A(SB_6_sbox_InvUnmappedxD[11]), 
        .B(SB_6_sbox_output_mapping_1_n12), .Z(SB_6_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_6_sbox_output_mapping_1_U16 ( .A(SB_6_sbox_InvUnmappedxD[10]), 
        .B(SB_6_sbox_InvUnmappedxD[8]), .Z(SB_6_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U15 ( .A(SB_6_sbox_output_mapping_1_n14), 
        .B(SB_6_sbox_output_mapping_1_n13), .Z(SR_OUT1[82]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U14 ( .A(SB_6_sbox_InvUnmappedxD[14]), 
        .B(SB_6_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[85]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U13 ( .A(SB_6_sbox_InvUnmappedxD[15]), 
        .B(SB_6_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[86]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U12 ( .A(SB_6_sbox_InvUnmappedxD[13]), 
        .B(SB_6_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[87]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U11 ( .A(SB_6_sbox_InvUnmappedxD[14]), 
        .B(SB_6_sbox_InvUnmappedxD[12]), .Z(SB_6_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U10 ( .A(SB_6_sbox_InvUnmappedxD[9]), .B(
        SB_6_sbox_output_mapping_1_n10), .Z(SR_OUT1[80]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U9 ( .A(SB_6_sbox_InvUnmappedxD[13]), .B(
        SB_6_sbox_InvUnmappedxD[12]), .Z(SB_6_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U8 ( .A(SB_6_sbox_InvUnmappedxD[9]), .B(
        SB_6_sbox_output_mapping_1_n11), .Z(SR_OUT1[81]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U7 ( .A(SB_6_sbox_InvUnmappedxD[15]), .B(
        SB_6_sbox_InvUnmappedxD[13]), .Z(SB_6_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U6 ( .A(SB_6_sbox_InvUnmappedxD[11]), .B(
        SB_6_sbox_output_mapping_1_n18), .Z(SR_OUT1[84]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U5 ( .A(SB_6_sbox_InvUnmappedxD[15]), .B(
        SB_6_sbox_InvUnmappedxD[14]), .Z(SB_6_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U4 ( .A(SB_6_sbox_InvUnmappedxD[13]), .B(
        SB_6_sbox_output_mapping_1_n15), .Z(SB_6_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U3 ( .A(SB_6_sbox_InvUnmappedxD[12]), .B(
        SB_6_sbox_InvUnmappedxD[11]), .Z(SB_6_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U2 ( .A(SB_6_sbox_output_mapping_1_n17), 
        .B(SB_6_sbox_output_mapping_1_n16), .Z(SR_OUT1[83]) );
  XOR2_X1 SB_6_sbox_output_mapping_1_U1 ( .A(SB_6_sbox_InvUnmappedxD[14]), .B(
        SB_6_sbox_InvUnmappedxD[13]), .Z(SB_6_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U20 ( .A(SB_6_sbox_mappedxD[2]), .B(
        KA_OUT0[55]), .Z(SB_6_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U19 ( .A(KA_OUT0[51]), .B(KA_OUT0[49]), 
        .Z(SB_6_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U18 ( .A(KA_OUT0[52]), .B(
        SB_6_sbox_input_mapping_0_n17), .Z(SB_6_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U17 ( .A(SB_6_sbox_input_mapping_0_n19), 
        .B(SB_6_sbox_input_mapping_0_n18), .Z(SB_6_sbox_mappedxD[3]) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U16 ( .A(SB_6_sbox_mappedxD[2]), .B(
        KA_OUT0[54]), .Z(SB_6_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U15 ( .A(KA_OUT0[50]), .B(KA_OUT0[49]), 
        .Z(SB_6_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U14 ( .A(KA_OUT0[51]), .B(
        SB_6_sbox_input_mapping_0_n14), .Z(SB_6_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U13 ( .A(SB_6_sbox_input_mapping_0_n16), 
        .B(SB_6_sbox_input_mapping_0_n15), .Z(SB_6_sbox_mappedxD[0]) );
  XNOR2_X1 SB_6_sbox_input_mapping_0_U12 ( .A(KA_OUT0[50]), .B(
        SB_6_sbox_mappedxD[2]), .ZN(SB_6_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_6_sbox_input_mapping_0_U11 ( .A(SB_6_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[49]), .ZN(SB_6_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U10 ( .A(SB_6_sbox_input_mapping_0_n26), 
        .B(SB_6_sbox_input_mapping_0_n25), .Z(SB_6_sbox_mappedxD[7]) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U9 ( .A(SB_6_sbox_mappedxD[2]), .B(
        KA_OUT0[52]), .Z(SB_6_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U8 ( .A(SB_6_sbox_input_mapping_0_n23), 
        .B(SB_6_sbox_input_mapping_0_n22), .Z(SB_6_sbox_mappedxD[6]) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U7 ( .A(SB_6_sbox_mappedxD[2]), .B(
        KA_OUT0[49]), .Z(SB_6_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U6 ( .A(SB_6_sbox_input_mapping_0_n23), 
        .B(SB_6_sbox_input_mapping_0_n21), .Z(SB_6_sbox_mappedxD[5]) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U5 ( .A(SB_6_sbox_mappedxD[2]), .B(
        SB_6_sbox_input_mapping_0_n24), .Z(SB_6_sbox_mappedxD[4]) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U4 ( .A(SB_6_sbox_mappedxD[2]), .B(
        SB_6_sbox_input_mapping_0_n23), .Z(SB_6_sbox_mappedxD[1]) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U3 ( .A(KA_OUT0[55]), .B(KA_OUT0[54]), .Z(
        SB_6_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U2 ( .A(KA_OUT0[53]), .B(
        SB_6_sbox_input_mapping_0_n20), .Z(SB_6_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_6_sbox_input_mapping_0_U1 ( .A(KA_OUT0[53]), .B(KA_OUT0[54]), .Z(
        SB_6_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_6_sbox_square_scaler_gf24_0_U3 ( .A(SB_6_sbox_Y0xorY12xD[0]), .B(
        SB_6_sbox_Y0xorY1xD[1]), .Z(SB_6_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_6_sbox_square_scaler_gf24_0_U2 ( .A(SB_6_sbox_Y0xorY1xD[2]), .B(
        SB_6_sbox_Y0xorY1xD[0]), .Z(SB_6_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_6_sbox_square_scaler_gf24_0_U1 ( .A(SB_6_sbox_Y0xorY12xD[0]), .B(
        SB_6_sbox_Y0xorY1xD[0]), .Z(SB_6_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U17 ( .A(SB_6_sbox_InvUnmappedxD[3]), .B(
        SB_6_sbox_output_mapping_0_n12), .Z(SB_6_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U16 ( .A(SB_6_sbox_InvUnmappedxD[2]), .B(
        SB_6_sbox_InvUnmappedxD[0]), .Z(SB_6_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U15 ( .A(SB_6_sbox_output_mapping_0_n14), 
        .B(SB_6_sbox_output_mapping_0_n13), .Z(SR_OUT0[82]) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U14 ( .A(SB_6_sbox_InvUnmappedxD[5]), .B(
        SB_6_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[87]) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U13 ( .A(SB_6_sbox_InvUnmappedxD[6]), .B(
        SB_6_sbox_InvUnmappedxD[0]), .Z(SB_6_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U12 ( .A(SB_6_sbox_InvUnmappedxD[7]), .B(
        SB_6_sbox_InvUnmappedxD[3]), .Z(SB_6_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U11 ( .A(SB_6_sbox_InvUnmappedxD[7]), .B(
        SB_6_sbox_InvUnmappedxD[5]), .Z(SB_6_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U10 ( .A(SB_6_sbox_InvUnmappedxD[3]), .B(
        SB_6_sbox_output_mapping_0_n18), .Z(SR_OUT0[84]) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U9 ( .A(SB_6_sbox_InvUnmappedxD[6]), .B(
        SB_6_sbox_InvUnmappedxD[4]), .Z(SB_6_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U8 ( .A(SB_6_sbox_InvUnmappedxD[1]), .B(
        SB_6_sbox_output_mapping_0_n10), .Z(SB_6_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U7 ( .A(SB_6_sbox_InvUnmappedxD[5]), .B(
        SB_6_sbox_InvUnmappedxD[4]), .Z(SB_6_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U6 ( .A(SB_6_sbox_InvUnmappedxD[1]), .B(
        SB_6_sbox_output_mapping_0_n11), .Z(SB_6_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U5 ( .A(SB_6_sbox_InvUnmappedxD[7]), .B(
        SB_6_sbox_InvUnmappedxD[6]), .Z(SB_6_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U4 ( .A(SB_6_sbox_InvUnmappedxD[5]), .B(
        SB_6_sbox_output_mapping_0_n15), .Z(SB_6_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U3 ( .A(SB_6_sbox_InvUnmappedxD[4]), .B(
        SB_6_sbox_InvUnmappedxD[3]), .Z(SB_6_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U2 ( .A(SB_6_sbox_output_mapping_0_n17), 
        .B(SB_6_sbox_output_mapping_0_n16), .Z(SR_OUT0[83]) );
  XOR2_X1 SB_6_sbox_output_mapping_0_U1 ( .A(SB_6_sbox_InvUnmappedxD[6]), .B(
        SB_6_sbox_InvUnmappedxD[5]), .Z(SB_6_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U18 ( .A(SB_6_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[11]), .Z(SB_6_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U17 ( .A(SB_6_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[10]), .Z(SB_6_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U16 ( .A(SB_6_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[9]), .Z(SB_6_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U15 ( .A(SB_6_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[8]), .Z(SB_6_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U14 ( .A(SB_6_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[3]), .Z(SB_6_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U13 ( .A(SB_6_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[2]), .Z(SB_6_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U12 ( .A(SB_6_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[1]), .Z(SB_6_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U11 ( .A(SB_6_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_6_sbox_mul_y0y1_FFxDP[0]), .Z(SB_6_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_6_sbox_mul_y0y1_U10 ( .A(RAND[125]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_6_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_U9 ( .A(RAND[123]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_6_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_U8 ( .A(RAND[125]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_6_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_U7 ( .A(RAND[123]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_6_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_U6 ( .A(RAND[124]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_6_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_U5 ( .A(RAND[122]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_6_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_U4 ( .A(RAND[124]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_6_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_U3 ( .A(RAND[122]), .B(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_6_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_6_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_6_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_6_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_6_sbox_Y0xD[5]), .B(
        SB_6_sbox_Y0xD[4]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_6_sbox_Y1xD[5]), .B(
        SB_6_sbox_Y1xD[4]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_6_sbox_Y0xD[7]), .B(
        SB_6_sbox_Y0xD[6]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_6_sbox_Y1xD[7]), .B(
        SB_6_sbox_Y1xD[6]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_6_sbox_Y1xD[7]), .A2(
        SB_6_sbox_Y0xD[7]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_6_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_6_sbox_Y1xD[5]), .A2(
        SB_6_sbox_Y0xD[5]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_6_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_6_sbox_Y1xD[4]), .B(
        SB_6_sbox_Y1xD[6]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_6_sbox_Y0xD[4]), .B(
        SB_6_sbox_Y0xD[6]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_6_sbox_Y1xD[5]), .B(
        SB_6_sbox_Y1xD[7]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_6_sbox_Y1xD[6]), .A2(
        SB_6_sbox_Y0xD[6]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_6_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_6_sbox_Y1xD[4]), .A2(
        SB_6_sbox_Y0xD[4]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_6_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_6_sbox_Y0xD[5]), .B(
        SB_6_sbox_Y0xD[7]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_6_sbox_Y0xD[1]), .B(
        SB_6_sbox_Y0xD[0]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_6_sbox_Y1xD[5]), .B(
        SB_6_sbox_Y1xD[4]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_6_sbox_Y0xD[3]), .B(
        SB_6_sbox_Y0xD[2]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_6_sbox_Y1xD[7]), .B(
        SB_6_sbox_Y1xD[6]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_6_sbox_Y1xD[7]), .A2(
        SB_6_sbox_Y0xD[3]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_6_sbox_Y1xD[5]), .A2(
        SB_6_sbox_Y0xD[1]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_6_sbox_Y1xD[4]), .B(
        SB_6_sbox_Y1xD[6]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_6_sbox_Y0xD[0]), .B(
        SB_6_sbox_Y0xD[2]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_6_sbox_Y1xD[5]), .B(
        SB_6_sbox_Y1xD[7]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_6_sbox_Y1xD[6]), .A2(
        SB_6_sbox_Y0xD[2]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_6_sbox_Y1xD[4]), .A2(
        SB_6_sbox_Y0xD[0]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_6_sbox_Y0xD[1]), .B(
        SB_6_sbox_Y0xD[3]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_6_sbox_Y0xD[5]), .B(
        SB_6_sbox_Y0xD[4]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_6_sbox_Y1xD[1]), .B(
        SB_6_sbox_Y1xD[0]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_6_sbox_Y0xD[7]), .B(
        SB_6_sbox_Y0xD[6]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_6_sbox_Y1xD[3]), .B(
        SB_6_sbox_Y1xD[2]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_6_sbox_Y1xD[3]), .A2(
        SB_6_sbox_Y0xD[7]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_6_sbox_Y1xD[1]), .A2(
        SB_6_sbox_Y0xD[5]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_6_sbox_Y1xD[0]), .B(
        SB_6_sbox_Y1xD[2]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_6_sbox_Y0xD[4]), .B(
        SB_6_sbox_Y0xD[6]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_6_sbox_Y1xD[1]), .B(
        SB_6_sbox_Y1xD[3]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_6_sbox_Y1xD[2]), .A2(
        SB_6_sbox_Y0xD[6]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_6_sbox_Y1xD[0]), .A2(
        SB_6_sbox_Y0xD[4]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_6_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_6_sbox_Y0xD[5]), .B(
        SB_6_sbox_Y0xD[7]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_6_sbox_Y0xD[1]), .B(
        SB_6_sbox_Y0xD[0]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_6_sbox_Y1xD[1]), .B(
        SB_6_sbox_Y1xD[0]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_6_sbox_Y0xD[3]), .B(
        SB_6_sbox_Y0xD[2]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_6_sbox_Y1xD[3]), .B(
        SB_6_sbox_Y1xD[2]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_6_sbox_Y1xD[3]), .A2(
        SB_6_sbox_Y0xD[3]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_6_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_6_sbox_Y1xD[1]), .A2(
        SB_6_sbox_Y0xD[1]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_6_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_6_sbox_Y1xD[0]), .B(
        SB_6_sbox_Y1xD[2]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_6_sbox_Y0xD[0]), .B(
        SB_6_sbox_Y0xD[2]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_6_sbox_Y1xD[1]), .B(
        SB_6_sbox_Y1xD[3]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_6_sbox_Y1xD[2]), .A2(
        SB_6_sbox_Y0xD[2]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_6_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_6_sbox_Y1xD[0]), .A2(
        SB_6_sbox_Y0xD[0]), .ZN(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_6_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_6_sbox_Y0xD[1]), .B(
        SB_6_sbox_Y0xD[3]), .Z(SB_6_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_6_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_6_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_6_sbox_inverter_gf24_U12 ( .A(SB_6_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_6_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_6_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_U11 ( .A(SB_6_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_6_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_6_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_U10 ( .A(SB_6_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_6_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_6_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_U9 ( .A(SB_6_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_6_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_6_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_6_sbox_inverter_gf24_U8 ( .A(SB_6_sbox_InverterInxDP[6]), .B(
        SB_6_sbox_InverterInxDP[4]), .ZN(SB_6_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_6_sbox_inverter_gf24_U7 ( .A(SB_6_sbox_inverter_gf24_d_1__0_), 
        .B(SB_6_sbox_inverter_gf24_n4), .ZN(SB_6_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_6_sbox_inverter_gf24_U6 ( .A(SB_6_sbox_InverterInxDP[2]), .B(
        SB_6_sbox_InverterInxDP[0]), .ZN(SB_6_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_6_sbox_inverter_gf24_U5 ( .A(SB_6_sbox_inverter_gf24_d_0__0_), 
        .B(SB_6_sbox_inverter_gf24_n3), .ZN(SB_6_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_6_sbox_inverter_gf24_U4 ( .A(SB_6_sbox_InverterInxDP[7]), .B(
        SB_6_sbox_InverterInxDP[5]), .Z(SB_6_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_6_sbox_inverter_gf24_U3 ( .A(SB_6_sbox_InverterInxDP[3]), .B(
        SB_6_sbox_InverterInxDP[1]), .Z(SB_6_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_6_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_6_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_6_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_6_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_6_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_6_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_6_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_6_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_6_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_6_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_6_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_6_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_6_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_6_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_6_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_6_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_6_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_6_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_6_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_6_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_6_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_6_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_6_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_6_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_6_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_6_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_6_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_6_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[113]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[112]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[113]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[112]), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_6_sbox_InverterInxDP[6]), .A2(SB_6_sbox_InverterInxDP[4]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_6_sbox_InverterInxDP[7]), .A2(SB_6_sbox_InverterInxDP[5]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_6_sbox_InverterInxDP[5]), .B(SB_6_sbox_InverterInxDP[4]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_6_sbox_InverterInxDP[7]), .B(SB_6_sbox_InverterInxDP[6]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_6_sbox_InverterInxDP[7]), .A2(SB_6_sbox_InverterInxDP[1]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_6_sbox_InverterInxDP[6]), .A2(SB_6_sbox_InverterInxDP[0]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_6_sbox_InverterInxDP[1]), .B(SB_6_sbox_InverterInxDP[0]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_6_sbox_InverterInxDP[7]), .B(SB_6_sbox_InverterInxDP[6]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_6_sbox_InverterInxDP[3]), .A2(SB_6_sbox_InverterInxDP[5]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_6_sbox_InverterInxDP[2]), .A2(SB_6_sbox_InverterInxDP[4]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_6_sbox_InverterInxDP[5]), .B(SB_6_sbox_InverterInxDP[4]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_6_sbox_InverterInxDP[3]), .B(SB_6_sbox_InverterInxDP[2]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_6_sbox_InverterInxDP[3]), .A2(SB_6_sbox_InverterInxDP[1]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_6_sbox_InverterInxDP[2]), .A2(SB_6_sbox_InverterInxDP[0]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_6_sbox_InverterInxDP[1]), .B(SB_6_sbox_InverterInxDP[0]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_6_sbox_InverterInxDP[3]), .B(SB_6_sbox_InverterInxDP[2]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[111]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[110]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[111]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[110]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_6_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_6_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_6_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_6_sbox_InverterOutxD[5]) );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[3]), .B(SB_6_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[1]), .B(SB_6_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[3]), .B(SB_6_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[1]), .B(SB_6_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_6_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_6_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[109]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[108]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[109]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[108]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_6_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_6_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_6_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_6_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_6_sbox_InverterOutxD[7]) );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_6_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[3]), .B(SB_6_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[1]), .B(SB_6_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[3]), .B(SB_6_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_6_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_6_sbox_inverter_gf24_ExDP[1]), .B(SB_6_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_6_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_6_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_6_sbox_mult_msb_U18 ( .A(SB_6_sbox_mult_msb_FFxDP[12]), .B(
        SB_6_sbox_mult_msb_FFxDP[8]), .Z(SB_6_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_6_sbox_mult_msb_U17 ( .A(SB_6_sbox_mult_msb_FFxDP[4]), .B(
        SB_6_sbox_mult_msb_FFxDP[0]), .Z(SB_6_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_6_sbox_mult_msb_U16 ( .A(SB_6_sbox_mult_msb_FFxDP[7]), .B(
        SB_6_sbox_mult_msb_FFxDP[3]), .Z(SB_6_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_6_sbox_mult_msb_U15 ( .A(SB_6_sbox_mult_msb_FFxDP[15]), .B(
        SB_6_sbox_mult_msb_FFxDP[11]), .Z(SB_6_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_6_sbox_mult_msb_U14 ( .A(SB_6_sbox_mult_msb_FFxDP[6]), .B(
        SB_6_sbox_mult_msb_FFxDP[2]), .Z(SB_6_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_6_sbox_mult_msb_U13 ( .A(SB_6_sbox_mult_msb_FFxDP[14]), .B(
        SB_6_sbox_mult_msb_FFxDP[10]), .Z(SB_6_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_6_sbox_mult_msb_U12 ( .A(RAND[121]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_6_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U11 ( .A(RAND[119]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_6_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U10 ( .A(RAND[121]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_6_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U9 ( .A(RAND[119]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_6_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U8 ( .A(RAND[120]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_6_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U7 ( .A(RAND[118]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_6_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U6 ( .A(RAND[120]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_6_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U5 ( .A(RAND[118]), .B(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_6_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_6_sbox_mult_msb_U4 ( .A(SB_6_sbox_mult_msb_FFxDP[5]), .B(
        SB_6_sbox_mult_msb_FFxDP[1]), .Z(SB_6_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_6_sbox_mult_msb_U3 ( .A(SB_6_sbox_mult_msb_FFxDP[13]), .B(
        SB_6_sbox_mult_msb_FFxDP[9]), .Z(SB_6_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_6_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_6_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_6_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_6_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_6_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_6_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_6_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_6_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_6_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_6_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_6_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_6_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_6_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_6_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_6_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_6_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_6_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_6_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[4]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_6_sbox_Y0_4xDP[5]), .B(
        SB_6_sbox_Y0_4xDP[4]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_6_sbox_InverterOutxD[7]), 
        .B(SB_6_sbox_InverterOutxD[6]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_6_sbox_Y0_4xDP[7]), .B(
        SB_6_sbox_Y0_4xDP[6]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_6_sbox_Y0_4xDP[4]), .B(
        SB_6_sbox_Y0_4xDP[6]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_6_sbox_Y0_4xDP[5]), .B(
        SB_6_sbox_Y0_4xDP[7]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_6_sbox_InverterOutxD[7]), .A2(SB_6_sbox_Y0_4xDP[7]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_6_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_6_sbox_InverterOutxD[5]), .A2(SB_6_sbox_Y0_4xDP[5]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_6_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_6_sbox_InverterOutxD[6]), .A2(SB_6_sbox_Y0_4xDP[6]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_6_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_6_sbox_InverterOutxD[4]), .A2(SB_6_sbox_Y0_4xDP[4]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_6_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_6_sbox_InverterOutxD[4]), 
        .B(SB_6_sbox_InverterOutxD[6]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[7]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[4]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_6_sbox_Y0_4xDP[1]), .B(
        SB_6_sbox_Y0_4xDP[0]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_6_sbox_InverterOutxD[7]), 
        .B(SB_6_sbox_InverterOutxD[6]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_6_sbox_Y0_4xDP[3]), .B(
        SB_6_sbox_Y0_4xDP[2]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_6_sbox_Y0_4xDP[0]), .B(
        SB_6_sbox_Y0_4xDP[2]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_6_sbox_Y0_4xDP[1]), .B(
        SB_6_sbox_Y0_4xDP[3]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_6_sbox_InverterOutxD[7]), .A2(SB_6_sbox_Y0_4xDP[3]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_6_sbox_InverterOutxD[5]), .A2(SB_6_sbox_Y0_4xDP[1]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_6_sbox_InverterOutxD[6]), .A2(SB_6_sbox_Y0_4xDP[2]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_6_sbox_InverterOutxD[4]), .A2(SB_6_sbox_Y0_4xDP[0]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_6_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_6_sbox_InverterOutxD[4]), 
        .B(SB_6_sbox_InverterOutxD[6]), .ZN(SB_6_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[7]), .Z(SB_6_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_6_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[0]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_6_sbox_Y0_4xDP[5]), .B(
        SB_6_sbox_Y0_4xDP[4]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_6_sbox_InverterOutxD[3]), 
        .B(SB_6_sbox_InverterOutxD[2]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_6_sbox_Y0_4xDP[7]), .B(
        SB_6_sbox_Y0_4xDP[6]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_6_sbox_Y0_4xDP[4]), .B(
        SB_6_sbox_Y0_4xDP[6]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_6_sbox_Y0_4xDP[5]), .B(
        SB_6_sbox_Y0_4xDP[7]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_6_sbox_InverterOutxD[3]), .A2(SB_6_sbox_Y0_4xDP[7]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_6_sbox_InverterOutxD[1]), .A2(SB_6_sbox_Y0_4xDP[5]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_6_sbox_InverterOutxD[2]), .A2(SB_6_sbox_Y0_4xDP[6]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_6_sbox_InverterOutxD[0]), .A2(SB_6_sbox_Y0_4xDP[4]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_6_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_6_sbox_InverterOutxD[0]), 
        .B(SB_6_sbox_InverterOutxD[2]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[3]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[0]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_6_sbox_Y0_4xDP[1]), .B(
        SB_6_sbox_Y0_4xDP[0]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_6_sbox_InverterOutxD[3]), 
        .B(SB_6_sbox_InverterOutxD[2]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_6_sbox_Y0_4xDP[3]), .B(
        SB_6_sbox_Y0_4xDP[2]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_6_sbox_Y0_4xDP[0]), .B(
        SB_6_sbox_Y0_4xDP[2]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_6_sbox_Y0_4xDP[1]), .B(
        SB_6_sbox_Y0_4xDP[3]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_6_sbox_InverterOutxD[3]), .A2(SB_6_sbox_Y0_4xDP[3]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_6_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_6_sbox_InverterOutxD[1]), .A2(SB_6_sbox_Y0_4xDP[1]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_6_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_6_sbox_InverterOutxD[2]), .A2(SB_6_sbox_Y0_4xDP[2]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_6_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_6_sbox_InverterOutxD[0]), .A2(SB_6_sbox_Y0_4xDP[0]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_6_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_6_sbox_InverterOutxD[0]), 
        .B(SB_6_sbox_InverterOutxD[2]), .ZN(SB_6_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[3]), .Z(SB_6_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_6_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_6_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_6_sbox_mult_lsb_U18 ( .A(SB_6_sbox_mult_lsb_FFxDP[13]), .B(
        SB_6_sbox_mult_lsb_FFxDP[9]), .Z(SB_6_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_6_sbox_mult_lsb_U17 ( .A(SB_6_sbox_mult_lsb_FFxDP[5]), .B(
        SB_6_sbox_mult_lsb_FFxDP[1]), .Z(SB_6_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_6_sbox_mult_lsb_U16 ( .A(SB_6_sbox_mult_lsb_FFxDP[4]), .B(
        SB_6_sbox_mult_lsb_FFxDP[0]), .Z(SB_6_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_6_sbox_mult_lsb_U15 ( .A(SB_6_sbox_mult_lsb_FFxDP[12]), .B(
        SB_6_sbox_mult_lsb_FFxDP[8]), .Z(SB_6_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_6_sbox_mult_lsb_U14 ( .A(SB_6_sbox_mult_lsb_FFxDP[6]), .B(
        SB_6_sbox_mult_lsb_FFxDP[2]), .Z(SB_6_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_6_sbox_mult_lsb_U13 ( .A(SB_6_sbox_mult_lsb_FFxDP[14]), .B(
        SB_6_sbox_mult_lsb_FFxDP[10]), .Z(SB_6_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_6_sbox_mult_lsb_U12 ( .A(RAND[117]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_6_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U11 ( .A(RAND[115]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_6_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U10 ( .A(RAND[117]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_6_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U9 ( .A(RAND[115]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_6_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U8 ( .A(RAND[116]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_6_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U7 ( .A(RAND[114]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_6_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U6 ( .A(RAND[116]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_6_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U5 ( .A(RAND[114]), .B(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_6_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_6_sbox_mult_lsb_U4 ( .A(SB_6_sbox_mult_lsb_FFxDP[7]), .B(
        SB_6_sbox_mult_lsb_FFxDP[3]), .Z(SB_6_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_6_sbox_mult_lsb_U3 ( .A(SB_6_sbox_mult_lsb_FFxDP[15]), .B(
        SB_6_sbox_mult_lsb_FFxDP[11]), .Z(SB_6_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_6_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_6_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_6_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_6_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_6_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_6_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_6_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_6_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_6_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_6_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_6_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_6_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_6_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_6_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_6_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_6_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_6_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_6_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[4]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_6_sbox_Y1_4xDP[5]), .B(
        SB_6_sbox_Y1_4xDP[4]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_6_sbox_InverterOutxD[7]), 
        .B(SB_6_sbox_InverterOutxD[6]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_6_sbox_Y1_4xDP[7]), .B(
        SB_6_sbox_Y1_4xDP[6]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_6_sbox_Y1_4xDP[4]), .B(
        SB_6_sbox_Y1_4xDP[6]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_6_sbox_Y1_4xDP[5]), .B(
        SB_6_sbox_Y1_4xDP[7]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_6_sbox_InverterOutxD[7]), .A2(SB_6_sbox_Y1_4xDP[7]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_6_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_6_sbox_InverterOutxD[5]), .A2(SB_6_sbox_Y1_4xDP[5]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_6_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_6_sbox_InverterOutxD[6]), .A2(SB_6_sbox_Y1_4xDP[6]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_6_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_6_sbox_InverterOutxD[4]), .A2(SB_6_sbox_Y1_4xDP[4]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_6_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_6_sbox_InverterOutxD[4]), 
        .B(SB_6_sbox_InverterOutxD[6]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[7]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[4]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_6_sbox_Y1_4xDP[1]), .B(
        SB_6_sbox_Y1_4xDP[0]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_6_sbox_InverterOutxD[7]), 
        .B(SB_6_sbox_InverterOutxD[6]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_6_sbox_Y1_4xDP[3]), .B(
        SB_6_sbox_Y1_4xDP[2]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_6_sbox_Y1_4xDP[0]), .B(
        SB_6_sbox_Y1_4xDP[2]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_6_sbox_Y1_4xDP[1]), .B(
        SB_6_sbox_Y1_4xDP[3]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_6_sbox_InverterOutxD[7]), .A2(SB_6_sbox_Y1_4xDP[3]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_6_sbox_InverterOutxD[5]), .A2(SB_6_sbox_Y1_4xDP[1]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_6_sbox_InverterOutxD[6]), .A2(SB_6_sbox_Y1_4xDP[2]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_6_sbox_InverterOutxD[4]), .A2(SB_6_sbox_Y1_4xDP[0]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_6_sbox_InverterOutxD[4]), 
        .B(SB_6_sbox_InverterOutxD[6]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_6_sbox_InverterOutxD[5]), 
        .B(SB_6_sbox_InverterOutxD[7]), .Z(SB_6_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[0]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_6_sbox_Y1_4xDP[5]), .B(
        SB_6_sbox_Y1_4xDP[4]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_6_sbox_InverterOutxD[3]), 
        .B(SB_6_sbox_InverterOutxD[2]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_6_sbox_Y1_4xDP[7]), .B(
        SB_6_sbox_Y1_4xDP[6]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_6_sbox_Y1_4xDP[4]), .B(
        SB_6_sbox_Y1_4xDP[6]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_6_sbox_Y1_4xDP[5]), .B(
        SB_6_sbox_Y1_4xDP[7]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_6_sbox_InverterOutxD[3]), .A2(SB_6_sbox_Y1_4xDP[7]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_6_sbox_InverterOutxD[1]), .A2(SB_6_sbox_Y1_4xDP[5]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_6_sbox_InverterOutxD[2]), .A2(SB_6_sbox_Y1_4xDP[6]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_6_sbox_InverterOutxD[0]), .A2(SB_6_sbox_Y1_4xDP[4]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_6_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_6_sbox_InverterOutxD[0]), 
        .B(SB_6_sbox_InverterOutxD[2]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[3]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[0]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_6_sbox_Y1_4xDP[1]), .B(
        SB_6_sbox_Y1_4xDP[0]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_6_sbox_InverterOutxD[3]), 
        .B(SB_6_sbox_InverterOutxD[2]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_6_sbox_Y1_4xDP[3]), .B(
        SB_6_sbox_Y1_4xDP[2]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_6_sbox_Y1_4xDP[0]), .B(
        SB_6_sbox_Y1_4xDP[2]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_6_sbox_Y1_4xDP[1]), .B(
        SB_6_sbox_Y1_4xDP[3]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_6_sbox_InverterOutxD[3]), .A2(SB_6_sbox_Y1_4xDP[3]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_6_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_6_sbox_InverterOutxD[1]), .A2(SB_6_sbox_Y1_4xDP[1]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_6_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_6_sbox_InverterOutxD[2]), .A2(SB_6_sbox_Y1_4xDP[2]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_6_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_6_sbox_InverterOutxD[0]), .A2(SB_6_sbox_Y1_4xDP[0]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_6_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_6_sbox_InverterOutxD[0]), 
        .B(SB_6_sbox_InverterOutxD[2]), .ZN(SB_6_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_6_sbox_InverterOutxD[1]), 
        .B(SB_6_sbox_InverterOutxD[3]), .Z(SB_6_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_6_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_6_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_7_sbox_U22 ( .A(SB_7_sbox_Y0xorY12xDP[7]), .B(
        SB_7_sbox_Y0mulY1xD[7]), .Z(SB_7_sbox_InverterInxD[7]) );
  XOR2_X1 SB_7_sbox_U21 ( .A(SB_7_sbox_Y0xorY12xDP[6]), .B(
        SB_7_sbox_Y0mulY1xD[6]), .Z(SB_7_sbox_InverterInxD[6]) );
  XOR2_X1 SB_7_sbox_U20 ( .A(SB_7_sbox_Y0xorY12xDP[5]), .B(
        SB_7_sbox_Y0mulY1xD[5]), .Z(SB_7_sbox_InverterInxD[5]) );
  XOR2_X1 SB_7_sbox_U19 ( .A(SB_7_sbox_Y0xorY12xDP[4]), .B(
        SB_7_sbox_Y0mulY1xD[4]), .Z(SB_7_sbox_InverterInxD[4]) );
  XOR2_X1 SB_7_sbox_U18 ( .A(SB_7_sbox_Y0xorY12xDP[3]), .B(
        SB_7_sbox_Y0mulY1xD[3]), .Z(SB_7_sbox_InverterInxD[3]) );
  XOR2_X1 SB_7_sbox_U17 ( .A(SB_7_sbox_Y0xorY12xDP[2]), .B(
        SB_7_sbox_Y0mulY1xD[2]), .Z(SB_7_sbox_InverterInxD[2]) );
  XOR2_X1 SB_7_sbox_U16 ( .A(SB_7_sbox_Y0xorY12xDP[1]), .B(
        SB_7_sbox_Y0mulY1xD[1]), .Z(SB_7_sbox_InverterInxD[1]) );
  XOR2_X1 SB_7_sbox_U15 ( .A(SB_7_sbox_Y0xorY12xDP[0]), .B(
        SB_7_sbox_Y0mulY1xD[0]), .Z(SB_7_sbox_InverterInxD[0]) );
  XOR2_X1 SB_7_sbox_U14 ( .A(SB_7_sbox_Y1xD[7]), .B(SB_7_sbox_Y0xD[7]), .Z(
        SB_7_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_7_sbox_U13 ( .A(SB_7_sbox_Y1xD[3]), .B(SB_7_sbox_Y0xD[3]), .Z(
        SB_7_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_7_sbox_U12 ( .A(SB_7_sbox_Y1xD[5]), .B(SB_7_sbox_Y0xD[5]), .Z(
        SB_7_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_7_sbox_U11 ( .A(SB_7_sbox_Y1xD[1]), .B(SB_7_sbox_Y0xD[1]), .Z(
        SB_7_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_7_sbox_U10 ( .A(SB_7_sbox_Y1xD[6]), .B(SB_7_sbox_Y0xD[6]), .Z(
        SB_7_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_7_sbox_U9 ( .A(SB_7_sbox_Y1xD[2]), .B(SB_7_sbox_Y0xD[2]), .Z(
        SB_7_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_7_sbox_U8 ( .A(SB_7_sbox_Y1xD[4]), .B(SB_7_sbox_Y0xD[4]), .Z(
        SB_7_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_7_sbox_U7 ( .A(SB_7_sbox_Y1xD[0]), .B(SB_7_sbox_Y0xD[0]), .Z(
        SB_7_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_7_sbox_U6 ( .A(SB_7_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[61]) );
  INV_X1 SB_7_sbox_U5 ( .A(SB_7_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[62]) );
  INV_X1 SB_7_sbox_U4 ( .A(SB_7_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[56]) );
  INV_X1 SB_7_sbox_U3 ( .A(SB_7_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[57]) );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_7_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_7_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_7_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_7_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_7_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_7_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_7_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_7_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_7_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_7_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_7_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_7_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_7_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_7_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_7_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_7_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_7_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_7_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_7_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_7_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_7_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_7_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_7_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_7_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_7_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_7_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_7_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_7_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_7_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_7_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_7_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_7_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_7_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_7_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_7_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_7_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_7_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_7_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_7_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_7_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_7_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_7_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_7_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_7_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_7_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_7_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_7_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_7_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_7_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_7_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_7_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_7_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_7_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_7_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_7_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_7_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_7_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_7_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_7_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_7_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_7_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_7_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_7_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_7_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_7_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_7_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_7_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_7_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_7_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_7_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_7_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_7_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_7_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_7_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_7_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_7_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_7_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_7_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_7_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_7_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_7_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_7_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_7_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_0__0_ ( .D(SB_7_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_7_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_0__1_ ( .D(SB_7_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_7_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_0__2_ ( .D(SB_7_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_7_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_0__3_ ( .D(SB_7_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_7_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_1__0_ ( .D(SB_7_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_7_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_1__1_ ( .D(SB_7_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_7_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_1__2_ ( .D(SB_7_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_7_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_7_sbox_InverterInxDP_reg_1__3_ ( .D(SB_7_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_7_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_7_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_7_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_7_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__0_ ( .D(SB_7_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__1_ ( .D(SB_7_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__2_ ( .D(SB_7_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__3_ ( .D(SB_7_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__4_ ( .D(SB_7_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__5_ ( .D(SB_7_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__6_ ( .D(SB_7_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_0__7_ ( .D(SB_7_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__0_ ( .D(SB_7_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__1_ ( .D(SB_7_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__2_ ( .D(SB_7_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__3_ ( .D(SB_7_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_7_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__4_ ( .D(SB_7_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__5_ ( .D(SB_7_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__6_ ( .D(SB_7_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_7_sbox_mappedxDP_reg_1__7_ ( .D(SB_7_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_7_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_7_sbox_input_mapping_1_U20 ( .A(SB_7_sbox_mappedxD[10]), .B(
        KA_OUT1[63]), .Z(SB_7_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U19 ( .A(KA_OUT1[59]), .B(KA_OUT1[57]), 
        .Z(SB_7_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U18 ( .A(KA_OUT1[60]), .B(
        SB_7_sbox_input_mapping_1_n17), .Z(SB_7_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U17 ( .A(SB_7_sbox_input_mapping_1_n19), 
        .B(SB_7_sbox_input_mapping_1_n18), .Z(SB_7_sbox_mappedxD[11]) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U16 ( .A(SB_7_sbox_mappedxD[10]), .B(
        KA_OUT1[62]), .Z(SB_7_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U15 ( .A(KA_OUT1[58]), .B(KA_OUT1[57]), 
        .Z(SB_7_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U14 ( .A(KA_OUT1[59]), .B(
        SB_7_sbox_input_mapping_1_n14), .Z(SB_7_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U13 ( .A(SB_7_sbox_input_mapping_1_n16), 
        .B(SB_7_sbox_input_mapping_1_n15), .Z(SB_7_sbox_mappedxD[8]) );
  XNOR2_X1 SB_7_sbox_input_mapping_1_U12 ( .A(KA_OUT1[58]), .B(
        SB_7_sbox_mappedxD[10]), .ZN(SB_7_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_7_sbox_input_mapping_1_U11 ( .A(SB_7_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[57]), .ZN(SB_7_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U10 ( .A(SB_7_sbox_input_mapping_1_n26), 
        .B(SB_7_sbox_input_mapping_1_n25), .Z(SB_7_sbox_mappedxD[15]) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U9 ( .A(SB_7_sbox_mappedxD[10]), .B(
        KA_OUT1[60]), .Z(SB_7_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U8 ( .A(SB_7_sbox_input_mapping_1_n23), 
        .B(SB_7_sbox_input_mapping_1_n22), .Z(SB_7_sbox_mappedxD[14]) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U7 ( .A(SB_7_sbox_mappedxD[10]), .B(
        KA_OUT1[57]), .Z(SB_7_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U6 ( .A(SB_7_sbox_input_mapping_1_n23), 
        .B(SB_7_sbox_input_mapping_1_n21), .Z(SB_7_sbox_mappedxD[13]) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U5 ( .A(SB_7_sbox_mappedxD[10]), .B(
        SB_7_sbox_input_mapping_1_n24), .Z(SB_7_sbox_mappedxD[12]) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U4 ( .A(SB_7_sbox_mappedxD[10]), .B(
        SB_7_sbox_input_mapping_1_n23), .Z(SB_7_sbox_mappedxD[9]) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U3 ( .A(KA_OUT1[63]), .B(KA_OUT1[62]), .Z(
        SB_7_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U2 ( .A(KA_OUT1[61]), .B(
        SB_7_sbox_input_mapping_1_n20), .Z(SB_7_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_7_sbox_input_mapping_1_U1 ( .A(KA_OUT1[61]), .B(KA_OUT1[62]), .Z(
        SB_7_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_7_sbox_square_scaler_gf24_1_U3 ( .A(SB_7_sbox_Y0xorY1xD[5]), .B(
        SB_7_sbox_Y0xorY1xD[3]), .Z(SB_7_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_7_sbox_square_scaler_gf24_1_U2 ( .A(SB_7_sbox_Y0xorY12xD[4]), .B(
        SB_7_sbox_Y0xorY1xD[4]), .Z(SB_7_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_7_sbox_square_scaler_gf24_1_U1 ( .A(SB_7_sbox_Y0xorY12xD[4]), .B(
        SB_7_sbox_Y0xorY1xD[3]), .Z(SB_7_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U17 ( .A(SB_7_sbox_InvUnmappedxD[11]), 
        .B(SB_7_sbox_output_mapping_1_n12), .Z(SB_7_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_7_sbox_output_mapping_1_U16 ( .A(SB_7_sbox_InvUnmappedxD[10]), 
        .B(SB_7_sbox_InvUnmappedxD[8]), .Z(SB_7_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U15 ( .A(SB_7_sbox_output_mapping_1_n14), 
        .B(SB_7_sbox_output_mapping_1_n13), .Z(SR_OUT1[58]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U14 ( .A(SB_7_sbox_InvUnmappedxD[14]), 
        .B(SB_7_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[61]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U13 ( .A(SB_7_sbox_InvUnmappedxD[15]), 
        .B(SB_7_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[62]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U12 ( .A(SB_7_sbox_InvUnmappedxD[13]), 
        .B(SB_7_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[63]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U11 ( .A(SB_7_sbox_InvUnmappedxD[14]), 
        .B(SB_7_sbox_InvUnmappedxD[12]), .Z(SB_7_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U10 ( .A(SB_7_sbox_InvUnmappedxD[9]), .B(
        SB_7_sbox_output_mapping_1_n10), .Z(SR_OUT1[56]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U9 ( .A(SB_7_sbox_InvUnmappedxD[13]), .B(
        SB_7_sbox_InvUnmappedxD[12]), .Z(SB_7_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U8 ( .A(SB_7_sbox_InvUnmappedxD[9]), .B(
        SB_7_sbox_output_mapping_1_n11), .Z(SR_OUT1[57]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U7 ( .A(SB_7_sbox_InvUnmappedxD[15]), .B(
        SB_7_sbox_InvUnmappedxD[13]), .Z(SB_7_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U6 ( .A(SB_7_sbox_InvUnmappedxD[11]), .B(
        SB_7_sbox_output_mapping_1_n18), .Z(SR_OUT1[60]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U5 ( .A(SB_7_sbox_InvUnmappedxD[15]), .B(
        SB_7_sbox_InvUnmappedxD[14]), .Z(SB_7_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U4 ( .A(SB_7_sbox_InvUnmappedxD[13]), .B(
        SB_7_sbox_output_mapping_1_n15), .Z(SB_7_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U3 ( .A(SB_7_sbox_InvUnmappedxD[12]), .B(
        SB_7_sbox_InvUnmappedxD[11]), .Z(SB_7_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U2 ( .A(SB_7_sbox_output_mapping_1_n17), 
        .B(SB_7_sbox_output_mapping_1_n16), .Z(SR_OUT1[59]) );
  XOR2_X1 SB_7_sbox_output_mapping_1_U1 ( .A(SB_7_sbox_InvUnmappedxD[14]), .B(
        SB_7_sbox_InvUnmappedxD[13]), .Z(SB_7_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U20 ( .A(SB_7_sbox_mappedxD[2]), .B(
        KA_OUT0[63]), .Z(SB_7_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U19 ( .A(KA_OUT0[59]), .B(KA_OUT0[57]), 
        .Z(SB_7_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U18 ( .A(KA_OUT0[60]), .B(
        SB_7_sbox_input_mapping_0_n17), .Z(SB_7_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U17 ( .A(SB_7_sbox_input_mapping_0_n19), 
        .B(SB_7_sbox_input_mapping_0_n18), .Z(SB_7_sbox_mappedxD[3]) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U16 ( .A(SB_7_sbox_mappedxD[2]), .B(
        KA_OUT0[62]), .Z(SB_7_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U15 ( .A(KA_OUT0[58]), .B(KA_OUT0[57]), 
        .Z(SB_7_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U14 ( .A(KA_OUT0[59]), .B(
        SB_7_sbox_input_mapping_0_n14), .Z(SB_7_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U13 ( .A(SB_7_sbox_input_mapping_0_n16), 
        .B(SB_7_sbox_input_mapping_0_n15), .Z(SB_7_sbox_mappedxD[0]) );
  XNOR2_X1 SB_7_sbox_input_mapping_0_U12 ( .A(KA_OUT0[58]), .B(
        SB_7_sbox_mappedxD[2]), .ZN(SB_7_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_7_sbox_input_mapping_0_U11 ( .A(SB_7_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[57]), .ZN(SB_7_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U10 ( .A(SB_7_sbox_input_mapping_0_n26), 
        .B(SB_7_sbox_input_mapping_0_n25), .Z(SB_7_sbox_mappedxD[7]) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U9 ( .A(SB_7_sbox_mappedxD[2]), .B(
        KA_OUT0[60]), .Z(SB_7_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U8 ( .A(SB_7_sbox_input_mapping_0_n23), 
        .B(SB_7_sbox_input_mapping_0_n22), .Z(SB_7_sbox_mappedxD[6]) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U7 ( .A(SB_7_sbox_mappedxD[2]), .B(
        KA_OUT0[57]), .Z(SB_7_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U6 ( .A(SB_7_sbox_input_mapping_0_n23), 
        .B(SB_7_sbox_input_mapping_0_n21), .Z(SB_7_sbox_mappedxD[5]) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U5 ( .A(SB_7_sbox_mappedxD[2]), .B(
        SB_7_sbox_input_mapping_0_n24), .Z(SB_7_sbox_mappedxD[4]) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U4 ( .A(SB_7_sbox_mappedxD[2]), .B(
        SB_7_sbox_input_mapping_0_n23), .Z(SB_7_sbox_mappedxD[1]) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U3 ( .A(KA_OUT0[63]), .B(KA_OUT0[62]), .Z(
        SB_7_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U2 ( .A(KA_OUT0[61]), .B(
        SB_7_sbox_input_mapping_0_n20), .Z(SB_7_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_7_sbox_input_mapping_0_U1 ( .A(KA_OUT0[61]), .B(KA_OUT0[62]), .Z(
        SB_7_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_7_sbox_square_scaler_gf24_0_U3 ( .A(SB_7_sbox_Y0xorY1xD[2]), .B(
        SB_7_sbox_Y0xorY1xD[0]), .Z(SB_7_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_7_sbox_square_scaler_gf24_0_U2 ( .A(SB_7_sbox_Y0xorY12xD[0]), .B(
        SB_7_sbox_Y0xorY1xD[1]), .Z(SB_7_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_7_sbox_square_scaler_gf24_0_U1 ( .A(SB_7_sbox_Y0xorY12xD[0]), .B(
        SB_7_sbox_Y0xorY1xD[0]), .Z(SB_7_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U17 ( .A(SB_7_sbox_InvUnmappedxD[3]), .B(
        SB_7_sbox_output_mapping_0_n12), .Z(SB_7_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U16 ( .A(SB_7_sbox_InvUnmappedxD[2]), .B(
        SB_7_sbox_InvUnmappedxD[0]), .Z(SB_7_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U15 ( .A(SB_7_sbox_output_mapping_0_n14), 
        .B(SB_7_sbox_output_mapping_0_n13), .Z(SR_OUT0[58]) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U14 ( .A(SB_7_sbox_InvUnmappedxD[5]), .B(
        SB_7_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[63]) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U13 ( .A(SB_7_sbox_InvUnmappedxD[6]), .B(
        SB_7_sbox_InvUnmappedxD[0]), .Z(SB_7_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U12 ( .A(SB_7_sbox_InvUnmappedxD[7]), .B(
        SB_7_sbox_InvUnmappedxD[3]), .Z(SB_7_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U11 ( .A(SB_7_sbox_InvUnmappedxD[7]), .B(
        SB_7_sbox_InvUnmappedxD[5]), .Z(SB_7_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U10 ( .A(SB_7_sbox_InvUnmappedxD[3]), .B(
        SB_7_sbox_output_mapping_0_n18), .Z(SR_OUT0[60]) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U9 ( .A(SB_7_sbox_InvUnmappedxD[6]), .B(
        SB_7_sbox_InvUnmappedxD[4]), .Z(SB_7_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U8 ( .A(SB_7_sbox_InvUnmappedxD[1]), .B(
        SB_7_sbox_output_mapping_0_n10), .Z(SB_7_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U7 ( .A(SB_7_sbox_InvUnmappedxD[5]), .B(
        SB_7_sbox_InvUnmappedxD[4]), .Z(SB_7_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U6 ( .A(SB_7_sbox_InvUnmappedxD[1]), .B(
        SB_7_sbox_output_mapping_0_n11), .Z(SB_7_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U5 ( .A(SB_7_sbox_InvUnmappedxD[7]), .B(
        SB_7_sbox_InvUnmappedxD[6]), .Z(SB_7_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U4 ( .A(SB_7_sbox_InvUnmappedxD[5]), .B(
        SB_7_sbox_output_mapping_0_n15), .Z(SB_7_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U3 ( .A(SB_7_sbox_InvUnmappedxD[4]), .B(
        SB_7_sbox_InvUnmappedxD[3]), .Z(SB_7_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U2 ( .A(SB_7_sbox_output_mapping_0_n17), 
        .B(SB_7_sbox_output_mapping_0_n16), .Z(SR_OUT0[59]) );
  XOR2_X1 SB_7_sbox_output_mapping_0_U1 ( .A(SB_7_sbox_InvUnmappedxD[6]), .B(
        SB_7_sbox_InvUnmappedxD[5]), .Z(SB_7_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U18 ( .A(SB_7_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[11]), .Z(SB_7_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U17 ( .A(SB_7_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[10]), .Z(SB_7_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U16 ( .A(SB_7_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[9]), .Z(SB_7_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U15 ( .A(SB_7_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[8]), .Z(SB_7_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U14 ( .A(SB_7_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[3]), .Z(SB_7_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U13 ( .A(SB_7_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[2]), .Z(SB_7_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U12 ( .A(SB_7_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[1]), .Z(SB_7_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U11 ( .A(SB_7_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_7_sbox_mul_y0y1_FFxDP[0]), .Z(SB_7_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_7_sbox_mul_y0y1_U10 ( .A(RAND[143]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_7_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_U9 ( .A(RAND[141]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_7_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_U8 ( .A(RAND[143]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_7_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_U7 ( .A(RAND[141]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_7_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_U6 ( .A(RAND[142]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_7_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_U5 ( .A(RAND[140]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_7_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_U4 ( .A(RAND[142]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_7_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_U3 ( .A(RAND[140]), .B(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_7_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_7_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_7_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_7_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_7_sbox_Y0xD[5]), .B(
        SB_7_sbox_Y0xD[4]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_7_sbox_Y1xD[5]), .B(
        SB_7_sbox_Y1xD[4]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_7_sbox_Y0xD[7]), .B(
        SB_7_sbox_Y0xD[6]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_7_sbox_Y1xD[7]), .B(
        SB_7_sbox_Y1xD[6]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_7_sbox_Y1xD[7]), .A2(
        SB_7_sbox_Y0xD[7]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_7_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_7_sbox_Y1xD[5]), .A2(
        SB_7_sbox_Y0xD[5]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_7_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_7_sbox_Y1xD[4]), .B(
        SB_7_sbox_Y1xD[6]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_7_sbox_Y0xD[4]), .B(
        SB_7_sbox_Y0xD[6]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_7_sbox_Y1xD[5]), .B(
        SB_7_sbox_Y1xD[7]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_7_sbox_Y1xD[6]), .A2(
        SB_7_sbox_Y0xD[6]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_7_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_7_sbox_Y1xD[4]), .A2(
        SB_7_sbox_Y0xD[4]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_7_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_7_sbox_Y0xD[5]), .B(
        SB_7_sbox_Y0xD[7]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_7_sbox_Y0xD[1]), .B(
        SB_7_sbox_Y0xD[0]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_7_sbox_Y1xD[5]), .B(
        SB_7_sbox_Y1xD[4]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_7_sbox_Y0xD[3]), .B(
        SB_7_sbox_Y0xD[2]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_7_sbox_Y1xD[7]), .B(
        SB_7_sbox_Y1xD[6]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_7_sbox_Y1xD[7]), .A2(
        SB_7_sbox_Y0xD[3]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_7_sbox_Y1xD[5]), .A2(
        SB_7_sbox_Y0xD[1]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_7_sbox_Y1xD[4]), .B(
        SB_7_sbox_Y1xD[6]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_7_sbox_Y0xD[0]), .B(
        SB_7_sbox_Y0xD[2]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_7_sbox_Y1xD[5]), .B(
        SB_7_sbox_Y1xD[7]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_7_sbox_Y1xD[6]), .A2(
        SB_7_sbox_Y0xD[2]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_7_sbox_Y1xD[4]), .A2(
        SB_7_sbox_Y0xD[0]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_7_sbox_Y0xD[1]), .B(
        SB_7_sbox_Y0xD[3]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_7_sbox_Y0xD[5]), .B(
        SB_7_sbox_Y0xD[4]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_7_sbox_Y1xD[1]), .B(
        SB_7_sbox_Y1xD[0]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_7_sbox_Y0xD[7]), .B(
        SB_7_sbox_Y0xD[6]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_7_sbox_Y1xD[3]), .B(
        SB_7_sbox_Y1xD[2]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_7_sbox_Y1xD[3]), .A2(
        SB_7_sbox_Y0xD[7]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_7_sbox_Y1xD[1]), .A2(
        SB_7_sbox_Y0xD[5]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_7_sbox_Y1xD[0]), .B(
        SB_7_sbox_Y1xD[2]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_7_sbox_Y0xD[4]), .B(
        SB_7_sbox_Y0xD[6]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_7_sbox_Y1xD[1]), .B(
        SB_7_sbox_Y1xD[3]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_7_sbox_Y1xD[2]), .A2(
        SB_7_sbox_Y0xD[6]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_7_sbox_Y1xD[0]), .A2(
        SB_7_sbox_Y0xD[4]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_7_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_7_sbox_Y0xD[5]), .B(
        SB_7_sbox_Y0xD[7]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_7_sbox_Y0xD[1]), .B(
        SB_7_sbox_Y0xD[0]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_7_sbox_Y1xD[1]), .B(
        SB_7_sbox_Y1xD[0]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_7_sbox_Y0xD[3]), .B(
        SB_7_sbox_Y0xD[2]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_7_sbox_Y1xD[3]), .B(
        SB_7_sbox_Y1xD[2]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_7_sbox_Y1xD[3]), .A2(
        SB_7_sbox_Y0xD[3]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_7_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_7_sbox_Y1xD[1]), .A2(
        SB_7_sbox_Y0xD[1]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_7_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_7_sbox_Y1xD[0]), .B(
        SB_7_sbox_Y1xD[2]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_7_sbox_Y0xD[0]), .B(
        SB_7_sbox_Y0xD[2]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_7_sbox_Y1xD[1]), .B(
        SB_7_sbox_Y1xD[3]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_7_sbox_Y1xD[2]), .A2(
        SB_7_sbox_Y0xD[2]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_7_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_7_sbox_Y1xD[0]), .A2(
        SB_7_sbox_Y0xD[0]), .ZN(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_7_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_7_sbox_Y0xD[1]), .B(
        SB_7_sbox_Y0xD[3]), .Z(SB_7_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_7_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_7_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_7_sbox_inverter_gf24_U12 ( .A(SB_7_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_7_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_7_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_U11 ( .A(SB_7_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_7_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_7_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_U10 ( .A(SB_7_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_7_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_7_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_U9 ( .A(SB_7_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_7_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_7_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_7_sbox_inverter_gf24_U8 ( .A(SB_7_sbox_InverterInxDP[6]), .B(
        SB_7_sbox_InverterInxDP[4]), .ZN(SB_7_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_7_sbox_inverter_gf24_U7 ( .A(SB_7_sbox_inverter_gf24_d_1__0_), 
        .B(SB_7_sbox_inverter_gf24_n4), .ZN(SB_7_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_7_sbox_inverter_gf24_U6 ( .A(SB_7_sbox_InverterInxDP[2]), .B(
        SB_7_sbox_InverterInxDP[0]), .ZN(SB_7_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_7_sbox_inverter_gf24_U5 ( .A(SB_7_sbox_inverter_gf24_d_0__0_), 
        .B(SB_7_sbox_inverter_gf24_n3), .ZN(SB_7_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_7_sbox_inverter_gf24_U4 ( .A(SB_7_sbox_InverterInxDP[7]), .B(
        SB_7_sbox_InverterInxDP[5]), .Z(SB_7_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_7_sbox_inverter_gf24_U3 ( .A(SB_7_sbox_InverterInxDP[3]), .B(
        SB_7_sbox_InverterInxDP[1]), .Z(SB_7_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_7_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_7_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_7_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_7_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_7_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_7_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_7_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_7_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_7_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_7_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_7_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_7_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_7_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_7_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_7_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_7_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_7_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_7_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_7_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_7_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_7_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_7_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_7_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_7_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_7_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_7_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_7_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_7_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[131]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[130]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[131]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[130]), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_7_sbox_InverterInxDP[7]), .A2(SB_7_sbox_InverterInxDP[5]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_7_sbox_InverterInxDP[6]), .A2(SB_7_sbox_InverterInxDP[4]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_7_sbox_InverterInxDP[5]), .B(SB_7_sbox_InverterInxDP[4]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_7_sbox_InverterInxDP[7]), .B(SB_7_sbox_InverterInxDP[6]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_7_sbox_InverterInxDP[7]), .A2(SB_7_sbox_InverterInxDP[1]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_7_sbox_InverterInxDP[6]), .A2(SB_7_sbox_InverterInxDP[0]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_7_sbox_InverterInxDP[1]), .B(SB_7_sbox_InverterInxDP[0]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_7_sbox_InverterInxDP[7]), .B(SB_7_sbox_InverterInxDP[6]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_7_sbox_InverterInxDP[3]), .A2(SB_7_sbox_InverterInxDP[5]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_7_sbox_InverterInxDP[2]), .A2(SB_7_sbox_InverterInxDP[4]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_7_sbox_InverterInxDP[5]), .B(SB_7_sbox_InverterInxDP[4]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_7_sbox_InverterInxDP[3]), .B(SB_7_sbox_InverterInxDP[2]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_7_sbox_InverterInxDP[3]), .A2(SB_7_sbox_InverterInxDP[1]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_7_sbox_InverterInxDP[2]), .A2(SB_7_sbox_InverterInxDP[0]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_7_sbox_InverterInxDP[1]), .B(SB_7_sbox_InverterInxDP[0]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_7_sbox_InverterInxDP[3]), .B(SB_7_sbox_InverterInxDP[2]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[129]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[128]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[129]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[128]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_7_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_7_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_7_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_7_sbox_InverterOutxD[5]) );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[3]), .B(SB_7_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[1]), .B(SB_7_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[3]), .B(SB_7_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[1]), .B(SB_7_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_7_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_7_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[127]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[126]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[127]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[126]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_7_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_7_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_7_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_7_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_7_sbox_InverterOutxD[7]) );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_7_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[3]), .B(SB_7_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[1]), .B(SB_7_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[3]), .B(SB_7_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_7_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_7_sbox_inverter_gf24_ExDP[1]), .B(SB_7_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_7_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_7_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_7_sbox_mult_msb_U18 ( .A(SB_7_sbox_mult_msb_FFxDP[12]), .B(
        SB_7_sbox_mult_msb_FFxDP[8]), .Z(SB_7_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_7_sbox_mult_msb_U17 ( .A(SB_7_sbox_mult_msb_FFxDP[4]), .B(
        SB_7_sbox_mult_msb_FFxDP[0]), .Z(SB_7_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_7_sbox_mult_msb_U16 ( .A(SB_7_sbox_mult_msb_FFxDP[7]), .B(
        SB_7_sbox_mult_msb_FFxDP[3]), .Z(SB_7_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_7_sbox_mult_msb_U15 ( .A(SB_7_sbox_mult_msb_FFxDP[15]), .B(
        SB_7_sbox_mult_msb_FFxDP[11]), .Z(SB_7_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_7_sbox_mult_msb_U14 ( .A(SB_7_sbox_mult_msb_FFxDP[6]), .B(
        SB_7_sbox_mult_msb_FFxDP[2]), .Z(SB_7_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_7_sbox_mult_msb_U13 ( .A(SB_7_sbox_mult_msb_FFxDP[14]), .B(
        SB_7_sbox_mult_msb_FFxDP[10]), .Z(SB_7_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_7_sbox_mult_msb_U12 ( .A(RAND[139]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_7_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U11 ( .A(RAND[137]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_7_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U10 ( .A(RAND[139]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_7_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U9 ( .A(RAND[137]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_7_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U8 ( .A(RAND[138]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_7_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U7 ( .A(RAND[136]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_7_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U6 ( .A(RAND[138]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_7_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U5 ( .A(RAND[136]), .B(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_7_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_7_sbox_mult_msb_U4 ( .A(SB_7_sbox_mult_msb_FFxDP[5]), .B(
        SB_7_sbox_mult_msb_FFxDP[1]), .Z(SB_7_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_7_sbox_mult_msb_U3 ( .A(SB_7_sbox_mult_msb_FFxDP[13]), .B(
        SB_7_sbox_mult_msb_FFxDP[9]), .Z(SB_7_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_7_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_7_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_7_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_7_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_7_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_7_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_7_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_7_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_7_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_7_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_7_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_7_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_7_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_7_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_7_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_7_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_7_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_7_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[4]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_7_sbox_Y0_4xDP[5]), .B(
        SB_7_sbox_Y0_4xDP[4]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_7_sbox_InverterOutxD[7]), 
        .B(SB_7_sbox_InverterOutxD[6]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_7_sbox_Y0_4xDP[7]), .B(
        SB_7_sbox_Y0_4xDP[6]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_7_sbox_Y0_4xDP[4]), .B(
        SB_7_sbox_Y0_4xDP[6]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_7_sbox_Y0_4xDP[5]), .B(
        SB_7_sbox_Y0_4xDP[7]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_7_sbox_InverterOutxD[7]), .A2(SB_7_sbox_Y0_4xDP[7]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_7_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_7_sbox_InverterOutxD[5]), .A2(SB_7_sbox_Y0_4xDP[5]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_7_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_7_sbox_InverterOutxD[6]), .A2(SB_7_sbox_Y0_4xDP[6]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_7_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_7_sbox_InverterOutxD[4]), .A2(SB_7_sbox_Y0_4xDP[4]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_7_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_7_sbox_InverterOutxD[4]), 
        .B(SB_7_sbox_InverterOutxD[6]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[7]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[4]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_7_sbox_Y0_4xDP[1]), .B(
        SB_7_sbox_Y0_4xDP[0]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_7_sbox_InverterOutxD[7]), 
        .B(SB_7_sbox_InverterOutxD[6]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_7_sbox_Y0_4xDP[3]), .B(
        SB_7_sbox_Y0_4xDP[2]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_7_sbox_Y0_4xDP[0]), .B(
        SB_7_sbox_Y0_4xDP[2]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_7_sbox_Y0_4xDP[1]), .B(
        SB_7_sbox_Y0_4xDP[3]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_7_sbox_InverterOutxD[7]), .A2(SB_7_sbox_Y0_4xDP[3]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_7_sbox_InverterOutxD[5]), .A2(SB_7_sbox_Y0_4xDP[1]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_7_sbox_InverterOutxD[6]), .A2(SB_7_sbox_Y0_4xDP[2]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_7_sbox_InverterOutxD[4]), .A2(SB_7_sbox_Y0_4xDP[0]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_7_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_7_sbox_InverterOutxD[4]), 
        .B(SB_7_sbox_InverterOutxD[6]), .ZN(SB_7_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[7]), .Z(SB_7_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_7_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[0]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_7_sbox_Y0_4xDP[5]), .B(
        SB_7_sbox_Y0_4xDP[4]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_7_sbox_InverterOutxD[3]), 
        .B(SB_7_sbox_InverterOutxD[2]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_7_sbox_Y0_4xDP[7]), .B(
        SB_7_sbox_Y0_4xDP[6]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_7_sbox_Y0_4xDP[4]), .B(
        SB_7_sbox_Y0_4xDP[6]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_7_sbox_Y0_4xDP[5]), .B(
        SB_7_sbox_Y0_4xDP[7]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_7_sbox_InverterOutxD[3]), .A2(SB_7_sbox_Y0_4xDP[7]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_7_sbox_InverterOutxD[1]), .A2(SB_7_sbox_Y0_4xDP[5]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_7_sbox_InverterOutxD[2]), .A2(SB_7_sbox_Y0_4xDP[6]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_7_sbox_InverterOutxD[0]), .A2(SB_7_sbox_Y0_4xDP[4]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_7_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_7_sbox_InverterOutxD[0]), 
        .B(SB_7_sbox_InverterOutxD[2]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[3]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[0]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_7_sbox_Y0_4xDP[1]), .B(
        SB_7_sbox_Y0_4xDP[0]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_7_sbox_InverterOutxD[3]), 
        .B(SB_7_sbox_InverterOutxD[2]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_7_sbox_Y0_4xDP[3]), .B(
        SB_7_sbox_Y0_4xDP[2]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_7_sbox_Y0_4xDP[0]), .B(
        SB_7_sbox_Y0_4xDP[2]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_7_sbox_Y0_4xDP[1]), .B(
        SB_7_sbox_Y0_4xDP[3]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_7_sbox_InverterOutxD[3]), .A2(SB_7_sbox_Y0_4xDP[3]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_7_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_7_sbox_InverterOutxD[1]), .A2(SB_7_sbox_Y0_4xDP[1]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_7_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_7_sbox_InverterOutxD[2]), .A2(SB_7_sbox_Y0_4xDP[2]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_7_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_7_sbox_InverterOutxD[0]), .A2(SB_7_sbox_Y0_4xDP[0]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_7_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_7_sbox_InverterOutxD[0]), 
        .B(SB_7_sbox_InverterOutxD[2]), .ZN(SB_7_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[3]), .Z(SB_7_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_7_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_7_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_7_sbox_mult_lsb_U18 ( .A(SB_7_sbox_mult_lsb_FFxDP[13]), .B(
        SB_7_sbox_mult_lsb_FFxDP[9]), .Z(SB_7_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_7_sbox_mult_lsb_U17 ( .A(SB_7_sbox_mult_lsb_FFxDP[5]), .B(
        SB_7_sbox_mult_lsb_FFxDP[1]), .Z(SB_7_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_7_sbox_mult_lsb_U16 ( .A(SB_7_sbox_mult_lsb_FFxDP[4]), .B(
        SB_7_sbox_mult_lsb_FFxDP[0]), .Z(SB_7_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_7_sbox_mult_lsb_U15 ( .A(SB_7_sbox_mult_lsb_FFxDP[12]), .B(
        SB_7_sbox_mult_lsb_FFxDP[8]), .Z(SB_7_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_7_sbox_mult_lsb_U14 ( .A(SB_7_sbox_mult_lsb_FFxDP[6]), .B(
        SB_7_sbox_mult_lsb_FFxDP[2]), .Z(SB_7_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_7_sbox_mult_lsb_U13 ( .A(SB_7_sbox_mult_lsb_FFxDP[14]), .B(
        SB_7_sbox_mult_lsb_FFxDP[10]), .Z(SB_7_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_7_sbox_mult_lsb_U12 ( .A(RAND[135]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_7_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U11 ( .A(RAND[133]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_7_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U10 ( .A(RAND[135]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_7_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U9 ( .A(RAND[133]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_7_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U8 ( .A(RAND[134]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_7_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U7 ( .A(RAND[132]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_7_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U6 ( .A(RAND[134]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_7_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U5 ( .A(RAND[132]), .B(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_7_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_7_sbox_mult_lsb_U4 ( .A(SB_7_sbox_mult_lsb_FFxDP[7]), .B(
        SB_7_sbox_mult_lsb_FFxDP[3]), .Z(SB_7_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_7_sbox_mult_lsb_U3 ( .A(SB_7_sbox_mult_lsb_FFxDP[15]), .B(
        SB_7_sbox_mult_lsb_FFxDP[11]), .Z(SB_7_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_7_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_7_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_7_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_7_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_7_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_7_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_7_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_7_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_7_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_7_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_7_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_7_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_7_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_7_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_7_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_7_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_7_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_7_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[4]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_7_sbox_Y1_4xDP[5]), .B(
        SB_7_sbox_Y1_4xDP[4]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_7_sbox_InverterOutxD[7]), 
        .B(SB_7_sbox_InverterOutxD[6]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_7_sbox_Y1_4xDP[7]), .B(
        SB_7_sbox_Y1_4xDP[6]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_7_sbox_Y1_4xDP[4]), .B(
        SB_7_sbox_Y1_4xDP[6]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_7_sbox_Y1_4xDP[5]), .B(
        SB_7_sbox_Y1_4xDP[7]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_7_sbox_InverterOutxD[7]), .A2(SB_7_sbox_Y1_4xDP[7]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_7_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_7_sbox_InverterOutxD[5]), .A2(SB_7_sbox_Y1_4xDP[5]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_7_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_7_sbox_InverterOutxD[6]), .A2(SB_7_sbox_Y1_4xDP[6]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_7_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_7_sbox_InverterOutxD[4]), .A2(SB_7_sbox_Y1_4xDP[4]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_7_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_7_sbox_InverterOutxD[4]), 
        .B(SB_7_sbox_InverterOutxD[6]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[7]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[4]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_7_sbox_Y1_4xDP[1]), .B(
        SB_7_sbox_Y1_4xDP[0]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_7_sbox_InverterOutxD[7]), 
        .B(SB_7_sbox_InverterOutxD[6]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_7_sbox_Y1_4xDP[3]), .B(
        SB_7_sbox_Y1_4xDP[2]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_7_sbox_Y1_4xDP[0]), .B(
        SB_7_sbox_Y1_4xDP[2]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_7_sbox_Y1_4xDP[1]), .B(
        SB_7_sbox_Y1_4xDP[3]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_7_sbox_InverterOutxD[7]), .A2(SB_7_sbox_Y1_4xDP[3]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_7_sbox_InverterOutxD[5]), .A2(SB_7_sbox_Y1_4xDP[1]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_7_sbox_InverterOutxD[6]), .A2(SB_7_sbox_Y1_4xDP[2]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_7_sbox_InverterOutxD[4]), .A2(SB_7_sbox_Y1_4xDP[0]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_7_sbox_InverterOutxD[4]), 
        .B(SB_7_sbox_InverterOutxD[6]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_7_sbox_InverterOutxD[5]), 
        .B(SB_7_sbox_InverterOutxD[7]), .Z(SB_7_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[0]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_7_sbox_Y1_4xDP[5]), .B(
        SB_7_sbox_Y1_4xDP[4]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_7_sbox_InverterOutxD[3]), 
        .B(SB_7_sbox_InverterOutxD[2]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_7_sbox_Y1_4xDP[7]), .B(
        SB_7_sbox_Y1_4xDP[6]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_7_sbox_Y1_4xDP[4]), .B(
        SB_7_sbox_Y1_4xDP[6]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_7_sbox_Y1_4xDP[5]), .B(
        SB_7_sbox_Y1_4xDP[7]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_7_sbox_InverterOutxD[3]), .A2(SB_7_sbox_Y1_4xDP[7]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_7_sbox_InverterOutxD[1]), .A2(SB_7_sbox_Y1_4xDP[5]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_7_sbox_InverterOutxD[2]), .A2(SB_7_sbox_Y1_4xDP[6]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_7_sbox_InverterOutxD[0]), .A2(SB_7_sbox_Y1_4xDP[4]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_7_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_7_sbox_InverterOutxD[0]), 
        .B(SB_7_sbox_InverterOutxD[2]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[3]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[0]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_7_sbox_Y1_4xDP[1]), .B(
        SB_7_sbox_Y1_4xDP[0]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_7_sbox_InverterOutxD[3]), 
        .B(SB_7_sbox_InverterOutxD[2]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_7_sbox_Y1_4xDP[3]), .B(
        SB_7_sbox_Y1_4xDP[2]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_7_sbox_Y1_4xDP[0]), .B(
        SB_7_sbox_Y1_4xDP[2]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_7_sbox_Y1_4xDP[1]), .B(
        SB_7_sbox_Y1_4xDP[3]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_7_sbox_InverterOutxD[3]), .A2(SB_7_sbox_Y1_4xDP[3]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_7_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_7_sbox_InverterOutxD[1]), .A2(SB_7_sbox_Y1_4xDP[1]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_7_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_7_sbox_InverterOutxD[2]), .A2(SB_7_sbox_Y1_4xDP[2]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_7_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_7_sbox_InverterOutxD[0]), .A2(SB_7_sbox_Y1_4xDP[0]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_7_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_7_sbox_InverterOutxD[0]), 
        .B(SB_7_sbox_InverterOutxD[2]), .ZN(SB_7_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_7_sbox_InverterOutxD[1]), 
        .B(SB_7_sbox_InverterOutxD[3]), .Z(SB_7_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_7_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_7_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_8_sbox_U22 ( .A(SB_8_sbox_Y0xorY12xDP[7]), .B(
        SB_8_sbox_Y0mulY1xD[7]), .Z(SB_8_sbox_InverterInxD[7]) );
  XOR2_X1 SB_8_sbox_U21 ( .A(SB_8_sbox_Y0xorY12xDP[6]), .B(
        SB_8_sbox_Y0mulY1xD[6]), .Z(SB_8_sbox_InverterInxD[6]) );
  XOR2_X1 SB_8_sbox_U20 ( .A(SB_8_sbox_Y0xorY12xDP[5]), .B(
        SB_8_sbox_Y0mulY1xD[5]), .Z(SB_8_sbox_InverterInxD[5]) );
  XOR2_X1 SB_8_sbox_U19 ( .A(SB_8_sbox_Y0xorY12xDP[4]), .B(
        SB_8_sbox_Y0mulY1xD[4]), .Z(SB_8_sbox_InverterInxD[4]) );
  XOR2_X1 SB_8_sbox_U18 ( .A(SB_8_sbox_Y0xorY12xDP[3]), .B(
        SB_8_sbox_Y0mulY1xD[3]), .Z(SB_8_sbox_InverterInxD[3]) );
  XOR2_X1 SB_8_sbox_U17 ( .A(SB_8_sbox_Y0xorY12xDP[2]), .B(
        SB_8_sbox_Y0mulY1xD[2]), .Z(SB_8_sbox_InverterInxD[2]) );
  XOR2_X1 SB_8_sbox_U16 ( .A(SB_8_sbox_Y0xorY12xDP[1]), .B(
        SB_8_sbox_Y0mulY1xD[1]), .Z(SB_8_sbox_InverterInxD[1]) );
  XOR2_X1 SB_8_sbox_U15 ( .A(SB_8_sbox_Y0xorY12xDP[0]), .B(
        SB_8_sbox_Y0mulY1xD[0]), .Z(SB_8_sbox_InverterInxD[0]) );
  XOR2_X1 SB_8_sbox_U14 ( .A(SB_8_sbox_Y1xD[1]), .B(SB_8_sbox_Y0xD[1]), .Z(
        SB_8_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_8_sbox_U13 ( .A(SB_8_sbox_Y1xD[7]), .B(SB_8_sbox_Y0xD[7]), .Z(
        SB_8_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_8_sbox_U12 ( .A(SB_8_sbox_Y1xD[3]), .B(SB_8_sbox_Y0xD[3]), .Z(
        SB_8_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_8_sbox_U11 ( .A(SB_8_sbox_Y1xD[5]), .B(SB_8_sbox_Y0xD[5]), .Z(
        SB_8_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_8_sbox_U10 ( .A(SB_8_sbox_Y1xD[6]), .B(SB_8_sbox_Y0xD[6]), .Z(
        SB_8_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_8_sbox_U9 ( .A(SB_8_sbox_Y1xD[2]), .B(SB_8_sbox_Y0xD[2]), .Z(
        SB_8_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_8_sbox_U8 ( .A(SB_8_sbox_Y1xD[4]), .B(SB_8_sbox_Y0xD[4]), .Z(
        SB_8_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_8_sbox_U7 ( .A(SB_8_sbox_Y1xD[0]), .B(SB_8_sbox_Y0xD[0]), .Z(
        SB_8_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_8_sbox_U6 ( .A(SB_8_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[37]) );
  INV_X1 SB_8_sbox_U5 ( .A(SB_8_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[38]) );
  INV_X1 SB_8_sbox_U4 ( .A(SB_8_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[32]) );
  INV_X1 SB_8_sbox_U3 ( .A(SB_8_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[33]) );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_8_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_8_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_8_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_8_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_8_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_8_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_8_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_8_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_8_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_8_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_8_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_8_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_8_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_8_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_8_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_8_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_8_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_8_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_8_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_8_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_8_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_8_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_8_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_8_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_8_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_8_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_8_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_8_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_8_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_8_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_8_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_8_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_8_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_8_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_8_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_8_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_8_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_8_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_8_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_8_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_8_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_8_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_8_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_8_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_8_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_8_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_8_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_8_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_8_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_8_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_8_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_8_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_8_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_8_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_8_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_8_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_8_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_8_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_8_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_8_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_8_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_8_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_8_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_8_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_8_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_8_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_8_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_8_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_8_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_8_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_8_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_8_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_8_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_8_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_8_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_8_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_8_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_8_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_8_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_8_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_8_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_8_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_8_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_0__0_ ( .D(SB_8_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_8_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_0__1_ ( .D(SB_8_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_8_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_0__2_ ( .D(SB_8_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_8_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_0__3_ ( .D(SB_8_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_8_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_1__0_ ( .D(SB_8_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_8_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_1__1_ ( .D(SB_8_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_8_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_1__2_ ( .D(SB_8_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_8_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_8_sbox_InverterInxDP_reg_1__3_ ( .D(SB_8_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_8_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_8_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_8_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_8_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__0_ ( .D(SB_8_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__1_ ( .D(SB_8_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__2_ ( .D(SB_8_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__3_ ( .D(SB_8_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__4_ ( .D(SB_8_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__5_ ( .D(SB_8_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__6_ ( .D(SB_8_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_0__7_ ( .D(SB_8_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__0_ ( .D(SB_8_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__1_ ( .D(SB_8_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__2_ ( .D(SB_8_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__3_ ( .D(SB_8_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_8_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__4_ ( .D(SB_8_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__5_ ( .D(SB_8_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__6_ ( .D(SB_8_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_8_sbox_mappedxDP_reg_1__7_ ( .D(SB_8_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_8_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_8_sbox_input_mapping_1_U20 ( .A(SB_8_sbox_mappedxD[10]), .B(
        KA_OUT1[71]), .Z(SB_8_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U19 ( .A(KA_OUT1[67]), .B(KA_OUT1[65]), 
        .Z(SB_8_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U18 ( .A(KA_OUT1[68]), .B(
        SB_8_sbox_input_mapping_1_n17), .Z(SB_8_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U17 ( .A(SB_8_sbox_input_mapping_1_n19), 
        .B(SB_8_sbox_input_mapping_1_n18), .Z(SB_8_sbox_mappedxD[11]) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U16 ( .A(SB_8_sbox_mappedxD[10]), .B(
        KA_OUT1[70]), .Z(SB_8_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U15 ( .A(KA_OUT1[66]), .B(KA_OUT1[65]), 
        .Z(SB_8_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U14 ( .A(KA_OUT1[67]), .B(
        SB_8_sbox_input_mapping_1_n14), .Z(SB_8_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U13 ( .A(SB_8_sbox_input_mapping_1_n16), 
        .B(SB_8_sbox_input_mapping_1_n15), .Z(SB_8_sbox_mappedxD[8]) );
  XNOR2_X1 SB_8_sbox_input_mapping_1_U12 ( .A(KA_OUT1[66]), .B(
        SB_8_sbox_mappedxD[10]), .ZN(SB_8_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_8_sbox_input_mapping_1_U11 ( .A(SB_8_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[65]), .ZN(SB_8_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U10 ( .A(SB_8_sbox_input_mapping_1_n26), 
        .B(SB_8_sbox_input_mapping_1_n25), .Z(SB_8_sbox_mappedxD[15]) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U9 ( .A(SB_8_sbox_mappedxD[10]), .B(
        KA_OUT1[68]), .Z(SB_8_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U8 ( .A(SB_8_sbox_input_mapping_1_n23), 
        .B(SB_8_sbox_input_mapping_1_n22), .Z(SB_8_sbox_mappedxD[14]) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U7 ( .A(SB_8_sbox_mappedxD[10]), .B(
        KA_OUT1[65]), .Z(SB_8_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U6 ( .A(SB_8_sbox_input_mapping_1_n23), 
        .B(SB_8_sbox_input_mapping_1_n21), .Z(SB_8_sbox_mappedxD[13]) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U5 ( .A(SB_8_sbox_mappedxD[10]), .B(
        SB_8_sbox_input_mapping_1_n24), .Z(SB_8_sbox_mappedxD[12]) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U4 ( .A(SB_8_sbox_mappedxD[10]), .B(
        SB_8_sbox_input_mapping_1_n23), .Z(SB_8_sbox_mappedxD[9]) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U3 ( .A(KA_OUT1[71]), .B(KA_OUT1[70]), .Z(
        SB_8_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U2 ( .A(KA_OUT1[69]), .B(
        SB_8_sbox_input_mapping_1_n20), .Z(SB_8_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_8_sbox_input_mapping_1_U1 ( .A(KA_OUT1[69]), .B(KA_OUT1[70]), .Z(
        SB_8_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_8_sbox_square_scaler_gf24_1_U3 ( .A(SB_8_sbox_Y0xorY1xD[5]), .B(
        SB_8_sbox_Y0xorY1xD[3]), .Z(SB_8_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_8_sbox_square_scaler_gf24_1_U2 ( .A(SB_8_sbox_Y0xorY12xD[4]), .B(
        SB_8_sbox_Y0xorY1xD[4]), .Z(SB_8_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_8_sbox_square_scaler_gf24_1_U1 ( .A(SB_8_sbox_Y0xorY12xD[4]), .B(
        SB_8_sbox_Y0xorY1xD[3]), .Z(SB_8_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U17 ( .A(SB_8_sbox_InvUnmappedxD[11]), 
        .B(SB_8_sbox_output_mapping_1_n12), .Z(SB_8_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_8_sbox_output_mapping_1_U16 ( .A(SB_8_sbox_InvUnmappedxD[10]), 
        .B(SB_8_sbox_InvUnmappedxD[8]), .Z(SB_8_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U15 ( .A(SB_8_sbox_output_mapping_1_n14), 
        .B(SB_8_sbox_output_mapping_1_n13), .Z(SR_OUT1[34]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U14 ( .A(SB_8_sbox_InvUnmappedxD[14]), 
        .B(SB_8_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[37]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U13 ( .A(SB_8_sbox_InvUnmappedxD[15]), 
        .B(SB_8_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[38]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U12 ( .A(SB_8_sbox_InvUnmappedxD[13]), 
        .B(SB_8_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[39]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U11 ( .A(SB_8_sbox_InvUnmappedxD[14]), 
        .B(SB_8_sbox_InvUnmappedxD[12]), .Z(SB_8_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U10 ( .A(SB_8_sbox_InvUnmappedxD[9]), .B(
        SB_8_sbox_output_mapping_1_n10), .Z(SR_OUT1[32]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U9 ( .A(SB_8_sbox_InvUnmappedxD[13]), .B(
        SB_8_sbox_InvUnmappedxD[12]), .Z(SB_8_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U8 ( .A(SB_8_sbox_InvUnmappedxD[9]), .B(
        SB_8_sbox_output_mapping_1_n11), .Z(SR_OUT1[33]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U7 ( .A(SB_8_sbox_InvUnmappedxD[15]), .B(
        SB_8_sbox_InvUnmappedxD[13]), .Z(SB_8_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U6 ( .A(SB_8_sbox_InvUnmappedxD[11]), .B(
        SB_8_sbox_output_mapping_1_n18), .Z(SR_OUT1[36]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U5 ( .A(SB_8_sbox_InvUnmappedxD[15]), .B(
        SB_8_sbox_InvUnmappedxD[14]), .Z(SB_8_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U4 ( .A(SB_8_sbox_InvUnmappedxD[13]), .B(
        SB_8_sbox_output_mapping_1_n15), .Z(SB_8_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U3 ( .A(SB_8_sbox_InvUnmappedxD[12]), .B(
        SB_8_sbox_InvUnmappedxD[11]), .Z(SB_8_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U2 ( .A(SB_8_sbox_output_mapping_1_n17), 
        .B(SB_8_sbox_output_mapping_1_n16), .Z(SR_OUT1[35]) );
  XOR2_X1 SB_8_sbox_output_mapping_1_U1 ( .A(SB_8_sbox_InvUnmappedxD[14]), .B(
        SB_8_sbox_InvUnmappedxD[13]), .Z(SB_8_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U20 ( .A(SB_8_sbox_mappedxD[2]), .B(
        KA_OUT0[71]), .Z(SB_8_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U19 ( .A(KA_OUT0[67]), .B(KA_OUT0[65]), 
        .Z(SB_8_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U18 ( .A(KA_OUT0[68]), .B(
        SB_8_sbox_input_mapping_0_n17), .Z(SB_8_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U17 ( .A(SB_8_sbox_input_mapping_0_n19), 
        .B(SB_8_sbox_input_mapping_0_n18), .Z(SB_8_sbox_mappedxD[3]) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U16 ( .A(SB_8_sbox_mappedxD[2]), .B(
        KA_OUT0[70]), .Z(SB_8_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U15 ( .A(KA_OUT0[66]), .B(KA_OUT0[65]), 
        .Z(SB_8_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U14 ( .A(KA_OUT0[67]), .B(
        SB_8_sbox_input_mapping_0_n14), .Z(SB_8_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U13 ( .A(SB_8_sbox_input_mapping_0_n16), 
        .B(SB_8_sbox_input_mapping_0_n15), .Z(SB_8_sbox_mappedxD[0]) );
  XNOR2_X1 SB_8_sbox_input_mapping_0_U12 ( .A(KA_OUT0[66]), .B(
        SB_8_sbox_mappedxD[2]), .ZN(SB_8_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_8_sbox_input_mapping_0_U11 ( .A(SB_8_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[65]), .ZN(SB_8_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U10 ( .A(SB_8_sbox_input_mapping_0_n26), 
        .B(SB_8_sbox_input_mapping_0_n25), .Z(SB_8_sbox_mappedxD[7]) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U9 ( .A(SB_8_sbox_mappedxD[2]), .B(
        KA_OUT0[68]), .Z(SB_8_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U8 ( .A(SB_8_sbox_input_mapping_0_n23), 
        .B(SB_8_sbox_input_mapping_0_n22), .Z(SB_8_sbox_mappedxD[6]) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U7 ( .A(SB_8_sbox_mappedxD[2]), .B(
        KA_OUT0[65]), .Z(SB_8_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U6 ( .A(SB_8_sbox_input_mapping_0_n23), 
        .B(SB_8_sbox_input_mapping_0_n21), .Z(SB_8_sbox_mappedxD[5]) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U5 ( .A(SB_8_sbox_mappedxD[2]), .B(
        SB_8_sbox_input_mapping_0_n24), .Z(SB_8_sbox_mappedxD[4]) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U4 ( .A(SB_8_sbox_mappedxD[2]), .B(
        SB_8_sbox_input_mapping_0_n23), .Z(SB_8_sbox_mappedxD[1]) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U3 ( .A(KA_OUT0[71]), .B(KA_OUT0[70]), .Z(
        SB_8_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U2 ( .A(KA_OUT0[69]), .B(
        SB_8_sbox_input_mapping_0_n20), .Z(SB_8_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_8_sbox_input_mapping_0_U1 ( .A(KA_OUT0[69]), .B(KA_OUT0[70]), .Z(
        SB_8_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_8_sbox_square_scaler_gf24_0_U3 ( .A(SB_8_sbox_Y0xorY1xD[2]), .B(
        SB_8_sbox_Y0xorY1xD[0]), .Z(SB_8_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_8_sbox_square_scaler_gf24_0_U2 ( .A(SB_8_sbox_Y0xorY12xD[0]), .B(
        SB_8_sbox_Y0xorY1xD[1]), .Z(SB_8_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_8_sbox_square_scaler_gf24_0_U1 ( .A(SB_8_sbox_Y0xorY12xD[0]), .B(
        SB_8_sbox_Y0xorY1xD[0]), .Z(SB_8_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U17 ( .A(SB_8_sbox_InvUnmappedxD[3]), .B(
        SB_8_sbox_output_mapping_0_n12), .Z(SB_8_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U16 ( .A(SB_8_sbox_InvUnmappedxD[2]), .B(
        SB_8_sbox_InvUnmappedxD[0]), .Z(SB_8_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U15 ( .A(SB_8_sbox_output_mapping_0_n14), 
        .B(SB_8_sbox_output_mapping_0_n13), .Z(SR_OUT0[34]) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U14 ( .A(SB_8_sbox_InvUnmappedxD[5]), .B(
        SB_8_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[39]) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U13 ( .A(SB_8_sbox_InvUnmappedxD[6]), .B(
        SB_8_sbox_InvUnmappedxD[0]), .Z(SB_8_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U12 ( .A(SB_8_sbox_InvUnmappedxD[7]), .B(
        SB_8_sbox_InvUnmappedxD[3]), .Z(SB_8_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U11 ( .A(SB_8_sbox_InvUnmappedxD[7]), .B(
        SB_8_sbox_InvUnmappedxD[5]), .Z(SB_8_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U10 ( .A(SB_8_sbox_InvUnmappedxD[3]), .B(
        SB_8_sbox_output_mapping_0_n18), .Z(SR_OUT0[36]) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U9 ( .A(SB_8_sbox_InvUnmappedxD[6]), .B(
        SB_8_sbox_InvUnmappedxD[4]), .Z(SB_8_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U8 ( .A(SB_8_sbox_InvUnmappedxD[1]), .B(
        SB_8_sbox_output_mapping_0_n10), .Z(SB_8_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U7 ( .A(SB_8_sbox_InvUnmappedxD[5]), .B(
        SB_8_sbox_InvUnmappedxD[4]), .Z(SB_8_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U6 ( .A(SB_8_sbox_InvUnmappedxD[1]), .B(
        SB_8_sbox_output_mapping_0_n11), .Z(SB_8_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U5 ( .A(SB_8_sbox_InvUnmappedxD[7]), .B(
        SB_8_sbox_InvUnmappedxD[6]), .Z(SB_8_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U4 ( .A(SB_8_sbox_InvUnmappedxD[5]), .B(
        SB_8_sbox_output_mapping_0_n15), .Z(SB_8_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U3 ( .A(SB_8_sbox_InvUnmappedxD[4]), .B(
        SB_8_sbox_InvUnmappedxD[3]), .Z(SB_8_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U2 ( .A(SB_8_sbox_output_mapping_0_n17), 
        .B(SB_8_sbox_output_mapping_0_n16), .Z(SR_OUT0[35]) );
  XOR2_X1 SB_8_sbox_output_mapping_0_U1 ( .A(SB_8_sbox_InvUnmappedxD[6]), .B(
        SB_8_sbox_InvUnmappedxD[5]), .Z(SB_8_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U18 ( .A(SB_8_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[11]), .Z(SB_8_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U17 ( .A(SB_8_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[10]), .Z(SB_8_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U16 ( .A(SB_8_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[9]), .Z(SB_8_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U15 ( .A(SB_8_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[8]), .Z(SB_8_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U14 ( .A(SB_8_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[3]), .Z(SB_8_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U13 ( .A(SB_8_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[2]), .Z(SB_8_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U12 ( .A(SB_8_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[1]), .Z(SB_8_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U11 ( .A(SB_8_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_8_sbox_mul_y0y1_FFxDP[0]), .Z(SB_8_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_8_sbox_mul_y0y1_U10 ( .A(RAND[161]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_8_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_U9 ( .A(RAND[159]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_8_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_U8 ( .A(RAND[161]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_8_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_U7 ( .A(RAND[159]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_8_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_U6 ( .A(RAND[160]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_8_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_U5 ( .A(RAND[158]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_8_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_U4 ( .A(RAND[160]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_8_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_U3 ( .A(RAND[158]), .B(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_8_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_8_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_8_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_8_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_8_sbox_Y0xD[5]), .B(
        SB_8_sbox_Y0xD[4]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_8_sbox_Y1xD[5]), .B(
        SB_8_sbox_Y1xD[4]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_8_sbox_Y0xD[7]), .B(
        SB_8_sbox_Y0xD[6]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_8_sbox_Y1xD[7]), .B(
        SB_8_sbox_Y1xD[6]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_8_sbox_Y1xD[7]), .A2(
        SB_8_sbox_Y0xD[7]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_8_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_8_sbox_Y1xD[5]), .A2(
        SB_8_sbox_Y0xD[5]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_8_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_8_sbox_Y1xD[4]), .B(
        SB_8_sbox_Y1xD[6]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_8_sbox_Y0xD[4]), .B(
        SB_8_sbox_Y0xD[6]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_8_sbox_Y1xD[5]), .B(
        SB_8_sbox_Y1xD[7]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_8_sbox_Y1xD[6]), .A2(
        SB_8_sbox_Y0xD[6]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_8_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_8_sbox_Y1xD[4]), .A2(
        SB_8_sbox_Y0xD[4]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_8_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_8_sbox_Y0xD[5]), .B(
        SB_8_sbox_Y0xD[7]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_8_sbox_Y0xD[1]), .B(
        SB_8_sbox_Y0xD[0]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_8_sbox_Y1xD[5]), .B(
        SB_8_sbox_Y1xD[4]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_8_sbox_Y0xD[3]), .B(
        SB_8_sbox_Y0xD[2]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_8_sbox_Y1xD[7]), .B(
        SB_8_sbox_Y1xD[6]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_8_sbox_Y1xD[7]), .A2(
        SB_8_sbox_Y0xD[3]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_8_sbox_Y1xD[5]), .A2(
        SB_8_sbox_Y0xD[1]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_8_sbox_Y1xD[4]), .B(
        SB_8_sbox_Y1xD[6]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_8_sbox_Y0xD[0]), .B(
        SB_8_sbox_Y0xD[2]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_8_sbox_Y1xD[5]), .B(
        SB_8_sbox_Y1xD[7]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_8_sbox_Y1xD[6]), .A2(
        SB_8_sbox_Y0xD[2]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_8_sbox_Y1xD[4]), .A2(
        SB_8_sbox_Y0xD[0]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_8_sbox_Y0xD[1]), .B(
        SB_8_sbox_Y0xD[3]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_8_sbox_Y0xD[5]), .B(
        SB_8_sbox_Y0xD[4]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_8_sbox_Y1xD[1]), .B(
        SB_8_sbox_Y1xD[0]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_8_sbox_Y0xD[7]), .B(
        SB_8_sbox_Y0xD[6]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_8_sbox_Y1xD[3]), .B(
        SB_8_sbox_Y1xD[2]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_8_sbox_Y1xD[3]), .A2(
        SB_8_sbox_Y0xD[7]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_8_sbox_Y1xD[1]), .A2(
        SB_8_sbox_Y0xD[5]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_8_sbox_Y1xD[0]), .B(
        SB_8_sbox_Y1xD[2]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_8_sbox_Y0xD[4]), .B(
        SB_8_sbox_Y0xD[6]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_8_sbox_Y1xD[1]), .B(
        SB_8_sbox_Y1xD[3]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_8_sbox_Y1xD[2]), .A2(
        SB_8_sbox_Y0xD[6]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_8_sbox_Y1xD[0]), .A2(
        SB_8_sbox_Y0xD[4]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_8_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_8_sbox_Y0xD[5]), .B(
        SB_8_sbox_Y0xD[7]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_8_sbox_Y0xD[1]), .B(
        SB_8_sbox_Y0xD[0]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_8_sbox_Y1xD[1]), .B(
        SB_8_sbox_Y1xD[0]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_8_sbox_Y0xD[3]), .B(
        SB_8_sbox_Y0xD[2]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_8_sbox_Y1xD[3]), .B(
        SB_8_sbox_Y1xD[2]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_8_sbox_Y1xD[3]), .A2(
        SB_8_sbox_Y0xD[3]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_8_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_8_sbox_Y1xD[1]), .A2(
        SB_8_sbox_Y0xD[1]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_8_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_8_sbox_Y1xD[0]), .B(
        SB_8_sbox_Y1xD[2]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_8_sbox_Y0xD[0]), .B(
        SB_8_sbox_Y0xD[2]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_8_sbox_Y1xD[1]), .B(
        SB_8_sbox_Y1xD[3]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_8_sbox_Y1xD[2]), .A2(
        SB_8_sbox_Y0xD[2]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_8_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_8_sbox_Y1xD[0]), .A2(
        SB_8_sbox_Y0xD[0]), .ZN(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_8_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_8_sbox_Y0xD[1]), .B(
        SB_8_sbox_Y0xD[3]), .Z(SB_8_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_8_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_8_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_8_sbox_inverter_gf24_U12 ( .A(SB_8_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_8_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_8_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_U11 ( .A(SB_8_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_8_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_8_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_U10 ( .A(SB_8_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_8_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_8_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_U9 ( .A(SB_8_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_8_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_8_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_8_sbox_inverter_gf24_U8 ( .A(SB_8_sbox_InverterInxDP[6]), .B(
        SB_8_sbox_InverterInxDP[4]), .ZN(SB_8_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_8_sbox_inverter_gf24_U7 ( .A(SB_8_sbox_inverter_gf24_d_1__0_), 
        .B(SB_8_sbox_inverter_gf24_n4), .ZN(SB_8_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_8_sbox_inverter_gf24_U6 ( .A(SB_8_sbox_InverterInxDP[2]), .B(
        SB_8_sbox_InverterInxDP[0]), .ZN(SB_8_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_8_sbox_inverter_gf24_U5 ( .A(SB_8_sbox_inverter_gf24_d_0__0_), 
        .B(SB_8_sbox_inverter_gf24_n3), .ZN(SB_8_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_8_sbox_inverter_gf24_U4 ( .A(SB_8_sbox_InverterInxDP[7]), .B(
        SB_8_sbox_InverterInxDP[5]), .Z(SB_8_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_8_sbox_inverter_gf24_U3 ( .A(SB_8_sbox_InverterInxDP[3]), .B(
        SB_8_sbox_InverterInxDP[1]), .Z(SB_8_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_8_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_8_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_8_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_8_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_8_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_8_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_8_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_8_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_8_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_8_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_8_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_8_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_8_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_8_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_8_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_8_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_8_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_8_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_8_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_8_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_8_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_8_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_8_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_8_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_8_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_8_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_8_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_8_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[149]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[148]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[149]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[148]), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_8_sbox_InverterInxDP[7]), .A2(SB_8_sbox_InverterInxDP[5]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_8_sbox_InverterInxDP[6]), .A2(SB_8_sbox_InverterInxDP[4]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_8_sbox_InverterInxDP[5]), .B(SB_8_sbox_InverterInxDP[4]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_8_sbox_InverterInxDP[7]), .B(SB_8_sbox_InverterInxDP[6]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_8_sbox_InverterInxDP[7]), .A2(SB_8_sbox_InverterInxDP[1]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_8_sbox_InverterInxDP[6]), .A2(SB_8_sbox_InverterInxDP[0]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_8_sbox_InverterInxDP[1]), .B(SB_8_sbox_InverterInxDP[0]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_8_sbox_InverterInxDP[7]), .B(SB_8_sbox_InverterInxDP[6]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_8_sbox_InverterInxDP[3]), .A2(SB_8_sbox_InverterInxDP[5]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_8_sbox_InverterInxDP[2]), .A2(SB_8_sbox_InverterInxDP[4]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_8_sbox_InverterInxDP[5]), .B(SB_8_sbox_InverterInxDP[4]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_8_sbox_InverterInxDP[3]), .B(SB_8_sbox_InverterInxDP[2]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_8_sbox_InverterInxDP[3]), .A2(SB_8_sbox_InverterInxDP[1]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_8_sbox_InverterInxDP[2]), .A2(SB_8_sbox_InverterInxDP[0]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_8_sbox_InverterInxDP[1]), .B(SB_8_sbox_InverterInxDP[0]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_8_sbox_InverterInxDP[3]), .B(SB_8_sbox_InverterInxDP[2]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[147]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[146]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[147]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[146]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_8_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_8_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_8_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_8_sbox_InverterOutxD[5]) );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[3]), .B(SB_8_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[1]), .B(SB_8_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[3]), .B(SB_8_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[1]), .B(SB_8_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_8_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_8_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[145]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[144]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[145]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[144]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_8_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_8_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_8_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_8_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_8_sbox_InverterOutxD[7]) );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_8_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[3]), .B(SB_8_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[1]), .B(SB_8_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[3]), .B(SB_8_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_8_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_8_sbox_inverter_gf24_ExDP[1]), .B(SB_8_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_8_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_8_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_8_sbox_mult_msb_U18 ( .A(SB_8_sbox_mult_msb_FFxDP[12]), .B(
        SB_8_sbox_mult_msb_FFxDP[8]), .Z(SB_8_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_8_sbox_mult_msb_U17 ( .A(SB_8_sbox_mult_msb_FFxDP[4]), .B(
        SB_8_sbox_mult_msb_FFxDP[0]), .Z(SB_8_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_8_sbox_mult_msb_U16 ( .A(SB_8_sbox_mult_msb_FFxDP[7]), .B(
        SB_8_sbox_mult_msb_FFxDP[3]), .Z(SB_8_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_8_sbox_mult_msb_U15 ( .A(SB_8_sbox_mult_msb_FFxDP[15]), .B(
        SB_8_sbox_mult_msb_FFxDP[11]), .Z(SB_8_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_8_sbox_mult_msb_U14 ( .A(SB_8_sbox_mult_msb_FFxDP[6]), .B(
        SB_8_sbox_mult_msb_FFxDP[2]), .Z(SB_8_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_8_sbox_mult_msb_U13 ( .A(SB_8_sbox_mult_msb_FFxDP[14]), .B(
        SB_8_sbox_mult_msb_FFxDP[10]), .Z(SB_8_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_8_sbox_mult_msb_U12 ( .A(RAND[157]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_8_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U11 ( .A(RAND[155]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_8_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U10 ( .A(RAND[157]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_8_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U9 ( .A(RAND[155]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_8_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U8 ( .A(RAND[156]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_8_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U7 ( .A(RAND[154]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_8_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U6 ( .A(RAND[156]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_8_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U5 ( .A(RAND[154]), .B(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_8_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_8_sbox_mult_msb_U4 ( .A(SB_8_sbox_mult_msb_FFxDP[5]), .B(
        SB_8_sbox_mult_msb_FFxDP[1]), .Z(SB_8_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_8_sbox_mult_msb_U3 ( .A(SB_8_sbox_mult_msb_FFxDP[13]), .B(
        SB_8_sbox_mult_msb_FFxDP[9]), .Z(SB_8_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_8_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_8_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_8_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_8_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_8_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_8_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_8_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_8_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_8_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_8_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_8_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_8_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_8_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_8_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_8_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_8_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_8_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_8_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[4]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_8_sbox_Y0_4xDP[5]), .B(
        SB_8_sbox_Y0_4xDP[4]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_8_sbox_InverterOutxD[7]), 
        .B(SB_8_sbox_InverterOutxD[6]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_8_sbox_Y0_4xDP[7]), .B(
        SB_8_sbox_Y0_4xDP[6]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_8_sbox_Y0_4xDP[4]), .B(
        SB_8_sbox_Y0_4xDP[6]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_8_sbox_Y0_4xDP[5]), .B(
        SB_8_sbox_Y0_4xDP[7]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_8_sbox_InverterOutxD[7]), .A2(SB_8_sbox_Y0_4xDP[7]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_8_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_8_sbox_InverterOutxD[5]), .A2(SB_8_sbox_Y0_4xDP[5]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_8_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_8_sbox_InverterOutxD[6]), .A2(SB_8_sbox_Y0_4xDP[6]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_8_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_8_sbox_InverterOutxD[4]), .A2(SB_8_sbox_Y0_4xDP[4]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_8_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_8_sbox_InverterOutxD[4]), 
        .B(SB_8_sbox_InverterOutxD[6]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[7]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[4]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_8_sbox_Y0_4xDP[1]), .B(
        SB_8_sbox_Y0_4xDP[0]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_8_sbox_InverterOutxD[7]), 
        .B(SB_8_sbox_InverterOutxD[6]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_8_sbox_Y0_4xDP[3]), .B(
        SB_8_sbox_Y0_4xDP[2]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_8_sbox_Y0_4xDP[0]), .B(
        SB_8_sbox_Y0_4xDP[2]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_8_sbox_Y0_4xDP[1]), .B(
        SB_8_sbox_Y0_4xDP[3]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_8_sbox_InverterOutxD[7]), .A2(SB_8_sbox_Y0_4xDP[3]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_8_sbox_InverterOutxD[5]), .A2(SB_8_sbox_Y0_4xDP[1]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_8_sbox_InverterOutxD[6]), .A2(SB_8_sbox_Y0_4xDP[2]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_8_sbox_InverterOutxD[4]), .A2(SB_8_sbox_Y0_4xDP[0]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_8_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_8_sbox_InverterOutxD[4]), 
        .B(SB_8_sbox_InverterOutxD[6]), .ZN(SB_8_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[7]), .Z(SB_8_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_8_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[0]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_8_sbox_Y0_4xDP[5]), .B(
        SB_8_sbox_Y0_4xDP[4]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_8_sbox_InverterOutxD[3]), 
        .B(SB_8_sbox_InverterOutxD[2]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_8_sbox_Y0_4xDP[7]), .B(
        SB_8_sbox_Y0_4xDP[6]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_8_sbox_Y0_4xDP[4]), .B(
        SB_8_sbox_Y0_4xDP[6]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_8_sbox_Y0_4xDP[5]), .B(
        SB_8_sbox_Y0_4xDP[7]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_8_sbox_InverterOutxD[3]), .A2(SB_8_sbox_Y0_4xDP[7]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_8_sbox_InverterOutxD[1]), .A2(SB_8_sbox_Y0_4xDP[5]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_8_sbox_InverterOutxD[2]), .A2(SB_8_sbox_Y0_4xDP[6]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_8_sbox_InverterOutxD[0]), .A2(SB_8_sbox_Y0_4xDP[4]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_8_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_8_sbox_InverterOutxD[0]), 
        .B(SB_8_sbox_InverterOutxD[2]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[3]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[0]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_8_sbox_Y0_4xDP[1]), .B(
        SB_8_sbox_Y0_4xDP[0]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_8_sbox_InverterOutxD[3]), 
        .B(SB_8_sbox_InverterOutxD[2]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_8_sbox_Y0_4xDP[3]), .B(
        SB_8_sbox_Y0_4xDP[2]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_8_sbox_Y0_4xDP[0]), .B(
        SB_8_sbox_Y0_4xDP[2]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_8_sbox_Y0_4xDP[1]), .B(
        SB_8_sbox_Y0_4xDP[3]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_8_sbox_InverterOutxD[3]), .A2(SB_8_sbox_Y0_4xDP[3]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_8_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_8_sbox_InverterOutxD[1]), .A2(SB_8_sbox_Y0_4xDP[1]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_8_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_8_sbox_InverterOutxD[2]), .A2(SB_8_sbox_Y0_4xDP[2]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_8_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_8_sbox_InverterOutxD[0]), .A2(SB_8_sbox_Y0_4xDP[0]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_8_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_8_sbox_InverterOutxD[0]), 
        .B(SB_8_sbox_InverterOutxD[2]), .ZN(SB_8_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[3]), .Z(SB_8_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_8_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_8_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_8_sbox_mult_lsb_U18 ( .A(SB_8_sbox_mult_lsb_FFxDP[13]), .B(
        SB_8_sbox_mult_lsb_FFxDP[9]), .Z(SB_8_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_8_sbox_mult_lsb_U17 ( .A(SB_8_sbox_mult_lsb_FFxDP[5]), .B(
        SB_8_sbox_mult_lsb_FFxDP[1]), .Z(SB_8_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_8_sbox_mult_lsb_U16 ( .A(SB_8_sbox_mult_lsb_FFxDP[4]), .B(
        SB_8_sbox_mult_lsb_FFxDP[0]), .Z(SB_8_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_8_sbox_mult_lsb_U15 ( .A(SB_8_sbox_mult_lsb_FFxDP[12]), .B(
        SB_8_sbox_mult_lsb_FFxDP[8]), .Z(SB_8_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_8_sbox_mult_lsb_U14 ( .A(SB_8_sbox_mult_lsb_FFxDP[6]), .B(
        SB_8_sbox_mult_lsb_FFxDP[2]), .Z(SB_8_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_8_sbox_mult_lsb_U13 ( .A(SB_8_sbox_mult_lsb_FFxDP[14]), .B(
        SB_8_sbox_mult_lsb_FFxDP[10]), .Z(SB_8_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_8_sbox_mult_lsb_U12 ( .A(RAND[153]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_8_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U11 ( .A(RAND[151]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_8_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U10 ( .A(RAND[153]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_8_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U9 ( .A(RAND[151]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_8_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U8 ( .A(RAND[152]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_8_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U7 ( .A(RAND[150]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_8_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U6 ( .A(RAND[152]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_8_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U5 ( .A(RAND[150]), .B(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_8_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_8_sbox_mult_lsb_U4 ( .A(SB_8_sbox_mult_lsb_FFxDP[7]), .B(
        SB_8_sbox_mult_lsb_FFxDP[3]), .Z(SB_8_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_8_sbox_mult_lsb_U3 ( .A(SB_8_sbox_mult_lsb_FFxDP[15]), .B(
        SB_8_sbox_mult_lsb_FFxDP[11]), .Z(SB_8_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_8_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_8_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_8_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_8_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_8_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_8_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_8_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_8_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_8_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_8_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_8_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_8_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_8_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_8_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_8_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_8_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_8_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_8_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[4]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_8_sbox_Y1_4xDP[5]), .B(
        SB_8_sbox_Y1_4xDP[4]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_8_sbox_InverterOutxD[7]), 
        .B(SB_8_sbox_InverterOutxD[6]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_8_sbox_Y1_4xDP[7]), .B(
        SB_8_sbox_Y1_4xDP[6]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_8_sbox_Y1_4xDP[4]), .B(
        SB_8_sbox_Y1_4xDP[6]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_8_sbox_Y1_4xDP[5]), .B(
        SB_8_sbox_Y1_4xDP[7]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_8_sbox_InverterOutxD[7]), .A2(SB_8_sbox_Y1_4xDP[7]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_8_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_8_sbox_InverterOutxD[5]), .A2(SB_8_sbox_Y1_4xDP[5]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_8_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_8_sbox_InverterOutxD[6]), .A2(SB_8_sbox_Y1_4xDP[6]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_8_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_8_sbox_InverterOutxD[4]), .A2(SB_8_sbox_Y1_4xDP[4]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_8_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_8_sbox_InverterOutxD[4]), 
        .B(SB_8_sbox_InverterOutxD[6]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[7]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[4]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_8_sbox_Y1_4xDP[1]), .B(
        SB_8_sbox_Y1_4xDP[0]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_8_sbox_InverterOutxD[7]), 
        .B(SB_8_sbox_InverterOutxD[6]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_8_sbox_Y1_4xDP[3]), .B(
        SB_8_sbox_Y1_4xDP[2]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_8_sbox_Y1_4xDP[0]), .B(
        SB_8_sbox_Y1_4xDP[2]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_8_sbox_Y1_4xDP[1]), .B(
        SB_8_sbox_Y1_4xDP[3]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_8_sbox_InverterOutxD[7]), .A2(SB_8_sbox_Y1_4xDP[3]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_8_sbox_InverterOutxD[5]), .A2(SB_8_sbox_Y1_4xDP[1]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_8_sbox_InverterOutxD[6]), .A2(SB_8_sbox_Y1_4xDP[2]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_8_sbox_InverterOutxD[4]), .A2(SB_8_sbox_Y1_4xDP[0]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_8_sbox_InverterOutxD[4]), 
        .B(SB_8_sbox_InverterOutxD[6]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_8_sbox_InverterOutxD[5]), 
        .B(SB_8_sbox_InverterOutxD[7]), .Z(SB_8_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[0]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_8_sbox_Y1_4xDP[5]), .B(
        SB_8_sbox_Y1_4xDP[4]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_8_sbox_InverterOutxD[3]), 
        .B(SB_8_sbox_InverterOutxD[2]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_8_sbox_Y1_4xDP[7]), .B(
        SB_8_sbox_Y1_4xDP[6]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_8_sbox_Y1_4xDP[4]), .B(
        SB_8_sbox_Y1_4xDP[6]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_8_sbox_Y1_4xDP[5]), .B(
        SB_8_sbox_Y1_4xDP[7]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_8_sbox_InverterOutxD[3]), .A2(SB_8_sbox_Y1_4xDP[7]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_8_sbox_InverterOutxD[1]), .A2(SB_8_sbox_Y1_4xDP[5]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_8_sbox_InverterOutxD[2]), .A2(SB_8_sbox_Y1_4xDP[6]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_8_sbox_InverterOutxD[0]), .A2(SB_8_sbox_Y1_4xDP[4]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_8_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_8_sbox_InverterOutxD[0]), 
        .B(SB_8_sbox_InverterOutxD[2]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[3]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[0]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_8_sbox_Y1_4xDP[1]), .B(
        SB_8_sbox_Y1_4xDP[0]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_8_sbox_InverterOutxD[3]), 
        .B(SB_8_sbox_InverterOutxD[2]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_8_sbox_Y1_4xDP[3]), .B(
        SB_8_sbox_Y1_4xDP[2]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_8_sbox_Y1_4xDP[0]), .B(
        SB_8_sbox_Y1_4xDP[2]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_8_sbox_Y1_4xDP[1]), .B(
        SB_8_sbox_Y1_4xDP[3]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_8_sbox_InverterOutxD[3]), .A2(SB_8_sbox_Y1_4xDP[3]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_8_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_8_sbox_InverterOutxD[1]), .A2(SB_8_sbox_Y1_4xDP[1]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_8_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_8_sbox_InverterOutxD[2]), .A2(SB_8_sbox_Y1_4xDP[2]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_8_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_8_sbox_InverterOutxD[0]), .A2(SB_8_sbox_Y1_4xDP[0]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_8_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_8_sbox_InverterOutxD[0]), 
        .B(SB_8_sbox_InverterOutxD[2]), .ZN(SB_8_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_8_sbox_InverterOutxD[1]), 
        .B(SB_8_sbox_InverterOutxD[3]), .Z(SB_8_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_8_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_8_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_9_sbox_U22 ( .A(SB_9_sbox_Y0xorY12xDP[7]), .B(
        SB_9_sbox_Y0mulY1xD[7]), .Z(SB_9_sbox_InverterInxD[7]) );
  XOR2_X1 SB_9_sbox_U21 ( .A(SB_9_sbox_Y0xorY12xDP[6]), .B(
        SB_9_sbox_Y0mulY1xD[6]), .Z(SB_9_sbox_InverterInxD[6]) );
  XOR2_X1 SB_9_sbox_U20 ( .A(SB_9_sbox_Y0xorY12xDP[5]), .B(
        SB_9_sbox_Y0mulY1xD[5]), .Z(SB_9_sbox_InverterInxD[5]) );
  XOR2_X1 SB_9_sbox_U19 ( .A(SB_9_sbox_Y0xorY12xDP[4]), .B(
        SB_9_sbox_Y0mulY1xD[4]), .Z(SB_9_sbox_InverterInxD[4]) );
  XOR2_X1 SB_9_sbox_U18 ( .A(SB_9_sbox_Y0xorY12xDP[3]), .B(
        SB_9_sbox_Y0mulY1xD[3]), .Z(SB_9_sbox_InverterInxD[3]) );
  XOR2_X1 SB_9_sbox_U17 ( .A(SB_9_sbox_Y0xorY12xDP[2]), .B(
        SB_9_sbox_Y0mulY1xD[2]), .Z(SB_9_sbox_InverterInxD[2]) );
  XOR2_X1 SB_9_sbox_U16 ( .A(SB_9_sbox_Y0xorY12xDP[1]), .B(
        SB_9_sbox_Y0mulY1xD[1]), .Z(SB_9_sbox_InverterInxD[1]) );
  XOR2_X1 SB_9_sbox_U15 ( .A(SB_9_sbox_Y0xorY12xDP[0]), .B(
        SB_9_sbox_Y0mulY1xD[0]), .Z(SB_9_sbox_InverterInxD[0]) );
  XOR2_X1 SB_9_sbox_U14 ( .A(SB_9_sbox_Y1xD[3]), .B(SB_9_sbox_Y0xD[3]), .Z(
        SB_9_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_9_sbox_U13 ( .A(SB_9_sbox_Y1xD[7]), .B(SB_9_sbox_Y0xD[7]), .Z(
        SB_9_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_9_sbox_U12 ( .A(SB_9_sbox_Y1xD[5]), .B(SB_9_sbox_Y0xD[5]), .Z(
        SB_9_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_9_sbox_U11 ( .A(SB_9_sbox_Y1xD[1]), .B(SB_9_sbox_Y0xD[1]), .Z(
        SB_9_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_9_sbox_U10 ( .A(SB_9_sbox_Y1xD[6]), .B(SB_9_sbox_Y0xD[6]), .Z(
        SB_9_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_9_sbox_U9 ( .A(SB_9_sbox_Y1xD[2]), .B(SB_9_sbox_Y0xD[2]), .Z(
        SB_9_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_9_sbox_U8 ( .A(SB_9_sbox_Y1xD[4]), .B(SB_9_sbox_Y0xD[4]), .Z(
        SB_9_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_9_sbox_U7 ( .A(SB_9_sbox_Y1xD[0]), .B(SB_9_sbox_Y0xD[0]), .Z(
        SB_9_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_9_sbox_U6 ( .A(SB_9_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[13]) );
  INV_X1 SB_9_sbox_U5 ( .A(SB_9_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[14]) );
  INV_X1 SB_9_sbox_U4 ( .A(SB_9_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[8]) );
  INV_X1 SB_9_sbox_U3 ( .A(SB_9_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[9]) );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_9_sbox_Y1_3xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_9_sbox_Y1_2xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_9_sbox_Y1_1xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_9_sbox_Y1_0xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_9_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_9_sbox_Y1_3xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_9_sbox_Y1_2xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_9_sbox_Y1_1xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_9_sbox_Y1_0xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_9_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_9_sbox_Y1_3xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_9_sbox_Y1_2xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_9_sbox_Y1_1xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_9_sbox_Y1_0xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_9_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_9_sbox_Y1_3xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_9_sbox_Y1_2xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_9_sbox_Y1_1xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_9_sbox_Y1_0xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_9_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_9_sbox_Y1_3xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_9_sbox_Y1_2xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_9_sbox_Y1_1xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_9_sbox_Y1_0xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_9_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_9_sbox_Y1_3xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_9_sbox_Y1_2xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_9_sbox_Y1_1xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_9_sbox_Y1_0xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_9_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_9_sbox_Y1_3xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_9_sbox_Y1_2xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_9_sbox_Y1_1xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_9_sbox_Y1_0xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_9_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_9_sbox_Y1_3xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_9_sbox_Y1_2xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_9_sbox_Y1_1xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_9_sbox_Y1_0xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_9_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_9_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_9_sbox_Y0_3xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_9_sbox_Y0_2xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_9_sbox_Y0_1xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_9_sbox_Y0_0xDP[0]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_9_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_9_sbox_Y0_3xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_9_sbox_Y0_2xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_9_sbox_Y0_1xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_9_sbox_Y0_0xDP[1]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_9_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_9_sbox_Y0_3xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_9_sbox_Y0_2xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_9_sbox_Y0_1xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_9_sbox_Y0_0xDP[2]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_9_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_9_sbox_Y0_3xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_9_sbox_Y0_2xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_9_sbox_Y0_1xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_9_sbox_Y0_0xDP[3]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_9_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_9_sbox_Y0_3xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_9_sbox_Y0_2xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_9_sbox_Y0_1xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_9_sbox_Y0_0xDP[4]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_9_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_9_sbox_Y0_3xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_9_sbox_Y0_2xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_9_sbox_Y0_1xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_9_sbox_Y0_0xDP[5]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_9_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_9_sbox_Y0_3xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_9_sbox_Y0_2xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_9_sbox_Y0_1xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_9_sbox_Y0_0xDP[6]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_9_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_9_sbox_Y0_3xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_9_sbox_Y0_2xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_9_sbox_Y0_1xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_9_sbox_Y0_0xDP[7]), .CK(CLK), .Q(
        SB_9_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_9_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_9_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_0__0_ ( .D(SB_9_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_9_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_0__1_ ( .D(SB_9_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_9_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_0__2_ ( .D(SB_9_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_9_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_0__3_ ( .D(SB_9_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_9_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_1__0_ ( .D(SB_9_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_9_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_1__1_ ( .D(SB_9_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_9_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_1__2_ ( .D(SB_9_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_9_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_9_sbox_InverterInxDP_reg_1__3_ ( .D(SB_9_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_9_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_9_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_9_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_9_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__0_ ( .D(SB_9_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__1_ ( .D(SB_9_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__2_ ( .D(SB_9_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__3_ ( .D(SB_9_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__4_ ( .D(SB_9_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__5_ ( .D(SB_9_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__6_ ( .D(SB_9_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_0__7_ ( .D(SB_9_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__0_ ( .D(SB_9_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__1_ ( .D(SB_9_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__2_ ( .D(SB_9_sbox_mappedxD[10]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__3_ ( .D(SB_9_sbox_mappedxD[11]), .CK(CLK), 
        .Q(SB_9_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__4_ ( .D(SB_9_sbox_mappedxD[12]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__5_ ( .D(SB_9_sbox_mappedxD[13]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__6_ ( .D(SB_9_sbox_mappedxD[14]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_9_sbox_mappedxDP_reg_1__7_ ( .D(SB_9_sbox_mappedxD[15]), .CK(CLK), 
        .Q(SB_9_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_9_sbox_input_mapping_1_U20 ( .A(SB_9_sbox_mappedxD[10]), .B(
        KA_OUT1[79]), .Z(SB_9_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U19 ( .A(KA_OUT1[75]), .B(KA_OUT1[73]), 
        .Z(SB_9_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U18 ( .A(KA_OUT1[76]), .B(
        SB_9_sbox_input_mapping_1_n17), .Z(SB_9_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U17 ( .A(SB_9_sbox_input_mapping_1_n19), 
        .B(SB_9_sbox_input_mapping_1_n18), .Z(SB_9_sbox_mappedxD[11]) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U16 ( .A(SB_9_sbox_mappedxD[10]), .B(
        KA_OUT1[78]), .Z(SB_9_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U15 ( .A(KA_OUT1[74]), .B(KA_OUT1[73]), 
        .Z(SB_9_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U14 ( .A(KA_OUT1[75]), .B(
        SB_9_sbox_input_mapping_1_n14), .Z(SB_9_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U13 ( .A(SB_9_sbox_input_mapping_1_n16), 
        .B(SB_9_sbox_input_mapping_1_n15), .Z(SB_9_sbox_mappedxD[8]) );
  XNOR2_X1 SB_9_sbox_input_mapping_1_U12 ( .A(KA_OUT1[74]), .B(
        SB_9_sbox_mappedxD[10]), .ZN(SB_9_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_9_sbox_input_mapping_1_U11 ( .A(SB_9_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[73]), .ZN(SB_9_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U10 ( .A(SB_9_sbox_input_mapping_1_n26), 
        .B(SB_9_sbox_input_mapping_1_n25), .Z(SB_9_sbox_mappedxD[15]) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U9 ( .A(SB_9_sbox_mappedxD[10]), .B(
        KA_OUT1[76]), .Z(SB_9_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U8 ( .A(SB_9_sbox_input_mapping_1_n23), 
        .B(SB_9_sbox_input_mapping_1_n22), .Z(SB_9_sbox_mappedxD[14]) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U7 ( .A(SB_9_sbox_mappedxD[10]), .B(
        KA_OUT1[73]), .Z(SB_9_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U6 ( .A(SB_9_sbox_input_mapping_1_n23), 
        .B(SB_9_sbox_input_mapping_1_n21), .Z(SB_9_sbox_mappedxD[13]) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U5 ( .A(SB_9_sbox_mappedxD[10]), .B(
        SB_9_sbox_input_mapping_1_n24), .Z(SB_9_sbox_mappedxD[12]) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U4 ( .A(SB_9_sbox_mappedxD[10]), .B(
        SB_9_sbox_input_mapping_1_n23), .Z(SB_9_sbox_mappedxD[9]) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U3 ( .A(KA_OUT1[79]), .B(KA_OUT1[78]), .Z(
        SB_9_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U2 ( .A(KA_OUT1[77]), .B(
        SB_9_sbox_input_mapping_1_n20), .Z(SB_9_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_9_sbox_input_mapping_1_U1 ( .A(KA_OUT1[77]), .B(KA_OUT1[78]), .Z(
        SB_9_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_9_sbox_square_scaler_gf24_1_U3 ( .A(SB_9_sbox_Y0xorY1xD[5]), .B(
        SB_9_sbox_Y0xorY1xD[3]), .Z(SB_9_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_9_sbox_square_scaler_gf24_1_U2 ( .A(SB_9_sbox_Y0xorY12xD[4]), .B(
        SB_9_sbox_Y0xorY1xD[4]), .Z(SB_9_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_9_sbox_square_scaler_gf24_1_U1 ( .A(SB_9_sbox_Y0xorY12xD[4]), .B(
        SB_9_sbox_Y0xorY1xD[3]), .Z(SB_9_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U17 ( .A(SB_9_sbox_InvUnmappedxD[11]), 
        .B(SB_9_sbox_output_mapping_1_n12), .Z(SB_9_sbox_output_mapping_1_n14)
         );
  XOR2_X1 SB_9_sbox_output_mapping_1_U16 ( .A(SB_9_sbox_InvUnmappedxD[10]), 
        .B(SB_9_sbox_InvUnmappedxD[8]), .Z(SB_9_sbox_output_mapping_1_n13) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U15 ( .A(SB_9_sbox_output_mapping_1_n14), 
        .B(SB_9_sbox_output_mapping_1_n13), .Z(SR_OUT1[10]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U14 ( .A(SB_9_sbox_InvUnmappedxD[14]), 
        .B(SB_9_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[13]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U13 ( .A(SB_9_sbox_InvUnmappedxD[15]), 
        .B(SB_9_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[14]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U12 ( .A(SB_9_sbox_InvUnmappedxD[13]), 
        .B(SB_9_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[15]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U11 ( .A(SB_9_sbox_InvUnmappedxD[14]), 
        .B(SB_9_sbox_InvUnmappedxD[12]), .Z(SB_9_sbox_output_mapping_1_n10) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U10 ( .A(SB_9_sbox_InvUnmappedxD[9]), .B(
        SB_9_sbox_output_mapping_1_n10), .Z(SR_OUT1[8]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U9 ( .A(SB_9_sbox_InvUnmappedxD[13]), .B(
        SB_9_sbox_InvUnmappedxD[12]), .Z(SB_9_sbox_output_mapping_1_n11) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U8 ( .A(SB_9_sbox_InvUnmappedxD[9]), .B(
        SB_9_sbox_output_mapping_1_n11), .Z(SR_OUT1[9]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U7 ( .A(SB_9_sbox_InvUnmappedxD[15]), .B(
        SB_9_sbox_InvUnmappedxD[13]), .Z(SB_9_sbox_output_mapping_1_n18) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U6 ( .A(SB_9_sbox_InvUnmappedxD[11]), .B(
        SB_9_sbox_output_mapping_1_n18), .Z(SR_OUT1[12]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U5 ( .A(SB_9_sbox_InvUnmappedxD[15]), .B(
        SB_9_sbox_InvUnmappedxD[14]), .Z(SB_9_sbox_output_mapping_1_n15) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U4 ( .A(SB_9_sbox_InvUnmappedxD[13]), .B(
        SB_9_sbox_output_mapping_1_n15), .Z(SB_9_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U3 ( .A(SB_9_sbox_InvUnmappedxD[12]), .B(
        SB_9_sbox_InvUnmappedxD[11]), .Z(SB_9_sbox_output_mapping_1_n16) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U2 ( .A(SB_9_sbox_output_mapping_1_n17), 
        .B(SB_9_sbox_output_mapping_1_n16), .Z(SR_OUT1[11]) );
  XOR2_X1 SB_9_sbox_output_mapping_1_U1 ( .A(SB_9_sbox_InvUnmappedxD[14]), .B(
        SB_9_sbox_InvUnmappedxD[13]), .Z(SB_9_sbox_output_mapping_1_n12) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U20 ( .A(SB_9_sbox_mappedxD[2]), .B(
        KA_OUT0[79]), .Z(SB_9_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U19 ( .A(KA_OUT0[75]), .B(KA_OUT0[73]), 
        .Z(SB_9_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U18 ( .A(KA_OUT0[76]), .B(
        SB_9_sbox_input_mapping_0_n17), .Z(SB_9_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U17 ( .A(SB_9_sbox_input_mapping_0_n19), 
        .B(SB_9_sbox_input_mapping_0_n18), .Z(SB_9_sbox_mappedxD[3]) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U16 ( .A(SB_9_sbox_mappedxD[2]), .B(
        KA_OUT0[78]), .Z(SB_9_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U15 ( .A(KA_OUT0[74]), .B(KA_OUT0[73]), 
        .Z(SB_9_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U14 ( .A(KA_OUT0[75]), .B(
        SB_9_sbox_input_mapping_0_n14), .Z(SB_9_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U13 ( .A(SB_9_sbox_input_mapping_0_n16), 
        .B(SB_9_sbox_input_mapping_0_n15), .Z(SB_9_sbox_mappedxD[0]) );
  XNOR2_X1 SB_9_sbox_input_mapping_0_U12 ( .A(KA_OUT0[74]), .B(
        SB_9_sbox_mappedxD[2]), .ZN(SB_9_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_9_sbox_input_mapping_0_U11 ( .A(SB_9_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[73]), .ZN(SB_9_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U10 ( .A(SB_9_sbox_input_mapping_0_n26), 
        .B(SB_9_sbox_input_mapping_0_n25), .Z(SB_9_sbox_mappedxD[7]) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U9 ( .A(SB_9_sbox_mappedxD[2]), .B(
        KA_OUT0[76]), .Z(SB_9_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U8 ( .A(SB_9_sbox_input_mapping_0_n23), 
        .B(SB_9_sbox_input_mapping_0_n22), .Z(SB_9_sbox_mappedxD[6]) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U7 ( .A(SB_9_sbox_mappedxD[2]), .B(
        KA_OUT0[73]), .Z(SB_9_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U6 ( .A(SB_9_sbox_input_mapping_0_n23), 
        .B(SB_9_sbox_input_mapping_0_n21), .Z(SB_9_sbox_mappedxD[5]) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U5 ( .A(SB_9_sbox_mappedxD[2]), .B(
        SB_9_sbox_input_mapping_0_n24), .Z(SB_9_sbox_mappedxD[4]) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U4 ( .A(SB_9_sbox_mappedxD[2]), .B(
        SB_9_sbox_input_mapping_0_n23), .Z(SB_9_sbox_mappedxD[1]) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U3 ( .A(KA_OUT0[79]), .B(KA_OUT0[78]), .Z(
        SB_9_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U2 ( .A(KA_OUT0[77]), .B(
        SB_9_sbox_input_mapping_0_n20), .Z(SB_9_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_9_sbox_input_mapping_0_U1 ( .A(KA_OUT0[77]), .B(KA_OUT0[78]), .Z(
        SB_9_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_9_sbox_square_scaler_gf24_0_U3 ( .A(SB_9_sbox_Y0xorY1xD[2]), .B(
        SB_9_sbox_Y0xorY1xD[0]), .Z(SB_9_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_9_sbox_square_scaler_gf24_0_U2 ( .A(SB_9_sbox_Y0xorY12xD[0]), .B(
        SB_9_sbox_Y0xorY1xD[1]), .Z(SB_9_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_9_sbox_square_scaler_gf24_0_U1 ( .A(SB_9_sbox_Y0xorY12xD[0]), .B(
        SB_9_sbox_Y0xorY1xD[0]), .Z(SB_9_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U17 ( .A(SB_9_sbox_InvUnmappedxD[3]), .B(
        SB_9_sbox_output_mapping_0_n12), .Z(SB_9_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U16 ( .A(SB_9_sbox_InvUnmappedxD[2]), .B(
        SB_9_sbox_InvUnmappedxD[0]), .Z(SB_9_sbox_output_mapping_0_n13) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U15 ( .A(SB_9_sbox_output_mapping_0_n14), 
        .B(SB_9_sbox_output_mapping_0_n13), .Z(SR_OUT0[10]) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U14 ( .A(SB_9_sbox_InvUnmappedxD[5]), .B(
        SB_9_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[15]) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U13 ( .A(SB_9_sbox_InvUnmappedxD[6]), .B(
        SB_9_sbox_InvUnmappedxD[0]), .Z(SB_9_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U12 ( .A(SB_9_sbox_InvUnmappedxD[7]), .B(
        SB_9_sbox_InvUnmappedxD[3]), .Z(SB_9_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U11 ( .A(SB_9_sbox_InvUnmappedxD[7]), .B(
        SB_9_sbox_InvUnmappedxD[5]), .Z(SB_9_sbox_output_mapping_0_n18) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U10 ( .A(SB_9_sbox_InvUnmappedxD[3]), .B(
        SB_9_sbox_output_mapping_0_n18), .Z(SR_OUT0[12]) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U9 ( .A(SB_9_sbox_InvUnmappedxD[6]), .B(
        SB_9_sbox_InvUnmappedxD[4]), .Z(SB_9_sbox_output_mapping_0_n10) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U8 ( .A(SB_9_sbox_InvUnmappedxD[1]), .B(
        SB_9_sbox_output_mapping_0_n10), .Z(SB_9_sbox_InvMappedxD_0__0_) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U7 ( .A(SB_9_sbox_InvUnmappedxD[5]), .B(
        SB_9_sbox_InvUnmappedxD[4]), .Z(SB_9_sbox_output_mapping_0_n11) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U6 ( .A(SB_9_sbox_InvUnmappedxD[1]), .B(
        SB_9_sbox_output_mapping_0_n11), .Z(SB_9_sbox_InvMappedxD_0__1_) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U5 ( .A(SB_9_sbox_InvUnmappedxD[7]), .B(
        SB_9_sbox_InvUnmappedxD[6]), .Z(SB_9_sbox_output_mapping_0_n15) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U4 ( .A(SB_9_sbox_InvUnmappedxD[5]), .B(
        SB_9_sbox_output_mapping_0_n15), .Z(SB_9_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U3 ( .A(SB_9_sbox_InvUnmappedxD[4]), .B(
        SB_9_sbox_InvUnmappedxD[3]), .Z(SB_9_sbox_output_mapping_0_n16) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U2 ( .A(SB_9_sbox_output_mapping_0_n17), 
        .B(SB_9_sbox_output_mapping_0_n16), .Z(SR_OUT0[11]) );
  XOR2_X1 SB_9_sbox_output_mapping_0_U1 ( .A(SB_9_sbox_InvUnmappedxD[6]), .B(
        SB_9_sbox_InvUnmappedxD[5]), .Z(SB_9_sbox_output_mapping_0_n12) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U18 ( .A(SB_9_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[11]), .Z(SB_9_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U17 ( .A(SB_9_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[10]), .Z(SB_9_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U16 ( .A(SB_9_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[9]), .Z(SB_9_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U15 ( .A(SB_9_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[8]), .Z(SB_9_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U14 ( .A(SB_9_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[3]), .Z(SB_9_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U13 ( .A(SB_9_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[2]), .Z(SB_9_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U12 ( .A(SB_9_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[1]), .Z(SB_9_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U11 ( .A(SB_9_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_9_sbox_mul_y0y1_FFxDP[0]), .Z(SB_9_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_9_sbox_mul_y0y1_U10 ( .A(RAND[179]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_9_sbox_mul_y0y1_FFxDN[11])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_U9 ( .A(RAND[177]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_9_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_U8 ( .A(RAND[179]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_9_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_U7 ( .A(RAND[177]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_9_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_U6 ( .A(RAND[178]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_9_sbox_mul_y0y1_FFxDN[10])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_U5 ( .A(RAND[176]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_9_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_U4 ( .A(RAND[178]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_9_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_U3 ( .A(RAND[176]), .B(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_9_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[0]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[1]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[2]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[3]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[4]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[5]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[6]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[7]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[8]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[9]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[10]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[11]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[12]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[13]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[14]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_9_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(SB_9_sbox_mul_y0y1_FFxDN[15]), 
        .CK(CLK), .Q(SB_9_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_9_sbox_Y0xD[5]), .B(
        SB_9_sbox_Y0xD[4]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_9_sbox_Y1xD[5]), .B(
        SB_9_sbox_Y1xD[4]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_9_sbox_Y0xD[7]), .B(
        SB_9_sbox_Y0xD[6]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_9_sbox_Y1xD[7]), .B(
        SB_9_sbox_Y1xD[6]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_9_sbox_Y1xD[7]), .A2(
        SB_9_sbox_Y0xD[7]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(SB_9_sbox_mul_y0y1_FFxDN[15])
         );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_9_sbox_Y1xD[5]), .A2(
        SB_9_sbox_Y0xD[5]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(SB_9_sbox_mul_y0y1_FFxDN[13])
         );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_9_sbox_Y1xD[4]), .B(
        SB_9_sbox_Y1xD[6]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_9_sbox_Y0xD[4]), .B(
        SB_9_sbox_Y0xD[6]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_9_sbox_Y1xD[5]), .B(
        SB_9_sbox_Y1xD[7]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_9_sbox_Y1xD[6]), .A2(
        SB_9_sbox_Y0xD[6]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_9_sbox_mul_y0y1_FFxDN[14])
         );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_9_sbox_Y1xD[4]), .A2(
        SB_9_sbox_Y0xD[4]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_9_sbox_mul_y0y1_FFxDN[12])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_9_sbox_Y0xD[5]), .B(
        SB_9_sbox_Y0xD[7]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_9_sbox_Y0xD[1]), .B(
        SB_9_sbox_Y0xD[0]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_9_sbox_Y1xD[5]), .B(
        SB_9_sbox_Y1xD[4]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_9_sbox_Y0xD[3]), .B(
        SB_9_sbox_Y0xD[2]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_9_sbox_Y1xD[7]), .B(
        SB_9_sbox_Y1xD[6]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_9_sbox_Y1xD[7]), .A2(
        SB_9_sbox_Y0xD[3]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_9_sbox_Y1xD[5]), .A2(
        SB_9_sbox_Y0xD[1]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_9_sbox_Y1xD[4]), .B(
        SB_9_sbox_Y1xD[6]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_9_sbox_Y0xD[0]), .B(
        SB_9_sbox_Y0xD[2]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_9_sbox_Y1xD[5]), .B(
        SB_9_sbox_Y1xD[7]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_9_sbox_Y1xD[6]), .A2(
        SB_9_sbox_Y0xD[2]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_9_sbox_Y1xD[4]), .A2(
        SB_9_sbox_Y0xD[0]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_9_sbox_Y0xD[1]), .B(
        SB_9_sbox_Y0xD[3]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_9_sbox_Y0xD[5]), .B(
        SB_9_sbox_Y0xD[4]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_9_sbox_Y1xD[1]), .B(
        SB_9_sbox_Y1xD[0]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_9_sbox_Y0xD[7]), .B(
        SB_9_sbox_Y0xD[6]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_9_sbox_Y1xD[3]), .B(
        SB_9_sbox_Y1xD[2]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_9_sbox_Y1xD[3]), .A2(
        SB_9_sbox_Y0xD[7]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_9_sbox_Y1xD[1]), .A2(
        SB_9_sbox_Y0xD[5]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_9_sbox_Y1xD[0]), .B(
        SB_9_sbox_Y1xD[2]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_9_sbox_Y0xD[4]), .B(
        SB_9_sbox_Y0xD[6]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_9_sbox_Y1xD[1]), .B(
        SB_9_sbox_Y1xD[3]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_9_sbox_Y1xD[2]), .A2(
        SB_9_sbox_Y0xD[6]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_9_sbox_Y1xD[0]), .A2(
        SB_9_sbox_Y0xD[4]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_9_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_9_sbox_Y0xD[5]), .B(
        SB_9_sbox_Y0xD[7]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_9_sbox_Y0xD[1]), .B(
        SB_9_sbox_Y0xD[0]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_9_sbox_Y1xD[1]), .B(
        SB_9_sbox_Y1xD[0]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_9_sbox_Y0xD[3]), .B(
        SB_9_sbox_Y0xD[2]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_9_sbox_Y1xD[3]), .B(
        SB_9_sbox_Y1xD[2]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_9_sbox_Y1xD[3]), .A2(
        SB_9_sbox_Y0xD[3]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_9_sbox_mul_y0y1_FFxDN[3])
         );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_9_sbox_Y1xD[1]), .A2(
        SB_9_sbox_Y0xD[1]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_9_sbox_mul_y0y1_FFxDN[1])
         );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_9_sbox_Y1xD[0]), .B(
        SB_9_sbox_Y1xD[2]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_9_sbox_Y0xD[0]), .B(
        SB_9_sbox_Y0xD[2]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_9_sbox_Y1xD[1]), .B(
        SB_9_sbox_Y1xD[3]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_9_sbox_Y1xD[2]), .A2(
        SB_9_sbox_Y0xD[2]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_9_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_9_sbox_Y1xD[0]), .A2(
        SB_9_sbox_Y0xD[0]), .ZN(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_9_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_9_sbox_Y0xD[1]), .B(
        SB_9_sbox_Y0xD[3]), .Z(SB_9_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_9_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_9_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_9_sbox_inverter_gf24_U12 ( .A(SB_9_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_9_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_9_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_U11 ( .A(SB_9_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_9_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_9_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_U10 ( .A(SB_9_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_9_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_9_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_U9 ( .A(SB_9_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_9_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_9_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_9_sbox_inverter_gf24_U8 ( .A(SB_9_sbox_InverterInxDP[6]), .B(
        SB_9_sbox_InverterInxDP[4]), .ZN(SB_9_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_9_sbox_inverter_gf24_U7 ( .A(SB_9_sbox_inverter_gf24_d_1__0_), 
        .B(SB_9_sbox_inverter_gf24_n4), .ZN(SB_9_sbox_inverter_gf24_CxD_1__0_)
         );
  XNOR2_X1 SB_9_sbox_inverter_gf24_U6 ( .A(SB_9_sbox_InverterInxDP[2]), .B(
        SB_9_sbox_InverterInxDP[0]), .ZN(SB_9_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_9_sbox_inverter_gf24_U5 ( .A(SB_9_sbox_inverter_gf24_d_0__0_), 
        .B(SB_9_sbox_inverter_gf24_n3), .ZN(SB_9_sbox_inverter_gf24_CxD_0__0_)
         );
  XOR2_X1 SB_9_sbox_inverter_gf24_U4 ( .A(SB_9_sbox_InverterInxDP[7]), .B(
        SB_9_sbox_InverterInxDP[5]), .Z(SB_9_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_9_sbox_inverter_gf24_U3 ( .A(SB_9_sbox_InverterInxDP[3]), .B(
        SB_9_sbox_InverterInxDP[1]), .Z(SB_9_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_9_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_9_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_9_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_9_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_9_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_9_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_9_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_9_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_9_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_9_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_9_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_9_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_9_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_9_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_9_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_9_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_9_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_9_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_9_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_9_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_9_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_9_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_9_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_9_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_9_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_9_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_9_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_9_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[167]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[166]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[167]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[166]), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_9_sbox_InverterInxDP[7]), .A2(SB_9_sbox_InverterInxDP[5]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_9_sbox_InverterInxDP[6]), .A2(SB_9_sbox_InverterInxDP[4]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_9_sbox_InverterInxDP[5]), .B(SB_9_sbox_InverterInxDP[4]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_9_sbox_InverterInxDP[7]), .B(SB_9_sbox_InverterInxDP[6]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_9_sbox_InverterInxDP[7]), .A2(SB_9_sbox_InverterInxDP[1]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_9_sbox_InverterInxDP[6]), .A2(SB_9_sbox_InverterInxDP[0]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_9_sbox_InverterInxDP[1]), .B(SB_9_sbox_InverterInxDP[0]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_9_sbox_InverterInxDP[7]), .B(SB_9_sbox_InverterInxDP[6]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_9_sbox_InverterInxDP[3]), .A2(SB_9_sbox_InverterInxDP[5]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_9_sbox_InverterInxDP[2]), .A2(SB_9_sbox_InverterInxDP[4]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_9_sbox_InverterInxDP[5]), .B(SB_9_sbox_InverterInxDP[4]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_9_sbox_InverterInxDP[3]), .B(SB_9_sbox_InverterInxDP[2]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_9_sbox_InverterInxDP[3]), .A2(SB_9_sbox_InverterInxDP[1]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_9_sbox_InverterInxDP[2]), .A2(SB_9_sbox_InverterInxDP[0]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_9_sbox_InverterInxDP[1]), .B(SB_9_sbox_InverterInxDP[0]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_9_sbox_InverterInxDP[3]), .B(SB_9_sbox_InverterInxDP[2]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[165]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[164]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[165]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[164]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_9_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_9_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_9_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_9_sbox_InverterOutxD[5]) );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[3]), .B(SB_9_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[1]), .B(SB_9_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[3]), .B(SB_9_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[1]), .B(SB_9_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_9_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_9_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[163]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[162]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[163]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[162]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_9_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_9_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_9_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_9_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_9_sbox_InverterOutxD[7]) );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_9_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[3]), .B(SB_9_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[1]), .B(SB_9_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[3]), .B(SB_9_sbox_inverter_gf24_ExDP[2]), 
        .Z(SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_9_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_9_sbox_inverter_gf24_ExDP[1]), .B(SB_9_sbox_inverter_gf24_ExDP[0]), 
        .Z(SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_9_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_9_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_9_sbox_mult_msb_U18 ( .A(SB_9_sbox_mult_msb_FFxDP[12]), .B(
        SB_9_sbox_mult_msb_FFxDP[8]), .Z(SB_9_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_9_sbox_mult_msb_U17 ( .A(SB_9_sbox_mult_msb_FFxDP[4]), .B(
        SB_9_sbox_mult_msb_FFxDP[0]), .Z(SB_9_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_9_sbox_mult_msb_U16 ( .A(SB_9_sbox_mult_msb_FFxDP[7]), .B(
        SB_9_sbox_mult_msb_FFxDP[3]), .Z(SB_9_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_9_sbox_mult_msb_U15 ( .A(SB_9_sbox_mult_msb_FFxDP[15]), .B(
        SB_9_sbox_mult_msb_FFxDP[11]), .Z(SB_9_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_9_sbox_mult_msb_U14 ( .A(SB_9_sbox_mult_msb_FFxDP[6]), .B(
        SB_9_sbox_mult_msb_FFxDP[2]), .Z(SB_9_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_9_sbox_mult_msb_U13 ( .A(SB_9_sbox_mult_msb_FFxDP[14]), .B(
        SB_9_sbox_mult_msb_FFxDP[10]), .Z(SB_9_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_9_sbox_mult_msb_U12 ( .A(RAND[175]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_9_sbox_mult_msb_FFxDN[11])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U11 ( .A(RAND[173]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_9_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U10 ( .A(RAND[175]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_9_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U9 ( .A(RAND[173]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_9_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U8 ( .A(RAND[174]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_9_sbox_mult_msb_FFxDN[10])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U7 ( .A(RAND[172]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_9_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U6 ( .A(RAND[174]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_9_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U5 ( .A(RAND[172]), .B(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_9_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_9_sbox_mult_msb_U4 ( .A(SB_9_sbox_mult_msb_FFxDP[5]), .B(
        SB_9_sbox_mult_msb_FFxDP[1]), .Z(SB_9_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_9_sbox_mult_msb_U3 ( .A(SB_9_sbox_mult_msb_FFxDP[13]), .B(
        SB_9_sbox_mult_msb_FFxDP[9]), .Z(SB_9_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_9_sbox_mult_msb_FFxDN[0]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_9_sbox_mult_msb_FFxDN[1]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_9_sbox_mult_msb_FFxDN[2]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_9_sbox_mult_msb_FFxDN[3]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_9_sbox_mult_msb_FFxDN[4]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_9_sbox_mult_msb_FFxDN[5]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_9_sbox_mult_msb_FFxDN[6]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_9_sbox_mult_msb_FFxDN[7]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_9_sbox_mult_msb_FFxDN[8]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_9_sbox_mult_msb_FFxDN[9]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(SB_9_sbox_mult_msb_FFxDN[10]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(SB_9_sbox_mult_msb_FFxDN[11]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(SB_9_sbox_mult_msb_FFxDN[12]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(SB_9_sbox_mult_msb_FFxDN[13]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(SB_9_sbox_mult_msb_FFxDN[14]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_9_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(SB_9_sbox_mult_msb_FFxDN[15]), 
        .CK(CLK), .Q(SB_9_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[4]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_9_sbox_Y0_4xDP[5]), .B(
        SB_9_sbox_Y0_4xDP[4]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_9_sbox_InverterOutxD[7]), 
        .B(SB_9_sbox_InverterOutxD[6]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_9_sbox_Y0_4xDP[7]), .B(
        SB_9_sbox_Y0_4xDP[6]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_9_sbox_Y0_4xDP[4]), .B(
        SB_9_sbox_Y0_4xDP[6]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_9_sbox_Y0_4xDP[5]), .B(
        SB_9_sbox_Y0_4xDP[7]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(SB_9_sbox_InverterOutxD[7]), .A2(SB_9_sbox_Y0_4xDP[7]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(SB_9_sbox_mult_msb_FFxDN[15])
         );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(SB_9_sbox_InverterOutxD[5]), .A2(SB_9_sbox_Y0_4xDP[5]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(SB_9_sbox_mult_msb_FFxDN[13])
         );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(SB_9_sbox_InverterOutxD[6]), .A2(SB_9_sbox_Y0_4xDP[6]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_9_sbox_mult_msb_FFxDN[14])
         );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(SB_9_sbox_InverterOutxD[4]), .A2(SB_9_sbox_Y0_4xDP[4]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_9_sbox_mult_msb_FFxDN[12])
         );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(SB_9_sbox_InverterOutxD[4]), 
        .B(SB_9_sbox_InverterOutxD[6]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[7]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[4]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_9_sbox_Y0_4xDP[1]), .B(
        SB_9_sbox_Y0_4xDP[0]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_9_sbox_InverterOutxD[7]), 
        .B(SB_9_sbox_InverterOutxD[6]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_9_sbox_Y0_4xDP[3]), .B(
        SB_9_sbox_Y0_4xDP[2]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_9_sbox_Y0_4xDP[0]), .B(
        SB_9_sbox_Y0_4xDP[2]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_9_sbox_Y0_4xDP[1]), .B(
        SB_9_sbox_Y0_4xDP[3]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(SB_9_sbox_InverterOutxD[7]), .A2(SB_9_sbox_Y0_4xDP[3]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(SB_9_sbox_InverterOutxD[5]), .A2(SB_9_sbox_Y0_4xDP[1]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(SB_9_sbox_InverterOutxD[6]), .A2(SB_9_sbox_Y0_4xDP[2]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(SB_9_sbox_InverterOutxD[4]), .A2(SB_9_sbox_Y0_4xDP[0]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_9_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(SB_9_sbox_InverterOutxD[4]), 
        .B(SB_9_sbox_InverterOutxD[6]), .ZN(SB_9_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[7]), .Z(SB_9_sbox_mult_msb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_9_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[0]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_9_sbox_Y0_4xDP[5]), .B(
        SB_9_sbox_Y0_4xDP[4]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_9_sbox_InverterOutxD[3]), 
        .B(SB_9_sbox_InverterOutxD[2]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_9_sbox_Y0_4xDP[7]), .B(
        SB_9_sbox_Y0_4xDP[6]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_9_sbox_Y0_4xDP[4]), .B(
        SB_9_sbox_Y0_4xDP[6]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_9_sbox_Y0_4xDP[5]), .B(
        SB_9_sbox_Y0_4xDP[7]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(SB_9_sbox_InverterOutxD[3]), .A2(SB_9_sbox_Y0_4xDP[7]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(SB_9_sbox_InverterOutxD[1]), .A2(SB_9_sbox_Y0_4xDP[5]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(SB_9_sbox_InverterOutxD[2]), .A2(SB_9_sbox_Y0_4xDP[6]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(SB_9_sbox_InverterOutxD[0]), .A2(SB_9_sbox_Y0_4xDP[4]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_9_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(SB_9_sbox_InverterOutxD[0]), 
        .B(SB_9_sbox_InverterOutxD[2]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[3]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[0]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_9_sbox_Y0_4xDP[1]), .B(
        SB_9_sbox_Y0_4xDP[0]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_9_sbox_InverterOutxD[3]), 
        .B(SB_9_sbox_InverterOutxD[2]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_9_sbox_Y0_4xDP[3]), .B(
        SB_9_sbox_Y0_4xDP[2]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_9_sbox_Y0_4xDP[0]), .B(
        SB_9_sbox_Y0_4xDP[2]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_9_sbox_Y0_4xDP[1]), .B(
        SB_9_sbox_Y0_4xDP[3]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(SB_9_sbox_InverterOutxD[3]), .A2(SB_9_sbox_Y0_4xDP[3]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_9_sbox_mult_msb_FFxDN[3])
         );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(SB_9_sbox_InverterOutxD[1]), .A2(SB_9_sbox_Y0_4xDP[1]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_9_sbox_mult_msb_FFxDN[1])
         );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(SB_9_sbox_InverterOutxD[2]), .A2(SB_9_sbox_Y0_4xDP[2]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_9_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(SB_9_sbox_InverterOutxD[0]), .A2(SB_9_sbox_Y0_4xDP[0]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_9_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(SB_9_sbox_InverterOutxD[0]), 
        .B(SB_9_sbox_InverterOutxD[2]), .ZN(SB_9_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[3]), .Z(SB_9_sbox_mult_msb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_9_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_9_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_9_sbox_mult_lsb_U18 ( .A(SB_9_sbox_mult_lsb_FFxDP[13]), .B(
        SB_9_sbox_mult_lsb_FFxDP[9]), .Z(SB_9_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_9_sbox_mult_lsb_U17 ( .A(SB_9_sbox_mult_lsb_FFxDP[5]), .B(
        SB_9_sbox_mult_lsb_FFxDP[1]), .Z(SB_9_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_9_sbox_mult_lsb_U16 ( .A(SB_9_sbox_mult_lsb_FFxDP[4]), .B(
        SB_9_sbox_mult_lsb_FFxDP[0]), .Z(SB_9_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_9_sbox_mult_lsb_U15 ( .A(SB_9_sbox_mult_lsb_FFxDP[12]), .B(
        SB_9_sbox_mult_lsb_FFxDP[8]), .Z(SB_9_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_9_sbox_mult_lsb_U14 ( .A(SB_9_sbox_mult_lsb_FFxDP[6]), .B(
        SB_9_sbox_mult_lsb_FFxDP[2]), .Z(SB_9_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_9_sbox_mult_lsb_U13 ( .A(SB_9_sbox_mult_lsb_FFxDP[14]), .B(
        SB_9_sbox_mult_lsb_FFxDP[10]), .Z(SB_9_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_9_sbox_mult_lsb_U12 ( .A(RAND[171]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_9_sbox_mult_lsb_FFxDN[11])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U11 ( .A(RAND[169]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_9_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U10 ( .A(RAND[171]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_9_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U9 ( .A(RAND[169]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_9_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U8 ( .A(RAND[170]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_9_sbox_mult_lsb_FFxDN[10])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U7 ( .A(RAND[168]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_9_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U6 ( .A(RAND[170]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_9_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U5 ( .A(RAND[168]), .B(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_9_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_9_sbox_mult_lsb_U4 ( .A(SB_9_sbox_mult_lsb_FFxDP[7]), .B(
        SB_9_sbox_mult_lsb_FFxDP[3]), .Z(SB_9_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_9_sbox_mult_lsb_U3 ( .A(SB_9_sbox_mult_lsb_FFxDP[15]), .B(
        SB_9_sbox_mult_lsb_FFxDP[11]), .Z(SB_9_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_9_sbox_mult_lsb_FFxDN[0]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_9_sbox_mult_lsb_FFxDN[1]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_9_sbox_mult_lsb_FFxDN[2]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_9_sbox_mult_lsb_FFxDN[3]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_9_sbox_mult_lsb_FFxDN[4]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_9_sbox_mult_lsb_FFxDN[5]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_9_sbox_mult_lsb_FFxDN[6]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_9_sbox_mult_lsb_FFxDN[7]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_9_sbox_mult_lsb_FFxDN[8]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_9_sbox_mult_lsb_FFxDN[9]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(SB_9_sbox_mult_lsb_FFxDN[10]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(SB_9_sbox_mult_lsb_FFxDN[11]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(SB_9_sbox_mult_lsb_FFxDN[12]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(SB_9_sbox_mult_lsb_FFxDN[13]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(SB_9_sbox_mult_lsb_FFxDN[14]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_9_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(SB_9_sbox_mult_lsb_FFxDN[15]), 
        .CK(CLK), .Q(SB_9_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[4]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_1_n38)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_9_sbox_Y1_4xDP[5]), .B(
        SB_9_sbox_Y1_4xDP[4]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_9_sbox_InverterOutxD[7]), 
        .B(SB_9_sbox_InverterOutxD[6]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_1_n45)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_9_sbox_Y1_4xDP[7]), .B(
        SB_9_sbox_Y1_4xDP[6]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_9_sbox_Y1_4xDP[4]), .B(
        SB_9_sbox_Y1_4xDP[6]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_9_sbox_Y1_4xDP[5]), .B(
        SB_9_sbox_Y1_4xDP[7]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(SB_9_sbox_InverterOutxD[7]), .A2(SB_9_sbox_Y1_4xDP[7]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(SB_9_sbox_mult_lsb_FFxDN[15])
         );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(SB_9_sbox_InverterOutxD[5]), .A2(SB_9_sbox_Y1_4xDP[5]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(SB_9_sbox_mult_lsb_FFxDN[13])
         );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(SB_9_sbox_InverterOutxD[6]), .A2(SB_9_sbox_Y1_4xDP[6]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_9_sbox_mult_lsb_FFxDN[14])
         );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(SB_9_sbox_InverterOutxD[4]), .A2(SB_9_sbox_Y1_4xDP[4]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_9_sbox_mult_lsb_FFxDN[12])
         );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(SB_9_sbox_InverterOutxD[4]), 
        .B(SB_9_sbox_InverterOutxD[6]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[7]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_1_n33)
         );
  NOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[4]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_0_n38)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_9_sbox_Y1_4xDP[1]), .B(
        SB_9_sbox_Y1_4xDP[0]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_9_sbox_InverterOutxD[7]), 
        .B(SB_9_sbox_InverterOutxD[6]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_0_n45)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_9_sbox_Y1_4xDP[3]), .B(
        SB_9_sbox_Y1_4xDP[2]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_9_sbox_Y1_4xDP[0]), .B(
        SB_9_sbox_Y1_4xDP[2]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_9_sbox_Y1_4xDP[1]), .B(
        SB_9_sbox_Y1_4xDP[3]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(SB_9_sbox_InverterOutxD[7]), .A2(SB_9_sbox_Y1_4xDP[3]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(SB_9_sbox_InverterOutxD[5]), .A2(SB_9_sbox_Y1_4xDP[1]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(SB_9_sbox_InverterOutxD[6]), .A2(SB_9_sbox_Y1_4xDP[2]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(SB_9_sbox_InverterOutxD[4]), .A2(SB_9_sbox_Y1_4xDP[0]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(SB_9_sbox_InverterOutxD[4]), 
        .B(SB_9_sbox_InverterOutxD[6]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_9_sbox_InverterOutxD[5]), 
        .B(SB_9_sbox_InverterOutxD[7]), .Z(SB_9_sbox_mult_lsb_gf4_mul_1_0_n33)
         );
  NOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[0]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_1_n38)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_9_sbox_Y1_4xDP[5]), .B(
        SB_9_sbox_Y1_4xDP[4]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_9_sbox_InverterOutxD[3]), 
        .B(SB_9_sbox_InverterOutxD[2]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_1_n45)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_9_sbox_Y1_4xDP[7]), .B(
        SB_9_sbox_Y1_4xDP[6]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_9_sbox_Y1_4xDP[4]), .B(
        SB_9_sbox_Y1_4xDP[6]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_9_sbox_Y1_4xDP[5]), .B(
        SB_9_sbox_Y1_4xDP[7]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(SB_9_sbox_InverterOutxD[3]), .A2(SB_9_sbox_Y1_4xDP[7]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(SB_9_sbox_InverterOutxD[1]), .A2(SB_9_sbox_Y1_4xDP[5]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(SB_9_sbox_InverterOutxD[2]), .A2(SB_9_sbox_Y1_4xDP[6]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(SB_9_sbox_InverterOutxD[0]), .A2(SB_9_sbox_Y1_4xDP[4]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_9_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(SB_9_sbox_InverterOutxD[0]), 
        .B(SB_9_sbox_InverterOutxD[2]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[3]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_1_n33)
         );
  NOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[0]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_0_n38)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_9_sbox_Y1_4xDP[1]), .B(
        SB_9_sbox_Y1_4xDP[0]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_9_sbox_InverterOutxD[3]), 
        .B(SB_9_sbox_InverterOutxD[2]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_0_n45)
         );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_9_sbox_Y1_4xDP[3]), .B(
        SB_9_sbox_Y1_4xDP[2]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_9_sbox_Y1_4xDP[0]), .B(
        SB_9_sbox_Y1_4xDP[2]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_9_sbox_Y1_4xDP[1]), .B(
        SB_9_sbox_Y1_4xDP[3]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(SB_9_sbox_InverterOutxD[3]), .A2(SB_9_sbox_Y1_4xDP[3]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_9_sbox_mult_lsb_FFxDN[3])
         );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(SB_9_sbox_InverterOutxD[1]), .A2(SB_9_sbox_Y1_4xDP[1]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_9_sbox_mult_lsb_FFxDN[1])
         );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(SB_9_sbox_InverterOutxD[2]), .A2(SB_9_sbox_Y1_4xDP[2]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_9_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(SB_9_sbox_InverterOutxD[0]), .A2(SB_9_sbox_Y1_4xDP[0]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_9_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(SB_9_sbox_InverterOutxD[0]), 
        .B(SB_9_sbox_InverterOutxD[2]), .ZN(SB_9_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_9_sbox_InverterOutxD[1]), 
        .B(SB_9_sbox_InverterOutxD[3]), .Z(SB_9_sbox_mult_lsb_gf4_mul_0_0_n33)
         );
  NOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_9_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_9_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_10_sbox_U22 ( .A(SB_10_sbox_Y0xorY12xDP[7]), .B(
        SB_10_sbox_Y0mulY1xD[7]), .Z(SB_10_sbox_InverterInxD[7]) );
  XOR2_X1 SB_10_sbox_U21 ( .A(SB_10_sbox_Y0xorY12xDP[6]), .B(
        SB_10_sbox_Y0mulY1xD[6]), .Z(SB_10_sbox_InverterInxD[6]) );
  XOR2_X1 SB_10_sbox_U20 ( .A(SB_10_sbox_Y0xorY12xDP[5]), .B(
        SB_10_sbox_Y0mulY1xD[5]), .Z(SB_10_sbox_InverterInxD[5]) );
  XOR2_X1 SB_10_sbox_U19 ( .A(SB_10_sbox_Y0xorY12xDP[4]), .B(
        SB_10_sbox_Y0mulY1xD[4]), .Z(SB_10_sbox_InverterInxD[4]) );
  XOR2_X1 SB_10_sbox_U18 ( .A(SB_10_sbox_Y0xorY12xDP[3]), .B(
        SB_10_sbox_Y0mulY1xD[3]), .Z(SB_10_sbox_InverterInxD[3]) );
  XOR2_X1 SB_10_sbox_U17 ( .A(SB_10_sbox_Y0xorY12xDP[2]), .B(
        SB_10_sbox_Y0mulY1xD[2]), .Z(SB_10_sbox_InverterInxD[2]) );
  XOR2_X1 SB_10_sbox_U16 ( .A(SB_10_sbox_Y0xorY12xDP[1]), .B(
        SB_10_sbox_Y0mulY1xD[1]), .Z(SB_10_sbox_InverterInxD[1]) );
  XOR2_X1 SB_10_sbox_U15 ( .A(SB_10_sbox_Y0xorY12xDP[0]), .B(
        SB_10_sbox_Y0mulY1xD[0]), .Z(SB_10_sbox_InverterInxD[0]) );
  XOR2_X1 SB_10_sbox_U14 ( .A(SB_10_sbox_Y1xD[7]), .B(SB_10_sbox_Y0xD[7]), .Z(
        SB_10_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_10_sbox_U13 ( .A(SB_10_sbox_Y1xD[3]), .B(SB_10_sbox_Y0xD[3]), .Z(
        SB_10_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_10_sbox_U12 ( .A(SB_10_sbox_Y1xD[5]), .B(SB_10_sbox_Y0xD[5]), .Z(
        SB_10_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_10_sbox_U11 ( .A(SB_10_sbox_Y1xD[1]), .B(SB_10_sbox_Y0xD[1]), .Z(
        SB_10_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_10_sbox_U10 ( .A(SB_10_sbox_Y1xD[6]), .B(SB_10_sbox_Y0xD[6]), .Z(
        SB_10_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_10_sbox_U9 ( .A(SB_10_sbox_Y1xD[2]), .B(SB_10_sbox_Y0xD[2]), .Z(
        SB_10_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_10_sbox_U8 ( .A(SB_10_sbox_Y1xD[4]), .B(SB_10_sbox_Y0xD[4]), .Z(
        SB_10_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_10_sbox_U7 ( .A(SB_10_sbox_Y1xD[0]), .B(SB_10_sbox_Y0xD[0]), .Z(
        SB_10_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_10_sbox_U6 ( .A(SB_10_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[117])
         );
  INV_X1 SB_10_sbox_U5 ( .A(SB_10_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[118])
         );
  INV_X1 SB_10_sbox_U4 ( .A(SB_10_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[112])
         );
  INV_X1 SB_10_sbox_U3 ( .A(SB_10_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[113])
         );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_10_sbox_Y1_3xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_10_sbox_Y1_2xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_10_sbox_Y1_1xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_10_sbox_Y1_0xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_10_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_10_sbox_Y1_3xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_10_sbox_Y1_2xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_10_sbox_Y1_1xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_10_sbox_Y1_0xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_10_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_10_sbox_Y1_3xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_10_sbox_Y1_2xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_10_sbox_Y1_1xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_10_sbox_Y1_0xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_10_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_10_sbox_Y1_3xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_10_sbox_Y1_2xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_10_sbox_Y1_1xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_10_sbox_Y1_0xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_10_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_10_sbox_Y1_3xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_10_sbox_Y1_2xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_10_sbox_Y1_1xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_10_sbox_Y1_0xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_10_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_10_sbox_Y1_3xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_10_sbox_Y1_2xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_10_sbox_Y1_1xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_10_sbox_Y1_0xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_10_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_10_sbox_Y1_3xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_10_sbox_Y1_2xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_10_sbox_Y1_1xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_10_sbox_Y1_0xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_10_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_10_sbox_Y1_3xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_10_sbox_Y1_2xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_10_sbox_Y1_1xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_10_sbox_Y1_0xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_10_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_10_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_10_sbox_Y0_3xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_10_sbox_Y0_2xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_10_sbox_Y0_1xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_10_sbox_Y0_0xDP[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_10_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_10_sbox_Y0_3xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_10_sbox_Y0_2xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_10_sbox_Y0_1xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_10_sbox_Y0_0xDP[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_10_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_10_sbox_Y0_3xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_10_sbox_Y0_2xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_10_sbox_Y0_1xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_10_sbox_Y0_0xDP[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_10_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_10_sbox_Y0_3xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_10_sbox_Y0_2xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_10_sbox_Y0_1xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_10_sbox_Y0_0xDP[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_10_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_10_sbox_Y0_3xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_10_sbox_Y0_2xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_10_sbox_Y0_1xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_10_sbox_Y0_0xDP[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_10_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_10_sbox_Y0_3xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_10_sbox_Y0_2xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_10_sbox_Y0_1xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_10_sbox_Y0_0xDP[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_10_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_10_sbox_Y0_3xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_10_sbox_Y0_2xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_10_sbox_Y0_1xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_10_sbox_Y0_0xDP[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_10_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_10_sbox_Y0_3xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_10_sbox_Y0_2xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_10_sbox_Y0_1xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_10_sbox_Y0_0xDP[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_10_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_10_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_0__0_ ( .D(SB_10_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_10_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_0__1_ ( .D(SB_10_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_10_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_0__2_ ( .D(SB_10_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_10_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_0__3_ ( .D(SB_10_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_10_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_1__0_ ( .D(SB_10_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_10_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_1__1_ ( .D(SB_10_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_10_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_1__2_ ( .D(SB_10_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_10_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_10_sbox_InverterInxDP_reg_1__3_ ( .D(SB_10_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_10_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_10_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_10_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_10_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__0_ ( .D(SB_10_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_10_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__1_ ( .D(SB_10_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_10_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__2_ ( .D(SB_10_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_10_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__3_ ( .D(SB_10_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_10_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__4_ ( .D(SB_10_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_10_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__5_ ( .D(SB_10_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_10_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__6_ ( .D(SB_10_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_10_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_0__7_ ( .D(SB_10_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_10_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__0_ ( .D(SB_10_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_10_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__1_ ( .D(SB_10_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_10_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__2_ ( .D(SB_10_sbox_mappedxD[10]), .CK(CLK), .Q(SB_10_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__3_ ( .D(SB_10_sbox_mappedxD[11]), .CK(CLK), .Q(SB_10_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__4_ ( .D(SB_10_sbox_mappedxD[12]), .CK(CLK), .Q(SB_10_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__5_ ( .D(SB_10_sbox_mappedxD[13]), .CK(CLK), .Q(SB_10_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__6_ ( .D(SB_10_sbox_mappedxD[14]), .CK(CLK), .Q(SB_10_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_10_sbox_mappedxDP_reg_1__7_ ( .D(SB_10_sbox_mappedxD[15]), .CK(CLK), .Q(SB_10_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_10_sbox_input_mapping_1_U20 ( .A(SB_10_sbox_mappedxD[10]), .B(
        KA_OUT1[87]), .Z(SB_10_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U19 ( .A(KA_OUT1[83]), .B(KA_OUT1[81]), 
        .Z(SB_10_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U18 ( .A(KA_OUT1[84]), .B(
        SB_10_sbox_input_mapping_1_n17), .Z(SB_10_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U17 ( .A(SB_10_sbox_input_mapping_1_n19), 
        .B(SB_10_sbox_input_mapping_1_n18), .Z(SB_10_sbox_mappedxD[11]) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U16 ( .A(SB_10_sbox_mappedxD[10]), .B(
        KA_OUT1[86]), .Z(SB_10_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U15 ( .A(KA_OUT1[82]), .B(KA_OUT1[81]), 
        .Z(SB_10_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U14 ( .A(KA_OUT1[83]), .B(
        SB_10_sbox_input_mapping_1_n14), .Z(SB_10_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U13 ( .A(SB_10_sbox_input_mapping_1_n16), 
        .B(SB_10_sbox_input_mapping_1_n15), .Z(SB_10_sbox_mappedxD[8]) );
  XNOR2_X1 SB_10_sbox_input_mapping_1_U12 ( .A(KA_OUT1[82]), .B(
        SB_10_sbox_mappedxD[10]), .ZN(SB_10_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_10_sbox_input_mapping_1_U11 ( .A(SB_10_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[81]), .ZN(SB_10_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U10 ( .A(SB_10_sbox_input_mapping_1_n26), 
        .B(SB_10_sbox_input_mapping_1_n25), .Z(SB_10_sbox_mappedxD[15]) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U9 ( .A(SB_10_sbox_mappedxD[10]), .B(
        KA_OUT1[84]), .Z(SB_10_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U8 ( .A(SB_10_sbox_input_mapping_1_n23), 
        .B(SB_10_sbox_input_mapping_1_n22), .Z(SB_10_sbox_mappedxD[14]) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U7 ( .A(SB_10_sbox_mappedxD[10]), .B(
        KA_OUT1[81]), .Z(SB_10_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U6 ( .A(SB_10_sbox_input_mapping_1_n23), 
        .B(SB_10_sbox_input_mapping_1_n21), .Z(SB_10_sbox_mappedxD[13]) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U5 ( .A(SB_10_sbox_mappedxD[10]), .B(
        SB_10_sbox_input_mapping_1_n24), .Z(SB_10_sbox_mappedxD[12]) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U4 ( .A(SB_10_sbox_mappedxD[10]), .B(
        SB_10_sbox_input_mapping_1_n23), .Z(SB_10_sbox_mappedxD[9]) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U3 ( .A(KA_OUT1[87]), .B(KA_OUT1[86]), 
        .Z(SB_10_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U2 ( .A(KA_OUT1[85]), .B(
        SB_10_sbox_input_mapping_1_n20), .Z(SB_10_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_10_sbox_input_mapping_1_U1 ( .A(KA_OUT1[85]), .B(KA_OUT1[86]), 
        .Z(SB_10_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_10_sbox_square_scaler_gf24_1_U3 ( .A(SB_10_sbox_Y0xorY1xD[5]), 
        .B(SB_10_sbox_Y0xorY1xD[3]), .Z(SB_10_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_10_sbox_square_scaler_gf24_1_U2 ( .A(SB_10_sbox_Y0xorY12xD[4]), 
        .B(SB_10_sbox_Y0xorY1xD[4]), .Z(SB_10_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_10_sbox_square_scaler_gf24_1_U1 ( .A(SB_10_sbox_Y0xorY12xD[4]), 
        .B(SB_10_sbox_Y0xorY1xD[3]), .Z(SB_10_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U17 ( .A(SB_10_sbox_InvUnmappedxD[11]), 
        .B(SB_10_sbox_output_mapping_1_n12), .Z(
        SB_10_sbox_output_mapping_1_n14) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U16 ( .A(SB_10_sbox_InvUnmappedxD[10]), 
        .B(SB_10_sbox_InvUnmappedxD[8]), .Z(SB_10_sbox_output_mapping_1_n13)
         );
  XOR2_X1 SB_10_sbox_output_mapping_1_U15 ( .A(SB_10_sbox_output_mapping_1_n14), .B(SB_10_sbox_output_mapping_1_n13), .Z(SR_OUT1[114]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U14 ( .A(SB_10_sbox_InvUnmappedxD[14]), 
        .B(SB_10_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[117]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U13 ( .A(SB_10_sbox_InvUnmappedxD[15]), 
        .B(SB_10_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[118]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U12 ( .A(SB_10_sbox_InvUnmappedxD[13]), 
        .B(SB_10_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[119]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U11 ( .A(SB_10_sbox_InvUnmappedxD[14]), 
        .B(SB_10_sbox_InvUnmappedxD[12]), .Z(SB_10_sbox_output_mapping_1_n10)
         );
  XOR2_X1 SB_10_sbox_output_mapping_1_U10 ( .A(SB_10_sbox_InvUnmappedxD[9]), 
        .B(SB_10_sbox_output_mapping_1_n10), .Z(SR_OUT1[112]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U9 ( .A(SB_10_sbox_InvUnmappedxD[13]), 
        .B(SB_10_sbox_InvUnmappedxD[12]), .Z(SB_10_sbox_output_mapping_1_n11)
         );
  XOR2_X1 SB_10_sbox_output_mapping_1_U8 ( .A(SB_10_sbox_InvUnmappedxD[9]), 
        .B(SB_10_sbox_output_mapping_1_n11), .Z(SR_OUT1[113]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U7 ( .A(SB_10_sbox_InvUnmappedxD[15]), 
        .B(SB_10_sbox_InvUnmappedxD[13]), .Z(SB_10_sbox_output_mapping_1_n18)
         );
  XOR2_X1 SB_10_sbox_output_mapping_1_U6 ( .A(SB_10_sbox_InvUnmappedxD[11]), 
        .B(SB_10_sbox_output_mapping_1_n18), .Z(SR_OUT1[116]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U5 ( .A(SB_10_sbox_InvUnmappedxD[15]), 
        .B(SB_10_sbox_InvUnmappedxD[14]), .Z(SB_10_sbox_output_mapping_1_n15)
         );
  XOR2_X1 SB_10_sbox_output_mapping_1_U4 ( .A(SB_10_sbox_InvUnmappedxD[13]), 
        .B(SB_10_sbox_output_mapping_1_n15), .Z(
        SB_10_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U3 ( .A(SB_10_sbox_InvUnmappedxD[12]), 
        .B(SB_10_sbox_InvUnmappedxD[11]), .Z(SB_10_sbox_output_mapping_1_n16)
         );
  XOR2_X1 SB_10_sbox_output_mapping_1_U2 ( .A(SB_10_sbox_output_mapping_1_n17), 
        .B(SB_10_sbox_output_mapping_1_n16), .Z(SR_OUT1[115]) );
  XOR2_X1 SB_10_sbox_output_mapping_1_U1 ( .A(SB_10_sbox_InvUnmappedxD[14]), 
        .B(SB_10_sbox_InvUnmappedxD[13]), .Z(SB_10_sbox_output_mapping_1_n12)
         );
  XOR2_X1 SB_10_sbox_input_mapping_0_U20 ( .A(SB_10_sbox_mappedxD[2]), .B(
        KA_OUT0[87]), .Z(SB_10_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U19 ( .A(KA_OUT0[83]), .B(KA_OUT0[81]), 
        .Z(SB_10_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U18 ( .A(KA_OUT0[84]), .B(
        SB_10_sbox_input_mapping_0_n17), .Z(SB_10_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U17 ( .A(SB_10_sbox_input_mapping_0_n19), 
        .B(SB_10_sbox_input_mapping_0_n18), .Z(SB_10_sbox_mappedxD[3]) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U16 ( .A(SB_10_sbox_mappedxD[2]), .B(
        KA_OUT0[86]), .Z(SB_10_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U15 ( .A(KA_OUT0[82]), .B(KA_OUT0[81]), 
        .Z(SB_10_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U14 ( .A(KA_OUT0[83]), .B(
        SB_10_sbox_input_mapping_0_n14), .Z(SB_10_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U13 ( .A(SB_10_sbox_input_mapping_0_n16), 
        .B(SB_10_sbox_input_mapping_0_n15), .Z(SB_10_sbox_mappedxD[0]) );
  XNOR2_X1 SB_10_sbox_input_mapping_0_U12 ( .A(KA_OUT0[82]), .B(
        SB_10_sbox_mappedxD[2]), .ZN(SB_10_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_10_sbox_input_mapping_0_U11 ( .A(SB_10_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[81]), .ZN(SB_10_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U10 ( .A(SB_10_sbox_input_mapping_0_n26), 
        .B(SB_10_sbox_input_mapping_0_n25), .Z(SB_10_sbox_mappedxD[7]) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U9 ( .A(SB_10_sbox_mappedxD[2]), .B(
        KA_OUT0[84]), .Z(SB_10_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U8 ( .A(SB_10_sbox_input_mapping_0_n23), 
        .B(SB_10_sbox_input_mapping_0_n22), .Z(SB_10_sbox_mappedxD[6]) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U7 ( .A(SB_10_sbox_mappedxD[2]), .B(
        KA_OUT0[81]), .Z(SB_10_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U6 ( .A(SB_10_sbox_input_mapping_0_n23), 
        .B(SB_10_sbox_input_mapping_0_n21), .Z(SB_10_sbox_mappedxD[5]) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U5 ( .A(SB_10_sbox_mappedxD[2]), .B(
        SB_10_sbox_input_mapping_0_n24), .Z(SB_10_sbox_mappedxD[4]) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U4 ( .A(SB_10_sbox_mappedxD[2]), .B(
        SB_10_sbox_input_mapping_0_n23), .Z(SB_10_sbox_mappedxD[1]) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U3 ( .A(KA_OUT0[87]), .B(KA_OUT0[86]), 
        .Z(SB_10_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U2 ( .A(KA_OUT0[85]), .B(
        SB_10_sbox_input_mapping_0_n20), .Z(SB_10_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_10_sbox_input_mapping_0_U1 ( .A(KA_OUT0[85]), .B(KA_OUT0[86]), 
        .Z(SB_10_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_10_sbox_square_scaler_gf24_0_U3 ( .A(SB_10_sbox_Y0xorY1xD[2]), 
        .B(SB_10_sbox_Y0xorY1xD[0]), .Z(SB_10_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_10_sbox_square_scaler_gf24_0_U2 ( .A(SB_10_sbox_Y0xorY12xD[0]), 
        .B(SB_10_sbox_Y0xorY1xD[1]), .Z(SB_10_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_10_sbox_square_scaler_gf24_0_U1 ( .A(SB_10_sbox_Y0xorY12xD[0]), 
        .B(SB_10_sbox_Y0xorY1xD[0]), .Z(SB_10_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U17 ( .A(SB_10_sbox_InvUnmappedxD[3]), 
        .B(SB_10_sbox_output_mapping_0_n12), .Z(
        SB_10_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U16 ( .A(SB_10_sbox_InvUnmappedxD[2]), 
        .B(SB_10_sbox_InvUnmappedxD[0]), .Z(SB_10_sbox_output_mapping_0_n13)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U15 ( .A(SB_10_sbox_output_mapping_0_n14), .B(SB_10_sbox_output_mapping_0_n13), .Z(SR_OUT0[114]) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U14 ( .A(SB_10_sbox_InvUnmappedxD[5]), 
        .B(SB_10_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[119]) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U13 ( .A(SB_10_sbox_InvUnmappedxD[6]), 
        .B(SB_10_sbox_InvUnmappedxD[0]), .Z(SB_10_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U12 ( .A(SB_10_sbox_InvUnmappedxD[7]), 
        .B(SB_10_sbox_InvUnmappedxD[3]), .Z(SB_10_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U11 ( .A(SB_10_sbox_InvUnmappedxD[7]), 
        .B(SB_10_sbox_InvUnmappedxD[5]), .Z(SB_10_sbox_output_mapping_0_n18)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U10 ( .A(SB_10_sbox_InvUnmappedxD[3]), 
        .B(SB_10_sbox_output_mapping_0_n18), .Z(SR_OUT0[116]) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U9 ( .A(SB_10_sbox_InvUnmappedxD[6]), 
        .B(SB_10_sbox_InvUnmappedxD[4]), .Z(SB_10_sbox_output_mapping_0_n10)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U8 ( .A(SB_10_sbox_InvUnmappedxD[1]), 
        .B(SB_10_sbox_output_mapping_0_n10), .Z(SB_10_sbox_InvMappedxD_0__0_)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U7 ( .A(SB_10_sbox_InvUnmappedxD[5]), 
        .B(SB_10_sbox_InvUnmappedxD[4]), .Z(SB_10_sbox_output_mapping_0_n11)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U6 ( .A(SB_10_sbox_InvUnmappedxD[1]), 
        .B(SB_10_sbox_output_mapping_0_n11), .Z(SB_10_sbox_InvMappedxD_0__1_)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U5 ( .A(SB_10_sbox_InvUnmappedxD[7]), 
        .B(SB_10_sbox_InvUnmappedxD[6]), .Z(SB_10_sbox_output_mapping_0_n15)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U4 ( .A(SB_10_sbox_InvUnmappedxD[5]), 
        .B(SB_10_sbox_output_mapping_0_n15), .Z(
        SB_10_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U3 ( .A(SB_10_sbox_InvUnmappedxD[4]), 
        .B(SB_10_sbox_InvUnmappedxD[3]), .Z(SB_10_sbox_output_mapping_0_n16)
         );
  XOR2_X1 SB_10_sbox_output_mapping_0_U2 ( .A(SB_10_sbox_output_mapping_0_n17), 
        .B(SB_10_sbox_output_mapping_0_n16), .Z(SR_OUT0[115]) );
  XOR2_X1 SB_10_sbox_output_mapping_0_U1 ( .A(SB_10_sbox_InvUnmappedxD[6]), 
        .B(SB_10_sbox_InvUnmappedxD[5]), .Z(SB_10_sbox_output_mapping_0_n12)
         );
  XOR2_X1 SB_10_sbox_mul_y0y1_U18 ( .A(SB_10_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[11]), .Z(SB_10_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U17 ( .A(SB_10_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[10]), .Z(SB_10_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U16 ( .A(SB_10_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[9]), .Z(SB_10_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U15 ( .A(SB_10_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[8]), .Z(SB_10_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U14 ( .A(SB_10_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[3]), .Z(SB_10_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U13 ( .A(SB_10_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[2]), .Z(SB_10_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U12 ( .A(SB_10_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[1]), .Z(SB_10_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U11 ( .A(SB_10_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_10_sbox_mul_y0y1_FFxDP[0]), .Z(SB_10_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U10 ( .A(RAND[197]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_10_sbox_mul_y0y1_FFxDN[11]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U9 ( .A(RAND[195]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_10_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_10_sbox_mul_y0y1_U8 ( .A(RAND[197]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_10_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_10_sbox_mul_y0y1_U7 ( .A(RAND[195]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_10_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_10_sbox_mul_y0y1_U6 ( .A(RAND[196]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_10_sbox_mul_y0y1_FFxDN[10]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_U5 ( .A(RAND[194]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_10_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_10_sbox_mul_y0y1_U4 ( .A(RAND[196]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_10_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_10_sbox_mul_y0y1_U3 ( .A(RAND[194]), .B(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_10_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[0]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[1]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[2]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[3]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[4]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[5]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[6]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[7]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[8]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_10_sbox_mul_y0y1_FFxDN[9]), .CK(CLK), .Q(SB_10_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(
        SB_10_sbox_mul_y0y1_FFxDN[10]), .CK(CLK), .Q(
        SB_10_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(
        SB_10_sbox_mul_y0y1_FFxDN[11]), .CK(CLK), .Q(
        SB_10_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(
        SB_10_sbox_mul_y0y1_FFxDN[12]), .CK(CLK), .Q(
        SB_10_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(
        SB_10_sbox_mul_y0y1_FFxDN[13]), .CK(CLK), .Q(
        SB_10_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(
        SB_10_sbox_mul_y0y1_FFxDN[14]), .CK(CLK), .Q(
        SB_10_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_10_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(
        SB_10_sbox_mul_y0y1_FFxDN[15]), .CK(CLK), .Q(
        SB_10_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_10_sbox_Y0xD[5]), .B(
        SB_10_sbox_Y0xD[4]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_10_sbox_Y1xD[5]), .B(
        SB_10_sbox_Y1xD[4]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_10_sbox_Y0xD[7]), .B(
        SB_10_sbox_Y0xD[6]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_10_sbox_Y1xD[7]), .B(
        SB_10_sbox_Y1xD[6]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_10_sbox_Y1xD[7]), .A2(
        SB_10_sbox_Y0xD[7]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(
        SB_10_sbox_mul_y0y1_FFxDN[15]) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_10_sbox_Y1xD[5]), .A2(
        SB_10_sbox_Y0xD[5]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(
        SB_10_sbox_mul_y0y1_FFxDN[13]) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_10_sbox_Y1xD[4]), .B(
        SB_10_sbox_Y1xD[6]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_10_sbox_Y0xD[4]), .B(
        SB_10_sbox_Y0xD[6]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_10_sbox_Y1xD[5]), .B(
        SB_10_sbox_Y1xD[7]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_10_sbox_Y1xD[6]), .A2(
        SB_10_sbox_Y0xD[6]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_10_sbox_mul_y0y1_FFxDN[14]) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_10_sbox_Y1xD[4]), .A2(
        SB_10_sbox_Y0xD[4]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_10_sbox_mul_y0y1_FFxDN[12]) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_10_sbox_Y0xD[5]), .B(
        SB_10_sbox_Y0xD[7]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_10_sbox_Y0xD[1]), .B(
        SB_10_sbox_Y0xD[0]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_10_sbox_Y1xD[5]), .B(
        SB_10_sbox_Y1xD[4]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_10_sbox_Y0xD[3]), .B(
        SB_10_sbox_Y0xD[2]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_10_sbox_Y1xD[7]), .B(
        SB_10_sbox_Y1xD[6]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_10_sbox_Y1xD[7]), .A2(
        SB_10_sbox_Y0xD[3]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_10_sbox_Y1xD[5]), .A2(
        SB_10_sbox_Y0xD[1]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_10_sbox_Y1xD[4]), .B(
        SB_10_sbox_Y1xD[6]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_10_sbox_Y0xD[0]), .B(
        SB_10_sbox_Y0xD[2]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_10_sbox_Y1xD[5]), .B(
        SB_10_sbox_Y1xD[7]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_10_sbox_Y1xD[6]), .A2(
        SB_10_sbox_Y0xD[2]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_10_sbox_Y1xD[4]), .A2(
        SB_10_sbox_Y0xD[0]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_10_sbox_Y0xD[1]), .B(
        SB_10_sbox_Y0xD[3]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_10_sbox_Y0xD[5]), .B(
        SB_10_sbox_Y0xD[4]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_10_sbox_Y1xD[1]), .B(
        SB_10_sbox_Y1xD[0]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_10_sbox_Y0xD[7]), .B(
        SB_10_sbox_Y0xD[6]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_10_sbox_Y1xD[3]), .B(
        SB_10_sbox_Y1xD[2]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_10_sbox_Y1xD[3]), .A2(
        SB_10_sbox_Y0xD[7]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_10_sbox_Y1xD[1]), .A2(
        SB_10_sbox_Y0xD[5]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_10_sbox_Y1xD[0]), .B(
        SB_10_sbox_Y1xD[2]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_10_sbox_Y0xD[4]), .B(
        SB_10_sbox_Y0xD[6]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_10_sbox_Y1xD[1]), .B(
        SB_10_sbox_Y1xD[3]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_10_sbox_Y1xD[2]), .A2(
        SB_10_sbox_Y0xD[6]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_10_sbox_Y1xD[0]), .A2(
        SB_10_sbox_Y0xD[4]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_10_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_10_sbox_Y0xD[5]), .B(
        SB_10_sbox_Y0xD[7]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_10_sbox_Y0xD[1]), .B(
        SB_10_sbox_Y0xD[0]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_10_sbox_Y1xD[1]), .B(
        SB_10_sbox_Y1xD[0]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_10_sbox_Y0xD[3]), .B(
        SB_10_sbox_Y0xD[2]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_10_sbox_Y1xD[3]), .B(
        SB_10_sbox_Y1xD[2]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_10_sbox_Y1xD[3]), .A2(
        SB_10_sbox_Y0xD[3]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_10_sbox_mul_y0y1_FFxDN[3]) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_10_sbox_Y1xD[1]), .A2(
        SB_10_sbox_Y0xD[1]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_10_sbox_mul_y0y1_FFxDN[1]) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_10_sbox_Y1xD[0]), .B(
        SB_10_sbox_Y1xD[2]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_10_sbox_Y0xD[0]), .B(
        SB_10_sbox_Y0xD[2]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_10_sbox_Y1xD[1]), .B(
        SB_10_sbox_Y1xD[3]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_10_sbox_Y1xD[2]), .A2(
        SB_10_sbox_Y0xD[2]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_10_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_10_sbox_Y1xD[0]), .A2(
        SB_10_sbox_Y0xD[0]), .ZN(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_10_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_10_sbox_Y0xD[1]), .B(
        SB_10_sbox_Y0xD[3]), .Z(SB_10_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_10_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_10_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_10_sbox_inverter_gf24_U12 ( .A(SB_10_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_10_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_10_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_U11 ( .A(SB_10_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_10_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_10_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_U10 ( .A(SB_10_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_10_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_10_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_U9 ( .A(SB_10_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_10_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_10_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_10_sbox_inverter_gf24_U8 ( .A(SB_10_sbox_InverterInxDP[6]), .B(
        SB_10_sbox_InverterInxDP[4]), .ZN(SB_10_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_10_sbox_inverter_gf24_U7 ( .A(SB_10_sbox_inverter_gf24_d_1__0_), 
        .B(SB_10_sbox_inverter_gf24_n4), .ZN(
        SB_10_sbox_inverter_gf24_CxD_1__0_) );
  XNOR2_X1 SB_10_sbox_inverter_gf24_U6 ( .A(SB_10_sbox_InverterInxDP[2]), .B(
        SB_10_sbox_InverterInxDP[0]), .ZN(SB_10_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_10_sbox_inverter_gf24_U5 ( .A(SB_10_sbox_inverter_gf24_d_0__0_), 
        .B(SB_10_sbox_inverter_gf24_n3), .ZN(
        SB_10_sbox_inverter_gf24_CxD_0__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_U4 ( .A(SB_10_sbox_InverterInxDP[7]), .B(
        SB_10_sbox_InverterInxDP[5]), .Z(SB_10_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_U3 ( .A(SB_10_sbox_InverterInxDP[3]), .B(
        SB_10_sbox_InverterInxDP[1]), .Z(SB_10_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_10_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_10_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_10_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_10_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_10_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_10_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_10_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_10_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_10_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_10_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_10_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_10_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_10_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_10_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_10_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_10_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_10_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_10_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_10_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_10_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_10_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_10_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_10_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_10_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_10_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_10_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_10_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_10_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[185]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[184]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[185]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[184]), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_10_sbox_InverterInxDP[7]), .A2(SB_10_sbox_InverterInxDP[5]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_10_sbox_InverterInxDP[6]), .A2(SB_10_sbox_InverterInxDP[4]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_10_sbox_InverterInxDP[5]), .B(SB_10_sbox_InverterInxDP[4]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_10_sbox_InverterInxDP[7]), .B(SB_10_sbox_InverterInxDP[6]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_10_sbox_InverterInxDP[7]), .A2(SB_10_sbox_InverterInxDP[1]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_10_sbox_InverterInxDP[6]), .A2(SB_10_sbox_InverterInxDP[0]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_10_sbox_InverterInxDP[1]), .B(SB_10_sbox_InverterInxDP[0]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_10_sbox_InverterInxDP[7]), .B(SB_10_sbox_InverterInxDP[6]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_10_sbox_InverterInxDP[3]), .A2(SB_10_sbox_InverterInxDP[5]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_10_sbox_InverterInxDP[2]), .A2(SB_10_sbox_InverterInxDP[4]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_10_sbox_InverterInxDP[5]), .B(SB_10_sbox_InverterInxDP[4]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_10_sbox_InverterInxDP[3]), .B(SB_10_sbox_InverterInxDP[2]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_10_sbox_InverterInxDP[3]), .A2(SB_10_sbox_InverterInxDP[1]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_10_sbox_InverterInxDP[2]), .A2(SB_10_sbox_InverterInxDP[0]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_10_sbox_InverterInxDP[1]), .B(SB_10_sbox_InverterInxDP[0]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_10_sbox_InverterInxDP[3]), .B(SB_10_sbox_InverterInxDP[2]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[183]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[182]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[183]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[182]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_10_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_10_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_10_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_10_sbox_InverterOutxD[5]) );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[3]), .B(SB_10_sbox_inverter_gf24_ExDP[2]), .Z(SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[1]), .B(SB_10_sbox_inverter_gf24_ExDP[0]), .Z(SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[3]), .B(SB_10_sbox_inverter_gf24_ExDP[2]), .Z(SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[1]), .B(SB_10_sbox_inverter_gf24_ExDP[0]), .Z(SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_10_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_10_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[181]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[180]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[181]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[180]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_10_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_10_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_10_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_10_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_10_sbox_InverterOutxD[7]) );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_10_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[3]), .B(SB_10_sbox_inverter_gf24_ExDP[2]), .Z(SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[1]), .B(SB_10_sbox_inverter_gf24_ExDP[0]), .Z(SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[3]), .B(SB_10_sbox_inverter_gf24_ExDP[2]), .Z(SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_10_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_10_sbox_inverter_gf24_ExDP[1]), .B(SB_10_sbox_inverter_gf24_ExDP[0]), .Z(SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_10_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_10_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_10_sbox_mult_msb_U18 ( .A(SB_10_sbox_mult_msb_FFxDP[12]), .B(
        SB_10_sbox_mult_msb_FFxDP[8]), .Z(SB_10_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_10_sbox_mult_msb_U17 ( .A(SB_10_sbox_mult_msb_FFxDP[4]), .B(
        SB_10_sbox_mult_msb_FFxDP[0]), .Z(SB_10_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_10_sbox_mult_msb_U16 ( .A(SB_10_sbox_mult_msb_FFxDP[7]), .B(
        SB_10_sbox_mult_msb_FFxDP[3]), .Z(SB_10_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_10_sbox_mult_msb_U15 ( .A(SB_10_sbox_mult_msb_FFxDP[15]), .B(
        SB_10_sbox_mult_msb_FFxDP[11]), .Z(SB_10_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_10_sbox_mult_msb_U14 ( .A(SB_10_sbox_mult_msb_FFxDP[6]), .B(
        SB_10_sbox_mult_msb_FFxDP[2]), .Z(SB_10_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_10_sbox_mult_msb_U13 ( .A(SB_10_sbox_mult_msb_FFxDP[14]), .B(
        SB_10_sbox_mult_msb_FFxDP[10]), .Z(SB_10_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_10_sbox_mult_msb_U12 ( .A(RAND[193]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_10_sbox_mult_msb_FFxDN[11]) );
  XOR2_X1 SB_10_sbox_mult_msb_U11 ( .A(RAND[191]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_10_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_10_sbox_mult_msb_U10 ( .A(RAND[193]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_10_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_10_sbox_mult_msb_U9 ( .A(RAND[191]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_10_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_10_sbox_mult_msb_U8 ( .A(RAND[192]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_10_sbox_mult_msb_FFxDN[10]) );
  XOR2_X1 SB_10_sbox_mult_msb_U7 ( .A(RAND[190]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_10_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_10_sbox_mult_msb_U6 ( .A(RAND[192]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_10_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_10_sbox_mult_msb_U5 ( .A(RAND[190]), .B(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_10_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_10_sbox_mult_msb_U4 ( .A(SB_10_sbox_mult_msb_FFxDP[5]), .B(
        SB_10_sbox_mult_msb_FFxDP[1]), .Z(SB_10_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_10_sbox_mult_msb_U3 ( .A(SB_10_sbox_mult_msb_FFxDP[13]), .B(
        SB_10_sbox_mult_msb_FFxDP[9]), .Z(SB_10_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_10_sbox_mult_msb_FFxDN[0]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_10_sbox_mult_msb_FFxDN[1]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_10_sbox_mult_msb_FFxDN[2]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_10_sbox_mult_msb_FFxDN[3]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_10_sbox_mult_msb_FFxDN[4]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_10_sbox_mult_msb_FFxDN[5]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_10_sbox_mult_msb_FFxDN[6]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_10_sbox_mult_msb_FFxDN[7]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_10_sbox_mult_msb_FFxDN[8]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_10_sbox_mult_msb_FFxDN[9]), .CK(CLK), .Q(SB_10_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(
        SB_10_sbox_mult_msb_FFxDN[10]), .CK(CLK), .Q(
        SB_10_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(
        SB_10_sbox_mult_msb_FFxDN[11]), .CK(CLK), .Q(
        SB_10_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(
        SB_10_sbox_mult_msb_FFxDN[12]), .CK(CLK), .Q(
        SB_10_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(
        SB_10_sbox_mult_msb_FFxDN[13]), .CK(CLK), .Q(
        SB_10_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(
        SB_10_sbox_mult_msb_FFxDN[14]), .CK(CLK), .Q(
        SB_10_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_10_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(
        SB_10_sbox_mult_msb_FFxDN[15]), .CK(CLK), .Q(
        SB_10_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_10_sbox_InverterOutxD[5]), .B(SB_10_sbox_InverterOutxD[4]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_10_sbox_Y0_4xDP[5]), .B(
        SB_10_sbox_Y0_4xDP[4]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_10_sbox_InverterOutxD[7]), .B(SB_10_sbox_InverterOutxD[6]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_10_sbox_Y0_4xDP[7]), .B(
        SB_10_sbox_Y0_4xDP[6]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_10_sbox_Y0_4xDP[4]), 
        .B(SB_10_sbox_Y0_4xDP[6]), .ZN(SB_10_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_10_sbox_Y0_4xDP[5]), .B(
        SB_10_sbox_Y0_4xDP[7]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(
        SB_10_sbox_InverterOutxD[7]), .A2(SB_10_sbox_Y0_4xDP[7]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(
        SB_10_sbox_mult_msb_FFxDN[15]) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(
        SB_10_sbox_InverterOutxD[5]), .A2(SB_10_sbox_Y0_4xDP[5]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(
        SB_10_sbox_mult_msb_FFxDN[13]) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(
        SB_10_sbox_InverterOutxD[6]), .A2(SB_10_sbox_Y0_4xDP[6]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_10_sbox_mult_msb_FFxDN[14]) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(
        SB_10_sbox_InverterOutxD[4]), .A2(SB_10_sbox_Y0_4xDP[4]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_10_sbox_mult_msb_FFxDN[12]) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(
        SB_10_sbox_InverterOutxD[4]), .B(SB_10_sbox_InverterOutxD[6]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_10_sbox_InverterOutxD[5]), 
        .B(SB_10_sbox_InverterOutxD[7]), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_10_sbox_InverterOutxD[5]), .B(SB_10_sbox_InverterOutxD[4]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_10_sbox_Y0_4xDP[1]), .B(
        SB_10_sbox_Y0_4xDP[0]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_10_sbox_InverterOutxD[7]), .B(SB_10_sbox_InverterOutxD[6]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_10_sbox_Y0_4xDP[3]), .B(
        SB_10_sbox_Y0_4xDP[2]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_10_sbox_Y0_4xDP[0]), 
        .B(SB_10_sbox_Y0_4xDP[2]), .ZN(SB_10_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_10_sbox_Y0_4xDP[1]), .B(
        SB_10_sbox_Y0_4xDP[3]), .Z(SB_10_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(
        SB_10_sbox_InverterOutxD[7]), .A2(SB_10_sbox_Y0_4xDP[3]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(
        SB_10_sbox_InverterOutxD[5]), .A2(SB_10_sbox_Y0_4xDP[1]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(
        SB_10_sbox_InverterOutxD[6]), .A2(SB_10_sbox_Y0_4xDP[2]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(
        SB_10_sbox_InverterOutxD[4]), .A2(SB_10_sbox_Y0_4xDP[0]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_10_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(
        SB_10_sbox_InverterOutxD[4]), .B(SB_10_sbox_InverterOutxD[6]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_10_sbox_InverterOutxD[5]), 
        .B(SB_10_sbox_InverterOutxD[7]), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_10_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_10_sbox_InverterOutxD[1]), .B(SB_10_sbox_InverterOutxD[0]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_10_sbox_Y0_4xDP[5]), .B(
        SB_10_sbox_Y0_4xDP[4]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_10_sbox_InverterOutxD[3]), .B(SB_10_sbox_InverterOutxD[2]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_10_sbox_Y0_4xDP[7]), .B(
        SB_10_sbox_Y0_4xDP[6]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_10_sbox_Y0_4xDP[4]), 
        .B(SB_10_sbox_Y0_4xDP[6]), .ZN(SB_10_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_10_sbox_Y0_4xDP[5]), .B(
        SB_10_sbox_Y0_4xDP[7]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(
        SB_10_sbox_InverterOutxD[3]), .A2(SB_10_sbox_Y0_4xDP[7]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(
        SB_10_sbox_InverterOutxD[1]), .A2(SB_10_sbox_Y0_4xDP[5]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(
        SB_10_sbox_InverterOutxD[2]), .A2(SB_10_sbox_Y0_4xDP[6]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(
        SB_10_sbox_InverterOutxD[0]), .A2(SB_10_sbox_Y0_4xDP[4]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_10_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(
        SB_10_sbox_InverterOutxD[0]), .B(SB_10_sbox_InverterOutxD[2]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_10_sbox_InverterOutxD[1]), 
        .B(SB_10_sbox_InverterOutxD[3]), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_10_sbox_InverterOutxD[1]), .B(SB_10_sbox_InverterOutxD[0]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_10_sbox_Y0_4xDP[1]), .B(
        SB_10_sbox_Y0_4xDP[0]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_10_sbox_InverterOutxD[3]), .B(SB_10_sbox_InverterOutxD[2]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_10_sbox_Y0_4xDP[3]), .B(
        SB_10_sbox_Y0_4xDP[2]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_10_sbox_Y0_4xDP[0]), 
        .B(SB_10_sbox_Y0_4xDP[2]), .ZN(SB_10_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_10_sbox_Y0_4xDP[1]), .B(
        SB_10_sbox_Y0_4xDP[3]), .Z(SB_10_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(
        SB_10_sbox_InverterOutxD[3]), .A2(SB_10_sbox_Y0_4xDP[3]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_10_sbox_mult_msb_FFxDN[3]) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(
        SB_10_sbox_InverterOutxD[1]), .A2(SB_10_sbox_Y0_4xDP[1]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_10_sbox_mult_msb_FFxDN[1]) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(
        SB_10_sbox_InverterOutxD[2]), .A2(SB_10_sbox_Y0_4xDP[2]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_10_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(
        SB_10_sbox_InverterOutxD[0]), .A2(SB_10_sbox_Y0_4xDP[0]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_10_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(
        SB_10_sbox_InverterOutxD[0]), .B(SB_10_sbox_InverterOutxD[2]), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_10_sbox_InverterOutxD[1]), 
        .B(SB_10_sbox_InverterOutxD[3]), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_10_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_10_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_10_sbox_mult_lsb_U18 ( .A(SB_10_sbox_mult_lsb_FFxDP[13]), .B(
        SB_10_sbox_mult_lsb_FFxDP[9]), .Z(SB_10_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U17 ( .A(SB_10_sbox_mult_lsb_FFxDP[5]), .B(
        SB_10_sbox_mult_lsb_FFxDP[1]), .Z(SB_10_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U16 ( .A(SB_10_sbox_mult_lsb_FFxDP[4]), .B(
        SB_10_sbox_mult_lsb_FFxDP[0]), .Z(SB_10_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U15 ( .A(SB_10_sbox_mult_lsb_FFxDP[12]), .B(
        SB_10_sbox_mult_lsb_FFxDP[8]), .Z(SB_10_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U14 ( .A(SB_10_sbox_mult_lsb_FFxDP[6]), .B(
        SB_10_sbox_mult_lsb_FFxDP[2]), .Z(SB_10_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U13 ( .A(SB_10_sbox_mult_lsb_FFxDP[14]), .B(
        SB_10_sbox_mult_lsb_FFxDP[10]), .Z(SB_10_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U12 ( .A(RAND[189]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_10_sbox_mult_lsb_FFxDN[11]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U11 ( .A(RAND[187]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_10_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_10_sbox_mult_lsb_U10 ( .A(RAND[189]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_10_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_10_sbox_mult_lsb_U9 ( .A(RAND[187]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_10_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_10_sbox_mult_lsb_U8 ( .A(RAND[188]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_10_sbox_mult_lsb_FFxDN[10]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U7 ( .A(RAND[186]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_10_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_10_sbox_mult_lsb_U6 ( .A(RAND[188]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_10_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_10_sbox_mult_lsb_U5 ( .A(RAND[186]), .B(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_10_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_10_sbox_mult_lsb_U4 ( .A(SB_10_sbox_mult_lsb_FFxDP[7]), .B(
        SB_10_sbox_mult_lsb_FFxDP[3]), .Z(SB_10_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_10_sbox_mult_lsb_U3 ( .A(SB_10_sbox_mult_lsb_FFxDP[15]), .B(
        SB_10_sbox_mult_lsb_FFxDP[11]), .Z(SB_10_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_10_sbox_mult_lsb_FFxDN[0]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_10_sbox_mult_lsb_FFxDN[1]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_10_sbox_mult_lsb_FFxDN[2]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_10_sbox_mult_lsb_FFxDN[3]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_10_sbox_mult_lsb_FFxDN[4]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_10_sbox_mult_lsb_FFxDN[5]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_10_sbox_mult_lsb_FFxDN[6]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_10_sbox_mult_lsb_FFxDN[7]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_10_sbox_mult_lsb_FFxDN[8]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_10_sbox_mult_lsb_FFxDN[9]), .CK(CLK), .Q(SB_10_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(
        SB_10_sbox_mult_lsb_FFxDN[10]), .CK(CLK), .Q(
        SB_10_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(
        SB_10_sbox_mult_lsb_FFxDN[11]), .CK(CLK), .Q(
        SB_10_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(
        SB_10_sbox_mult_lsb_FFxDN[12]), .CK(CLK), .Q(
        SB_10_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(
        SB_10_sbox_mult_lsb_FFxDN[13]), .CK(CLK), .Q(
        SB_10_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(
        SB_10_sbox_mult_lsb_FFxDN[14]), .CK(CLK), .Q(
        SB_10_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_10_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(
        SB_10_sbox_mult_lsb_FFxDN[15]), .CK(CLK), .Q(
        SB_10_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_10_sbox_InverterOutxD[5]), .B(SB_10_sbox_InverterOutxD[4]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_10_sbox_Y1_4xDP[5]), .B(
        SB_10_sbox_Y1_4xDP[4]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_10_sbox_InverterOutxD[7]), .B(SB_10_sbox_InverterOutxD[6]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_10_sbox_Y1_4xDP[7]), .B(
        SB_10_sbox_Y1_4xDP[6]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_10_sbox_Y1_4xDP[4]), 
        .B(SB_10_sbox_Y1_4xDP[6]), .ZN(SB_10_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_10_sbox_Y1_4xDP[5]), .B(
        SB_10_sbox_Y1_4xDP[7]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(
        SB_10_sbox_InverterOutxD[7]), .A2(SB_10_sbox_Y1_4xDP[7]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(
        SB_10_sbox_mult_lsb_FFxDN[15]) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(
        SB_10_sbox_InverterOutxD[5]), .A2(SB_10_sbox_Y1_4xDP[5]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(
        SB_10_sbox_mult_lsb_FFxDN[13]) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(
        SB_10_sbox_InverterOutxD[6]), .A2(SB_10_sbox_Y1_4xDP[6]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_10_sbox_mult_lsb_FFxDN[14]) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(
        SB_10_sbox_InverterOutxD[4]), .A2(SB_10_sbox_Y1_4xDP[4]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_10_sbox_mult_lsb_FFxDN[12]) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(
        SB_10_sbox_InverterOutxD[4]), .B(SB_10_sbox_InverterOutxD[6]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_10_sbox_InverterOutxD[5]), 
        .B(SB_10_sbox_InverterOutxD[7]), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_10_sbox_InverterOutxD[5]), .B(SB_10_sbox_InverterOutxD[4]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_10_sbox_Y1_4xDP[1]), .B(
        SB_10_sbox_Y1_4xDP[0]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_10_sbox_InverterOutxD[7]), .B(SB_10_sbox_InverterOutxD[6]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_10_sbox_Y1_4xDP[3]), .B(
        SB_10_sbox_Y1_4xDP[2]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_10_sbox_Y1_4xDP[0]), 
        .B(SB_10_sbox_Y1_4xDP[2]), .ZN(SB_10_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_10_sbox_Y1_4xDP[1]), .B(
        SB_10_sbox_Y1_4xDP[3]), .Z(SB_10_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(
        SB_10_sbox_InverterOutxD[7]), .A2(SB_10_sbox_Y1_4xDP[3]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(
        SB_10_sbox_InverterOutxD[5]), .A2(SB_10_sbox_Y1_4xDP[1]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(
        SB_10_sbox_InverterOutxD[6]), .A2(SB_10_sbox_Y1_4xDP[2]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(
        SB_10_sbox_InverterOutxD[4]), .A2(SB_10_sbox_Y1_4xDP[0]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(
        SB_10_sbox_InverterOutxD[4]), .B(SB_10_sbox_InverterOutxD[6]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_10_sbox_InverterOutxD[5]), 
        .B(SB_10_sbox_InverterOutxD[7]), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_10_sbox_InverterOutxD[1]), .B(SB_10_sbox_InverterOutxD[0]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_10_sbox_Y1_4xDP[5]), .B(
        SB_10_sbox_Y1_4xDP[4]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_10_sbox_InverterOutxD[3]), .B(SB_10_sbox_InverterOutxD[2]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_10_sbox_Y1_4xDP[7]), .B(
        SB_10_sbox_Y1_4xDP[6]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_10_sbox_Y1_4xDP[4]), 
        .B(SB_10_sbox_Y1_4xDP[6]), .ZN(SB_10_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_10_sbox_Y1_4xDP[5]), .B(
        SB_10_sbox_Y1_4xDP[7]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(
        SB_10_sbox_InverterOutxD[3]), .A2(SB_10_sbox_Y1_4xDP[7]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(
        SB_10_sbox_InverterOutxD[1]), .A2(SB_10_sbox_Y1_4xDP[5]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(
        SB_10_sbox_InverterOutxD[2]), .A2(SB_10_sbox_Y1_4xDP[6]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(
        SB_10_sbox_InverterOutxD[0]), .A2(SB_10_sbox_Y1_4xDP[4]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_10_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(
        SB_10_sbox_InverterOutxD[0]), .B(SB_10_sbox_InverterOutxD[2]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_10_sbox_InverterOutxD[1]), 
        .B(SB_10_sbox_InverterOutxD[3]), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_10_sbox_InverterOutxD[1]), .B(SB_10_sbox_InverterOutxD[0]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_10_sbox_Y1_4xDP[1]), .B(
        SB_10_sbox_Y1_4xDP[0]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_10_sbox_InverterOutxD[3]), .B(SB_10_sbox_InverterOutxD[2]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_10_sbox_Y1_4xDP[3]), .B(
        SB_10_sbox_Y1_4xDP[2]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_10_sbox_Y1_4xDP[0]), 
        .B(SB_10_sbox_Y1_4xDP[2]), .ZN(SB_10_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_10_sbox_Y1_4xDP[1]), .B(
        SB_10_sbox_Y1_4xDP[3]), .Z(SB_10_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(
        SB_10_sbox_InverterOutxD[3]), .A2(SB_10_sbox_Y1_4xDP[3]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_10_sbox_mult_lsb_FFxDN[3]) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(
        SB_10_sbox_InverterOutxD[1]), .A2(SB_10_sbox_Y1_4xDP[1]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_10_sbox_mult_lsb_FFxDN[1]) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(
        SB_10_sbox_InverterOutxD[2]), .A2(SB_10_sbox_Y1_4xDP[2]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_10_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(
        SB_10_sbox_InverterOutxD[0]), .A2(SB_10_sbox_Y1_4xDP[0]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_10_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(
        SB_10_sbox_InverterOutxD[0]), .B(SB_10_sbox_InverterOutxD[2]), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_10_sbox_InverterOutxD[1]), 
        .B(SB_10_sbox_InverterOutxD[3]), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_10_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_10_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_11_sbox_U22 ( .A(SB_11_sbox_Y0xorY12xDP[7]), .B(
        SB_11_sbox_Y0mulY1xD[7]), .Z(SB_11_sbox_InverterInxD[7]) );
  XOR2_X1 SB_11_sbox_U21 ( .A(SB_11_sbox_Y0xorY12xDP[6]), .B(
        SB_11_sbox_Y0mulY1xD[6]), .Z(SB_11_sbox_InverterInxD[6]) );
  XOR2_X1 SB_11_sbox_U20 ( .A(SB_11_sbox_Y0xorY12xDP[5]), .B(
        SB_11_sbox_Y0mulY1xD[5]), .Z(SB_11_sbox_InverterInxD[5]) );
  XOR2_X1 SB_11_sbox_U19 ( .A(SB_11_sbox_Y0xorY12xDP[4]), .B(
        SB_11_sbox_Y0mulY1xD[4]), .Z(SB_11_sbox_InverterInxD[4]) );
  XOR2_X1 SB_11_sbox_U18 ( .A(SB_11_sbox_Y0xorY12xDP[3]), .B(
        SB_11_sbox_Y0mulY1xD[3]), .Z(SB_11_sbox_InverterInxD[3]) );
  XOR2_X1 SB_11_sbox_U17 ( .A(SB_11_sbox_Y0xorY12xDP[2]), .B(
        SB_11_sbox_Y0mulY1xD[2]), .Z(SB_11_sbox_InverterInxD[2]) );
  XOR2_X1 SB_11_sbox_U16 ( .A(SB_11_sbox_Y0xorY12xDP[1]), .B(
        SB_11_sbox_Y0mulY1xD[1]), .Z(SB_11_sbox_InverterInxD[1]) );
  XOR2_X1 SB_11_sbox_U15 ( .A(SB_11_sbox_Y0xorY12xDP[0]), .B(
        SB_11_sbox_Y0mulY1xD[0]), .Z(SB_11_sbox_InverterInxD[0]) );
  XOR2_X1 SB_11_sbox_U14 ( .A(SB_11_sbox_Y1xD[7]), .B(SB_11_sbox_Y0xD[7]), .Z(
        SB_11_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_11_sbox_U13 ( .A(SB_11_sbox_Y1xD[3]), .B(SB_11_sbox_Y0xD[3]), .Z(
        SB_11_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_11_sbox_U12 ( .A(SB_11_sbox_Y1xD[5]), .B(SB_11_sbox_Y0xD[5]), .Z(
        SB_11_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_11_sbox_U11 ( .A(SB_11_sbox_Y1xD[1]), .B(SB_11_sbox_Y0xD[1]), .Z(
        SB_11_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_11_sbox_U10 ( .A(SB_11_sbox_Y1xD[6]), .B(SB_11_sbox_Y0xD[6]), .Z(
        SB_11_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_11_sbox_U9 ( .A(SB_11_sbox_Y1xD[2]), .B(SB_11_sbox_Y0xD[2]), .Z(
        SB_11_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_11_sbox_U8 ( .A(SB_11_sbox_Y1xD[4]), .B(SB_11_sbox_Y0xD[4]), .Z(
        SB_11_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_11_sbox_U7 ( .A(SB_11_sbox_Y1xD[0]), .B(SB_11_sbox_Y0xD[0]), .Z(
        SB_11_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_11_sbox_U6 ( .A(SB_11_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[93]) );
  INV_X1 SB_11_sbox_U5 ( .A(SB_11_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[94]) );
  INV_X1 SB_11_sbox_U4 ( .A(SB_11_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[88]) );
  INV_X1 SB_11_sbox_U3 ( .A(SB_11_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[89]) );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_11_sbox_Y1_3xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_11_sbox_Y1_2xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_11_sbox_Y1_1xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_11_sbox_Y1_0xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_11_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_11_sbox_Y1_3xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_11_sbox_Y1_2xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_11_sbox_Y1_1xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_11_sbox_Y1_0xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_11_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_11_sbox_Y1_3xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_11_sbox_Y1_2xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_11_sbox_Y1_1xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_11_sbox_Y1_0xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_11_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_11_sbox_Y1_3xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_11_sbox_Y1_2xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_11_sbox_Y1_1xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_11_sbox_Y1_0xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_11_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_11_sbox_Y1_3xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_11_sbox_Y1_2xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_11_sbox_Y1_1xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_11_sbox_Y1_0xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_11_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_11_sbox_Y1_3xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_11_sbox_Y1_2xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_11_sbox_Y1_1xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_11_sbox_Y1_0xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_11_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_11_sbox_Y1_3xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_11_sbox_Y1_2xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_11_sbox_Y1_1xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_11_sbox_Y1_0xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_11_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_11_sbox_Y1_3xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_11_sbox_Y1_2xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_11_sbox_Y1_1xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_11_sbox_Y1_0xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_11_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_11_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_11_sbox_Y0_3xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_11_sbox_Y0_2xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_11_sbox_Y0_1xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_11_sbox_Y0_0xDP[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_11_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_11_sbox_Y0_3xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_11_sbox_Y0_2xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_11_sbox_Y0_1xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_11_sbox_Y0_0xDP[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_11_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_11_sbox_Y0_3xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_11_sbox_Y0_2xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_11_sbox_Y0_1xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_11_sbox_Y0_0xDP[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_11_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_11_sbox_Y0_3xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_11_sbox_Y0_2xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_11_sbox_Y0_1xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_11_sbox_Y0_0xDP[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_11_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_11_sbox_Y0_3xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_11_sbox_Y0_2xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_11_sbox_Y0_1xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_11_sbox_Y0_0xDP[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_11_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_11_sbox_Y0_3xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_11_sbox_Y0_2xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_11_sbox_Y0_1xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_11_sbox_Y0_0xDP[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_11_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_11_sbox_Y0_3xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_11_sbox_Y0_2xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_11_sbox_Y0_1xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_11_sbox_Y0_0xDP[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_11_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_11_sbox_Y0_3xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_11_sbox_Y0_2xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_11_sbox_Y0_1xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_11_sbox_Y0_0xDP[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_11_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_11_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_0__0_ ( .D(SB_11_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_11_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_0__1_ ( .D(SB_11_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_11_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_0__2_ ( .D(SB_11_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_11_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_0__3_ ( .D(SB_11_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_11_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_1__0_ ( .D(SB_11_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_11_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_1__1_ ( .D(SB_11_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_11_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_1__2_ ( .D(SB_11_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_11_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_11_sbox_InverterInxDP_reg_1__3_ ( .D(SB_11_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_11_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_11_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_11_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_11_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__0_ ( .D(SB_11_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_11_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__1_ ( .D(SB_11_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_11_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__2_ ( .D(SB_11_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_11_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__3_ ( .D(SB_11_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_11_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__4_ ( .D(SB_11_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_11_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__5_ ( .D(SB_11_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_11_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__6_ ( .D(SB_11_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_11_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_0__7_ ( .D(SB_11_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_11_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__0_ ( .D(SB_11_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_11_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__1_ ( .D(SB_11_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_11_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__2_ ( .D(SB_11_sbox_mappedxD[10]), .CK(CLK), .Q(SB_11_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__3_ ( .D(SB_11_sbox_mappedxD[11]), .CK(CLK), .Q(SB_11_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__4_ ( .D(SB_11_sbox_mappedxD[12]), .CK(CLK), .Q(SB_11_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__5_ ( .D(SB_11_sbox_mappedxD[13]), .CK(CLK), .Q(SB_11_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__6_ ( .D(SB_11_sbox_mappedxD[14]), .CK(CLK), .Q(SB_11_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_11_sbox_mappedxDP_reg_1__7_ ( .D(SB_11_sbox_mappedxD[15]), .CK(CLK), .Q(SB_11_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_11_sbox_input_mapping_1_U20 ( .A(SB_11_sbox_mappedxD[10]), .B(
        KA_OUT1[95]), .Z(SB_11_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U19 ( .A(KA_OUT1[91]), .B(KA_OUT1[89]), 
        .Z(SB_11_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U18 ( .A(KA_OUT1[92]), .B(
        SB_11_sbox_input_mapping_1_n17), .Z(SB_11_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U17 ( .A(SB_11_sbox_input_mapping_1_n19), 
        .B(SB_11_sbox_input_mapping_1_n18), .Z(SB_11_sbox_mappedxD[11]) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U16 ( .A(SB_11_sbox_mappedxD[10]), .B(
        KA_OUT1[94]), .Z(SB_11_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U15 ( .A(KA_OUT1[90]), .B(KA_OUT1[89]), 
        .Z(SB_11_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U14 ( .A(KA_OUT1[91]), .B(
        SB_11_sbox_input_mapping_1_n14), .Z(SB_11_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U13 ( .A(SB_11_sbox_input_mapping_1_n16), 
        .B(SB_11_sbox_input_mapping_1_n15), .Z(SB_11_sbox_mappedxD[8]) );
  XNOR2_X1 SB_11_sbox_input_mapping_1_U12 ( .A(KA_OUT1[90]), .B(
        SB_11_sbox_mappedxD[10]), .ZN(SB_11_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_11_sbox_input_mapping_1_U11 ( .A(SB_11_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[89]), .ZN(SB_11_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U10 ( .A(SB_11_sbox_input_mapping_1_n26), 
        .B(SB_11_sbox_input_mapping_1_n25), .Z(SB_11_sbox_mappedxD[15]) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U9 ( .A(SB_11_sbox_mappedxD[10]), .B(
        KA_OUT1[92]), .Z(SB_11_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U8 ( .A(SB_11_sbox_input_mapping_1_n23), 
        .B(SB_11_sbox_input_mapping_1_n22), .Z(SB_11_sbox_mappedxD[14]) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U7 ( .A(SB_11_sbox_mappedxD[10]), .B(
        KA_OUT1[89]), .Z(SB_11_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U6 ( .A(SB_11_sbox_input_mapping_1_n23), 
        .B(SB_11_sbox_input_mapping_1_n21), .Z(SB_11_sbox_mappedxD[13]) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U5 ( .A(SB_11_sbox_mappedxD[10]), .B(
        SB_11_sbox_input_mapping_1_n24), .Z(SB_11_sbox_mappedxD[12]) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U4 ( .A(SB_11_sbox_mappedxD[10]), .B(
        SB_11_sbox_input_mapping_1_n23), .Z(SB_11_sbox_mappedxD[9]) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U3 ( .A(KA_OUT1[95]), .B(KA_OUT1[94]), 
        .Z(SB_11_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U2 ( .A(KA_OUT1[93]), .B(
        SB_11_sbox_input_mapping_1_n20), .Z(SB_11_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_11_sbox_input_mapping_1_U1 ( .A(KA_OUT1[93]), .B(KA_OUT1[94]), 
        .Z(SB_11_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_11_sbox_square_scaler_gf24_1_U3 ( .A(SB_11_sbox_Y0xorY1xD[5]), 
        .B(SB_11_sbox_Y0xorY1xD[3]), .Z(SB_11_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_11_sbox_square_scaler_gf24_1_U2 ( .A(SB_11_sbox_Y0xorY12xD[4]), 
        .B(SB_11_sbox_Y0xorY1xD[4]), .Z(SB_11_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_11_sbox_square_scaler_gf24_1_U1 ( .A(SB_11_sbox_Y0xorY12xD[4]), 
        .B(SB_11_sbox_Y0xorY1xD[3]), .Z(SB_11_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U17 ( .A(SB_11_sbox_InvUnmappedxD[11]), 
        .B(SB_11_sbox_output_mapping_1_n12), .Z(
        SB_11_sbox_output_mapping_1_n14) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U16 ( .A(SB_11_sbox_InvUnmappedxD[10]), 
        .B(SB_11_sbox_InvUnmappedxD[8]), .Z(SB_11_sbox_output_mapping_1_n13)
         );
  XOR2_X1 SB_11_sbox_output_mapping_1_U15 ( .A(SB_11_sbox_output_mapping_1_n14), .B(SB_11_sbox_output_mapping_1_n13), .Z(SR_OUT1[90]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U14 ( .A(SB_11_sbox_InvUnmappedxD[14]), 
        .B(SB_11_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[93]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U13 ( .A(SB_11_sbox_InvUnmappedxD[15]), 
        .B(SB_11_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[94]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U12 ( .A(SB_11_sbox_InvUnmappedxD[13]), 
        .B(SB_11_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[95]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U11 ( .A(SB_11_sbox_InvUnmappedxD[14]), 
        .B(SB_11_sbox_InvUnmappedxD[12]), .Z(SB_11_sbox_output_mapping_1_n10)
         );
  XOR2_X1 SB_11_sbox_output_mapping_1_U10 ( .A(SB_11_sbox_InvUnmappedxD[9]), 
        .B(SB_11_sbox_output_mapping_1_n10), .Z(SR_OUT1[88]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U9 ( .A(SB_11_sbox_InvUnmappedxD[13]), 
        .B(SB_11_sbox_InvUnmappedxD[12]), .Z(SB_11_sbox_output_mapping_1_n11)
         );
  XOR2_X1 SB_11_sbox_output_mapping_1_U8 ( .A(SB_11_sbox_InvUnmappedxD[9]), 
        .B(SB_11_sbox_output_mapping_1_n11), .Z(SR_OUT1[89]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U7 ( .A(SB_11_sbox_InvUnmappedxD[15]), 
        .B(SB_11_sbox_InvUnmappedxD[13]), .Z(SB_11_sbox_output_mapping_1_n18)
         );
  XOR2_X1 SB_11_sbox_output_mapping_1_U6 ( .A(SB_11_sbox_InvUnmappedxD[11]), 
        .B(SB_11_sbox_output_mapping_1_n18), .Z(SR_OUT1[92]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U5 ( .A(SB_11_sbox_InvUnmappedxD[15]), 
        .B(SB_11_sbox_InvUnmappedxD[14]), .Z(SB_11_sbox_output_mapping_1_n15)
         );
  XOR2_X1 SB_11_sbox_output_mapping_1_U4 ( .A(SB_11_sbox_InvUnmappedxD[13]), 
        .B(SB_11_sbox_output_mapping_1_n15), .Z(
        SB_11_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U3 ( .A(SB_11_sbox_InvUnmappedxD[12]), 
        .B(SB_11_sbox_InvUnmappedxD[11]), .Z(SB_11_sbox_output_mapping_1_n16)
         );
  XOR2_X1 SB_11_sbox_output_mapping_1_U2 ( .A(SB_11_sbox_output_mapping_1_n17), 
        .B(SB_11_sbox_output_mapping_1_n16), .Z(SR_OUT1[91]) );
  XOR2_X1 SB_11_sbox_output_mapping_1_U1 ( .A(SB_11_sbox_InvUnmappedxD[14]), 
        .B(SB_11_sbox_InvUnmappedxD[13]), .Z(SB_11_sbox_output_mapping_1_n12)
         );
  XOR2_X1 SB_11_sbox_input_mapping_0_U20 ( .A(SB_11_sbox_mappedxD[2]), .B(
        KA_OUT0[95]), .Z(SB_11_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U19 ( .A(KA_OUT0[91]), .B(KA_OUT0[89]), 
        .Z(SB_11_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U18 ( .A(KA_OUT0[92]), .B(
        SB_11_sbox_input_mapping_0_n17), .Z(SB_11_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U17 ( .A(SB_11_sbox_input_mapping_0_n19), 
        .B(SB_11_sbox_input_mapping_0_n18), .Z(SB_11_sbox_mappedxD[3]) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U16 ( .A(SB_11_sbox_mappedxD[2]), .B(
        KA_OUT0[94]), .Z(SB_11_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U15 ( .A(KA_OUT0[90]), .B(KA_OUT0[89]), 
        .Z(SB_11_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U14 ( .A(KA_OUT0[91]), .B(
        SB_11_sbox_input_mapping_0_n14), .Z(SB_11_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U13 ( .A(SB_11_sbox_input_mapping_0_n16), 
        .B(SB_11_sbox_input_mapping_0_n15), .Z(SB_11_sbox_mappedxD[0]) );
  XNOR2_X1 SB_11_sbox_input_mapping_0_U12 ( .A(KA_OUT0[90]), .B(
        SB_11_sbox_mappedxD[2]), .ZN(SB_11_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_11_sbox_input_mapping_0_U11 ( .A(SB_11_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[89]), .ZN(SB_11_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U10 ( .A(SB_11_sbox_input_mapping_0_n26), 
        .B(SB_11_sbox_input_mapping_0_n25), .Z(SB_11_sbox_mappedxD[7]) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U9 ( .A(SB_11_sbox_mappedxD[2]), .B(
        KA_OUT0[92]), .Z(SB_11_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U8 ( .A(SB_11_sbox_input_mapping_0_n23), 
        .B(SB_11_sbox_input_mapping_0_n22), .Z(SB_11_sbox_mappedxD[6]) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U7 ( .A(SB_11_sbox_mappedxD[2]), .B(
        KA_OUT0[89]), .Z(SB_11_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U6 ( .A(SB_11_sbox_input_mapping_0_n23), 
        .B(SB_11_sbox_input_mapping_0_n21), .Z(SB_11_sbox_mappedxD[5]) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U5 ( .A(SB_11_sbox_mappedxD[2]), .B(
        SB_11_sbox_input_mapping_0_n24), .Z(SB_11_sbox_mappedxD[4]) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U4 ( .A(SB_11_sbox_mappedxD[2]), .B(
        SB_11_sbox_input_mapping_0_n23), .Z(SB_11_sbox_mappedxD[1]) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U3 ( .A(KA_OUT0[95]), .B(KA_OUT0[94]), 
        .Z(SB_11_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U2 ( .A(KA_OUT0[93]), .B(
        SB_11_sbox_input_mapping_0_n20), .Z(SB_11_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_11_sbox_input_mapping_0_U1 ( .A(KA_OUT0[93]), .B(KA_OUT0[94]), 
        .Z(SB_11_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_11_sbox_square_scaler_gf24_0_U3 ( .A(SB_11_sbox_Y0xorY1xD[2]), 
        .B(SB_11_sbox_Y0xorY1xD[0]), .Z(SB_11_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_11_sbox_square_scaler_gf24_0_U2 ( .A(SB_11_sbox_Y0xorY12xD[0]), 
        .B(SB_11_sbox_Y0xorY1xD[1]), .Z(SB_11_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_11_sbox_square_scaler_gf24_0_U1 ( .A(SB_11_sbox_Y0xorY12xD[0]), 
        .B(SB_11_sbox_Y0xorY1xD[0]), .Z(SB_11_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U17 ( .A(SB_11_sbox_InvUnmappedxD[3]), 
        .B(SB_11_sbox_output_mapping_0_n12), .Z(
        SB_11_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U16 ( .A(SB_11_sbox_InvUnmappedxD[2]), 
        .B(SB_11_sbox_InvUnmappedxD[0]), .Z(SB_11_sbox_output_mapping_0_n13)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U15 ( .A(SB_11_sbox_output_mapping_0_n14), .B(SB_11_sbox_output_mapping_0_n13), .Z(SR_OUT0[90]) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U14 ( .A(SB_11_sbox_InvUnmappedxD[5]), 
        .B(SB_11_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[95]) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U13 ( .A(SB_11_sbox_InvUnmappedxD[6]), 
        .B(SB_11_sbox_InvUnmappedxD[0]), .Z(SB_11_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U12 ( .A(SB_11_sbox_InvUnmappedxD[7]), 
        .B(SB_11_sbox_InvUnmappedxD[3]), .Z(SB_11_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U11 ( .A(SB_11_sbox_InvUnmappedxD[7]), 
        .B(SB_11_sbox_InvUnmappedxD[5]), .Z(SB_11_sbox_output_mapping_0_n18)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U10 ( .A(SB_11_sbox_InvUnmappedxD[3]), 
        .B(SB_11_sbox_output_mapping_0_n18), .Z(SR_OUT0[92]) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U9 ( .A(SB_11_sbox_InvUnmappedxD[6]), 
        .B(SB_11_sbox_InvUnmappedxD[4]), .Z(SB_11_sbox_output_mapping_0_n10)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U8 ( .A(SB_11_sbox_InvUnmappedxD[1]), 
        .B(SB_11_sbox_output_mapping_0_n10), .Z(SB_11_sbox_InvMappedxD_0__0_)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U7 ( .A(SB_11_sbox_InvUnmappedxD[5]), 
        .B(SB_11_sbox_InvUnmappedxD[4]), .Z(SB_11_sbox_output_mapping_0_n11)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U6 ( .A(SB_11_sbox_InvUnmappedxD[1]), 
        .B(SB_11_sbox_output_mapping_0_n11), .Z(SB_11_sbox_InvMappedxD_0__1_)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U5 ( .A(SB_11_sbox_InvUnmappedxD[7]), 
        .B(SB_11_sbox_InvUnmappedxD[6]), .Z(SB_11_sbox_output_mapping_0_n15)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U4 ( .A(SB_11_sbox_InvUnmappedxD[5]), 
        .B(SB_11_sbox_output_mapping_0_n15), .Z(
        SB_11_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U3 ( .A(SB_11_sbox_InvUnmappedxD[4]), 
        .B(SB_11_sbox_InvUnmappedxD[3]), .Z(SB_11_sbox_output_mapping_0_n16)
         );
  XOR2_X1 SB_11_sbox_output_mapping_0_U2 ( .A(SB_11_sbox_output_mapping_0_n17), 
        .B(SB_11_sbox_output_mapping_0_n16), .Z(SR_OUT0[91]) );
  XOR2_X1 SB_11_sbox_output_mapping_0_U1 ( .A(SB_11_sbox_InvUnmappedxD[6]), 
        .B(SB_11_sbox_InvUnmappedxD[5]), .Z(SB_11_sbox_output_mapping_0_n12)
         );
  XOR2_X1 SB_11_sbox_mul_y0y1_U18 ( .A(SB_11_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[11]), .Z(SB_11_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U17 ( .A(SB_11_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[10]), .Z(SB_11_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U16 ( .A(SB_11_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[9]), .Z(SB_11_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U15 ( .A(SB_11_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[8]), .Z(SB_11_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U14 ( .A(SB_11_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[3]), .Z(SB_11_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U13 ( .A(SB_11_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[2]), .Z(SB_11_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U12 ( .A(SB_11_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[1]), .Z(SB_11_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U11 ( .A(SB_11_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_11_sbox_mul_y0y1_FFxDP[0]), .Z(SB_11_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U10 ( .A(RAND[215]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_11_sbox_mul_y0y1_FFxDN[11]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U9 ( .A(RAND[213]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_11_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_11_sbox_mul_y0y1_U8 ( .A(RAND[215]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_11_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_11_sbox_mul_y0y1_U7 ( .A(RAND[213]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_11_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_11_sbox_mul_y0y1_U6 ( .A(RAND[214]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_11_sbox_mul_y0y1_FFxDN[10]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_U5 ( .A(RAND[212]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_11_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_11_sbox_mul_y0y1_U4 ( .A(RAND[214]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_11_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_11_sbox_mul_y0y1_U3 ( .A(RAND[212]), .B(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_11_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[0]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[1]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[2]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[3]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[4]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[5]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[6]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[7]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[8]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_11_sbox_mul_y0y1_FFxDN[9]), .CK(CLK), .Q(SB_11_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(
        SB_11_sbox_mul_y0y1_FFxDN[10]), .CK(CLK), .Q(
        SB_11_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(
        SB_11_sbox_mul_y0y1_FFxDN[11]), .CK(CLK), .Q(
        SB_11_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(
        SB_11_sbox_mul_y0y1_FFxDN[12]), .CK(CLK), .Q(
        SB_11_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(
        SB_11_sbox_mul_y0y1_FFxDN[13]), .CK(CLK), .Q(
        SB_11_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(
        SB_11_sbox_mul_y0y1_FFxDN[14]), .CK(CLK), .Q(
        SB_11_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_11_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(
        SB_11_sbox_mul_y0y1_FFxDN[15]), .CK(CLK), .Q(
        SB_11_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_11_sbox_Y0xD[5]), .B(
        SB_11_sbox_Y0xD[4]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_11_sbox_Y1xD[5]), .B(
        SB_11_sbox_Y1xD[4]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_11_sbox_Y0xD[7]), .B(
        SB_11_sbox_Y0xD[6]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_11_sbox_Y1xD[7]), .B(
        SB_11_sbox_Y1xD[6]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_11_sbox_Y1xD[7]), .A2(
        SB_11_sbox_Y0xD[7]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(
        SB_11_sbox_mul_y0y1_FFxDN[15]) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_11_sbox_Y1xD[5]), .A2(
        SB_11_sbox_Y0xD[5]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(
        SB_11_sbox_mul_y0y1_FFxDN[13]) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_11_sbox_Y1xD[4]), .B(
        SB_11_sbox_Y1xD[6]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_11_sbox_Y0xD[4]), .B(
        SB_11_sbox_Y0xD[6]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_11_sbox_Y1xD[5]), .B(
        SB_11_sbox_Y1xD[7]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_11_sbox_Y1xD[6]), .A2(
        SB_11_sbox_Y0xD[6]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_11_sbox_mul_y0y1_FFxDN[14]) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_11_sbox_Y1xD[4]), .A2(
        SB_11_sbox_Y0xD[4]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_11_sbox_mul_y0y1_FFxDN[12]) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_11_sbox_Y0xD[5]), .B(
        SB_11_sbox_Y0xD[7]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_11_sbox_Y0xD[1]), .B(
        SB_11_sbox_Y0xD[0]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_11_sbox_Y1xD[5]), .B(
        SB_11_sbox_Y1xD[4]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_11_sbox_Y0xD[3]), .B(
        SB_11_sbox_Y0xD[2]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_11_sbox_Y1xD[7]), .B(
        SB_11_sbox_Y1xD[6]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_11_sbox_Y1xD[7]), .A2(
        SB_11_sbox_Y0xD[3]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_11_sbox_Y1xD[5]), .A2(
        SB_11_sbox_Y0xD[1]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_11_sbox_Y1xD[4]), .B(
        SB_11_sbox_Y1xD[6]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_11_sbox_Y0xD[0]), .B(
        SB_11_sbox_Y0xD[2]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_11_sbox_Y1xD[5]), .B(
        SB_11_sbox_Y1xD[7]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_11_sbox_Y1xD[6]), .A2(
        SB_11_sbox_Y0xD[2]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_11_sbox_Y1xD[4]), .A2(
        SB_11_sbox_Y0xD[0]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_11_sbox_Y0xD[1]), .B(
        SB_11_sbox_Y0xD[3]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_11_sbox_Y0xD[5]), .B(
        SB_11_sbox_Y0xD[4]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_11_sbox_Y1xD[1]), .B(
        SB_11_sbox_Y1xD[0]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_11_sbox_Y0xD[7]), .B(
        SB_11_sbox_Y0xD[6]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_11_sbox_Y1xD[3]), .B(
        SB_11_sbox_Y1xD[2]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_11_sbox_Y1xD[3]), .A2(
        SB_11_sbox_Y0xD[7]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_11_sbox_Y1xD[1]), .A2(
        SB_11_sbox_Y0xD[5]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_11_sbox_Y1xD[0]), .B(
        SB_11_sbox_Y1xD[2]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_11_sbox_Y0xD[4]), .B(
        SB_11_sbox_Y0xD[6]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_11_sbox_Y1xD[1]), .B(
        SB_11_sbox_Y1xD[3]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_11_sbox_Y1xD[2]), .A2(
        SB_11_sbox_Y0xD[6]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_11_sbox_Y1xD[0]), .A2(
        SB_11_sbox_Y0xD[4]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_11_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_11_sbox_Y0xD[5]), .B(
        SB_11_sbox_Y0xD[7]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_11_sbox_Y0xD[1]), .B(
        SB_11_sbox_Y0xD[0]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_11_sbox_Y1xD[1]), .B(
        SB_11_sbox_Y1xD[0]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_11_sbox_Y0xD[3]), .B(
        SB_11_sbox_Y0xD[2]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_11_sbox_Y1xD[3]), .B(
        SB_11_sbox_Y1xD[2]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_11_sbox_Y1xD[3]), .A2(
        SB_11_sbox_Y0xD[3]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_11_sbox_mul_y0y1_FFxDN[3]) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_11_sbox_Y1xD[1]), .A2(
        SB_11_sbox_Y0xD[1]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_11_sbox_mul_y0y1_FFxDN[1]) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_11_sbox_Y1xD[0]), .B(
        SB_11_sbox_Y1xD[2]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_11_sbox_Y0xD[0]), .B(
        SB_11_sbox_Y0xD[2]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_11_sbox_Y1xD[1]), .B(
        SB_11_sbox_Y1xD[3]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_11_sbox_Y1xD[2]), .A2(
        SB_11_sbox_Y0xD[2]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_11_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_11_sbox_Y1xD[0]), .A2(
        SB_11_sbox_Y0xD[0]), .ZN(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_11_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_11_sbox_Y0xD[1]), .B(
        SB_11_sbox_Y0xD[3]), .Z(SB_11_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_11_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_11_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_11_sbox_inverter_gf24_U12 ( .A(SB_11_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_11_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_11_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_U11 ( .A(SB_11_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_11_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_11_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_U10 ( .A(SB_11_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_11_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_11_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_U9 ( .A(SB_11_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_11_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_11_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_11_sbox_inverter_gf24_U8 ( .A(SB_11_sbox_InverterInxDP[6]), .B(
        SB_11_sbox_InverterInxDP[4]), .ZN(SB_11_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_11_sbox_inverter_gf24_U7 ( .A(SB_11_sbox_inverter_gf24_d_1__0_), 
        .B(SB_11_sbox_inverter_gf24_n4), .ZN(
        SB_11_sbox_inverter_gf24_CxD_1__0_) );
  XNOR2_X1 SB_11_sbox_inverter_gf24_U6 ( .A(SB_11_sbox_InverterInxDP[2]), .B(
        SB_11_sbox_InverterInxDP[0]), .ZN(SB_11_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_11_sbox_inverter_gf24_U5 ( .A(SB_11_sbox_inverter_gf24_d_0__0_), 
        .B(SB_11_sbox_inverter_gf24_n3), .ZN(
        SB_11_sbox_inverter_gf24_CxD_0__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_U4 ( .A(SB_11_sbox_InverterInxDP[7]), .B(
        SB_11_sbox_InverterInxDP[5]), .Z(SB_11_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_U3 ( .A(SB_11_sbox_InverterInxDP[3]), .B(
        SB_11_sbox_InverterInxDP[1]), .Z(SB_11_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_11_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_11_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_11_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_11_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_11_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_11_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_11_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_11_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_11_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_11_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_11_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_11_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_11_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_11_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_11_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_11_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_11_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_11_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_11_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_11_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_11_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_11_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_11_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_11_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_11_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_11_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_11_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_11_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[203]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[202]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[203]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[202]), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_11_sbox_InverterInxDP[7]), .A2(SB_11_sbox_InverterInxDP[5]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_11_sbox_InverterInxDP[6]), .A2(SB_11_sbox_InverterInxDP[4]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_11_sbox_InverterInxDP[5]), .B(SB_11_sbox_InverterInxDP[4]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_11_sbox_InverterInxDP[7]), .B(SB_11_sbox_InverterInxDP[6]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_11_sbox_InverterInxDP[7]), .A2(SB_11_sbox_InverterInxDP[1]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_11_sbox_InverterInxDP[6]), .A2(SB_11_sbox_InverterInxDP[0]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_11_sbox_InverterInxDP[1]), .B(SB_11_sbox_InverterInxDP[0]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_11_sbox_InverterInxDP[7]), .B(SB_11_sbox_InverterInxDP[6]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_11_sbox_InverterInxDP[3]), .A2(SB_11_sbox_InverterInxDP[5]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_11_sbox_InverterInxDP[2]), .A2(SB_11_sbox_InverterInxDP[4]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_11_sbox_InverterInxDP[5]), .B(SB_11_sbox_InverterInxDP[4]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_11_sbox_InverterInxDP[3]), .B(SB_11_sbox_InverterInxDP[2]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_11_sbox_InverterInxDP[3]), .A2(SB_11_sbox_InverterInxDP[1]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_11_sbox_InverterInxDP[2]), .A2(SB_11_sbox_InverterInxDP[0]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_11_sbox_InverterInxDP[1]), .B(SB_11_sbox_InverterInxDP[0]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_11_sbox_InverterInxDP[3]), .B(SB_11_sbox_InverterInxDP[2]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[201]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[200]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[201]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[200]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_11_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_11_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_11_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_11_sbox_InverterOutxD[5]) );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[3]), .B(SB_11_sbox_inverter_gf24_ExDP[2]), .Z(SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[1]), .B(SB_11_sbox_inverter_gf24_ExDP[0]), .Z(SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[3]), .B(SB_11_sbox_inverter_gf24_ExDP[2]), .Z(SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[1]), .B(SB_11_sbox_inverter_gf24_ExDP[0]), .Z(SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_11_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_11_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[199]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[198]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[199]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[198]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_11_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_11_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_11_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_11_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_11_sbox_InverterOutxD[7]) );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_11_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[3]), .B(SB_11_sbox_inverter_gf24_ExDP[2]), .Z(SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[1]), .B(SB_11_sbox_inverter_gf24_ExDP[0]), .Z(SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[3]), .B(SB_11_sbox_inverter_gf24_ExDP[2]), .Z(SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_11_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_11_sbox_inverter_gf24_ExDP[1]), .B(SB_11_sbox_inverter_gf24_ExDP[0]), .Z(SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_11_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_11_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_11_sbox_mult_msb_U18 ( .A(SB_11_sbox_mult_msb_FFxDP[12]), .B(
        SB_11_sbox_mult_msb_FFxDP[8]), .Z(SB_11_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_11_sbox_mult_msb_U17 ( .A(SB_11_sbox_mult_msb_FFxDP[4]), .B(
        SB_11_sbox_mult_msb_FFxDP[0]), .Z(SB_11_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_11_sbox_mult_msb_U16 ( .A(SB_11_sbox_mult_msb_FFxDP[7]), .B(
        SB_11_sbox_mult_msb_FFxDP[3]), .Z(SB_11_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_11_sbox_mult_msb_U15 ( .A(SB_11_sbox_mult_msb_FFxDP[15]), .B(
        SB_11_sbox_mult_msb_FFxDP[11]), .Z(SB_11_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_11_sbox_mult_msb_U14 ( .A(SB_11_sbox_mult_msb_FFxDP[6]), .B(
        SB_11_sbox_mult_msb_FFxDP[2]), .Z(SB_11_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_11_sbox_mult_msb_U13 ( .A(SB_11_sbox_mult_msb_FFxDP[14]), .B(
        SB_11_sbox_mult_msb_FFxDP[10]), .Z(SB_11_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_11_sbox_mult_msb_U12 ( .A(RAND[211]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_11_sbox_mult_msb_FFxDN[11]) );
  XOR2_X1 SB_11_sbox_mult_msb_U11 ( .A(RAND[209]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_11_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_11_sbox_mult_msb_U10 ( .A(RAND[211]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_11_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_11_sbox_mult_msb_U9 ( .A(RAND[209]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_11_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_11_sbox_mult_msb_U8 ( .A(RAND[210]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_11_sbox_mult_msb_FFxDN[10]) );
  XOR2_X1 SB_11_sbox_mult_msb_U7 ( .A(RAND[208]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_11_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_11_sbox_mult_msb_U6 ( .A(RAND[210]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_11_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_11_sbox_mult_msb_U5 ( .A(RAND[208]), .B(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_11_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_11_sbox_mult_msb_U4 ( .A(SB_11_sbox_mult_msb_FFxDP[5]), .B(
        SB_11_sbox_mult_msb_FFxDP[1]), .Z(SB_11_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_11_sbox_mult_msb_U3 ( .A(SB_11_sbox_mult_msb_FFxDP[13]), .B(
        SB_11_sbox_mult_msb_FFxDP[9]), .Z(SB_11_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_11_sbox_mult_msb_FFxDN[0]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_11_sbox_mult_msb_FFxDN[1]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_11_sbox_mult_msb_FFxDN[2]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_11_sbox_mult_msb_FFxDN[3]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_11_sbox_mult_msb_FFxDN[4]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_11_sbox_mult_msb_FFxDN[5]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_11_sbox_mult_msb_FFxDN[6]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_11_sbox_mult_msb_FFxDN[7]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_11_sbox_mult_msb_FFxDN[8]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_11_sbox_mult_msb_FFxDN[9]), .CK(CLK), .Q(SB_11_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(
        SB_11_sbox_mult_msb_FFxDN[10]), .CK(CLK), .Q(
        SB_11_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(
        SB_11_sbox_mult_msb_FFxDN[11]), .CK(CLK), .Q(
        SB_11_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(
        SB_11_sbox_mult_msb_FFxDN[12]), .CK(CLK), .Q(
        SB_11_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(
        SB_11_sbox_mult_msb_FFxDN[13]), .CK(CLK), .Q(
        SB_11_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(
        SB_11_sbox_mult_msb_FFxDN[14]), .CK(CLK), .Q(
        SB_11_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_11_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(
        SB_11_sbox_mult_msb_FFxDN[15]), .CK(CLK), .Q(
        SB_11_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_11_sbox_InverterOutxD[5]), .B(SB_11_sbox_InverterOutxD[4]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_11_sbox_Y0_4xDP[5]), .B(
        SB_11_sbox_Y0_4xDP[4]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_11_sbox_InverterOutxD[7]), .B(SB_11_sbox_InverterOutxD[6]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_11_sbox_Y0_4xDP[7]), .B(
        SB_11_sbox_Y0_4xDP[6]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_11_sbox_Y0_4xDP[4]), 
        .B(SB_11_sbox_Y0_4xDP[6]), .ZN(SB_11_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_11_sbox_Y0_4xDP[5]), .B(
        SB_11_sbox_Y0_4xDP[7]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(
        SB_11_sbox_InverterOutxD[7]), .A2(SB_11_sbox_Y0_4xDP[7]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(
        SB_11_sbox_mult_msb_FFxDN[15]) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(
        SB_11_sbox_InverterOutxD[5]), .A2(SB_11_sbox_Y0_4xDP[5]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(
        SB_11_sbox_mult_msb_FFxDN[13]) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(
        SB_11_sbox_InverterOutxD[6]), .A2(SB_11_sbox_Y0_4xDP[6]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_11_sbox_mult_msb_FFxDN[14]) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(
        SB_11_sbox_InverterOutxD[4]), .A2(SB_11_sbox_Y0_4xDP[4]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_11_sbox_mult_msb_FFxDN[12]) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(
        SB_11_sbox_InverterOutxD[4]), .B(SB_11_sbox_InverterOutxD[6]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_11_sbox_InverterOutxD[5]), 
        .B(SB_11_sbox_InverterOutxD[7]), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_11_sbox_InverterOutxD[5]), .B(SB_11_sbox_InverterOutxD[4]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_11_sbox_Y0_4xDP[1]), .B(
        SB_11_sbox_Y0_4xDP[0]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_11_sbox_InverterOutxD[7]), .B(SB_11_sbox_InverterOutxD[6]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_11_sbox_Y0_4xDP[3]), .B(
        SB_11_sbox_Y0_4xDP[2]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_11_sbox_Y0_4xDP[0]), 
        .B(SB_11_sbox_Y0_4xDP[2]), .ZN(SB_11_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_11_sbox_Y0_4xDP[1]), .B(
        SB_11_sbox_Y0_4xDP[3]), .Z(SB_11_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(
        SB_11_sbox_InverterOutxD[7]), .A2(SB_11_sbox_Y0_4xDP[3]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(
        SB_11_sbox_InverterOutxD[5]), .A2(SB_11_sbox_Y0_4xDP[1]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(
        SB_11_sbox_InverterOutxD[6]), .A2(SB_11_sbox_Y0_4xDP[2]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(
        SB_11_sbox_InverterOutxD[4]), .A2(SB_11_sbox_Y0_4xDP[0]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_11_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(
        SB_11_sbox_InverterOutxD[4]), .B(SB_11_sbox_InverterOutxD[6]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_11_sbox_InverterOutxD[5]), 
        .B(SB_11_sbox_InverterOutxD[7]), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_11_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_11_sbox_InverterOutxD[1]), .B(SB_11_sbox_InverterOutxD[0]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_11_sbox_Y0_4xDP[5]), .B(
        SB_11_sbox_Y0_4xDP[4]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_11_sbox_InverterOutxD[3]), .B(SB_11_sbox_InverterOutxD[2]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_11_sbox_Y0_4xDP[7]), .B(
        SB_11_sbox_Y0_4xDP[6]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_11_sbox_Y0_4xDP[4]), 
        .B(SB_11_sbox_Y0_4xDP[6]), .ZN(SB_11_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_11_sbox_Y0_4xDP[5]), .B(
        SB_11_sbox_Y0_4xDP[7]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(
        SB_11_sbox_InverterOutxD[3]), .A2(SB_11_sbox_Y0_4xDP[7]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(
        SB_11_sbox_InverterOutxD[1]), .A2(SB_11_sbox_Y0_4xDP[5]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(
        SB_11_sbox_InverterOutxD[2]), .A2(SB_11_sbox_Y0_4xDP[6]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(
        SB_11_sbox_InverterOutxD[0]), .A2(SB_11_sbox_Y0_4xDP[4]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_11_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(
        SB_11_sbox_InverterOutxD[0]), .B(SB_11_sbox_InverterOutxD[2]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_11_sbox_InverterOutxD[1]), 
        .B(SB_11_sbox_InverterOutxD[3]), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_11_sbox_InverterOutxD[1]), .B(SB_11_sbox_InverterOutxD[0]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_11_sbox_Y0_4xDP[1]), .B(
        SB_11_sbox_Y0_4xDP[0]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_11_sbox_InverterOutxD[3]), .B(SB_11_sbox_InverterOutxD[2]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_11_sbox_Y0_4xDP[3]), .B(
        SB_11_sbox_Y0_4xDP[2]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_11_sbox_Y0_4xDP[0]), 
        .B(SB_11_sbox_Y0_4xDP[2]), .ZN(SB_11_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_11_sbox_Y0_4xDP[1]), .B(
        SB_11_sbox_Y0_4xDP[3]), .Z(SB_11_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(
        SB_11_sbox_InverterOutxD[3]), .A2(SB_11_sbox_Y0_4xDP[3]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_11_sbox_mult_msb_FFxDN[3]) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(
        SB_11_sbox_InverterOutxD[1]), .A2(SB_11_sbox_Y0_4xDP[1]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_11_sbox_mult_msb_FFxDN[1]) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(
        SB_11_sbox_InverterOutxD[2]), .A2(SB_11_sbox_Y0_4xDP[2]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_11_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(
        SB_11_sbox_InverterOutxD[0]), .A2(SB_11_sbox_Y0_4xDP[0]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_11_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(
        SB_11_sbox_InverterOutxD[0]), .B(SB_11_sbox_InverterOutxD[2]), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_11_sbox_InverterOutxD[1]), 
        .B(SB_11_sbox_InverterOutxD[3]), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_11_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_11_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_11_sbox_mult_lsb_U18 ( .A(SB_11_sbox_mult_lsb_FFxDP[13]), .B(
        SB_11_sbox_mult_lsb_FFxDP[9]), .Z(SB_11_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U17 ( .A(SB_11_sbox_mult_lsb_FFxDP[5]), .B(
        SB_11_sbox_mult_lsb_FFxDP[1]), .Z(SB_11_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U16 ( .A(SB_11_sbox_mult_lsb_FFxDP[4]), .B(
        SB_11_sbox_mult_lsb_FFxDP[0]), .Z(SB_11_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U15 ( .A(SB_11_sbox_mult_lsb_FFxDP[12]), .B(
        SB_11_sbox_mult_lsb_FFxDP[8]), .Z(SB_11_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U14 ( .A(SB_11_sbox_mult_lsb_FFxDP[6]), .B(
        SB_11_sbox_mult_lsb_FFxDP[2]), .Z(SB_11_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U13 ( .A(SB_11_sbox_mult_lsb_FFxDP[14]), .B(
        SB_11_sbox_mult_lsb_FFxDP[10]), .Z(SB_11_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U12 ( .A(RAND[207]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_11_sbox_mult_lsb_FFxDN[11]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U11 ( .A(RAND[205]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_11_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_11_sbox_mult_lsb_U10 ( .A(RAND[207]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_11_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_11_sbox_mult_lsb_U9 ( .A(RAND[205]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_11_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_11_sbox_mult_lsb_U8 ( .A(RAND[206]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_11_sbox_mult_lsb_FFxDN[10]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U7 ( .A(RAND[204]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_11_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_11_sbox_mult_lsb_U6 ( .A(RAND[206]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_11_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_11_sbox_mult_lsb_U5 ( .A(RAND[204]), .B(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_11_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_11_sbox_mult_lsb_U4 ( .A(SB_11_sbox_mult_lsb_FFxDP[7]), .B(
        SB_11_sbox_mult_lsb_FFxDP[3]), .Z(SB_11_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_11_sbox_mult_lsb_U3 ( .A(SB_11_sbox_mult_lsb_FFxDP[15]), .B(
        SB_11_sbox_mult_lsb_FFxDP[11]), .Z(SB_11_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_11_sbox_mult_lsb_FFxDN[0]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_11_sbox_mult_lsb_FFxDN[1]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_11_sbox_mult_lsb_FFxDN[2]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_11_sbox_mult_lsb_FFxDN[3]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_11_sbox_mult_lsb_FFxDN[4]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_11_sbox_mult_lsb_FFxDN[5]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_11_sbox_mult_lsb_FFxDN[6]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_11_sbox_mult_lsb_FFxDN[7]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_11_sbox_mult_lsb_FFxDN[8]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_11_sbox_mult_lsb_FFxDN[9]), .CK(CLK), .Q(SB_11_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(
        SB_11_sbox_mult_lsb_FFxDN[10]), .CK(CLK), .Q(
        SB_11_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(
        SB_11_sbox_mult_lsb_FFxDN[11]), .CK(CLK), .Q(
        SB_11_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(
        SB_11_sbox_mult_lsb_FFxDN[12]), .CK(CLK), .Q(
        SB_11_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(
        SB_11_sbox_mult_lsb_FFxDN[13]), .CK(CLK), .Q(
        SB_11_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(
        SB_11_sbox_mult_lsb_FFxDN[14]), .CK(CLK), .Q(
        SB_11_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_11_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(
        SB_11_sbox_mult_lsb_FFxDN[15]), .CK(CLK), .Q(
        SB_11_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_11_sbox_InverterOutxD[5]), .B(SB_11_sbox_InverterOutxD[4]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_11_sbox_Y1_4xDP[5]), .B(
        SB_11_sbox_Y1_4xDP[4]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_11_sbox_InverterOutxD[7]), .B(SB_11_sbox_InverterOutxD[6]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_11_sbox_Y1_4xDP[7]), .B(
        SB_11_sbox_Y1_4xDP[6]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_11_sbox_Y1_4xDP[4]), 
        .B(SB_11_sbox_Y1_4xDP[6]), .ZN(SB_11_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_11_sbox_Y1_4xDP[5]), .B(
        SB_11_sbox_Y1_4xDP[7]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(
        SB_11_sbox_InverterOutxD[7]), .A2(SB_11_sbox_Y1_4xDP[7]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(
        SB_11_sbox_mult_lsb_FFxDN[15]) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(
        SB_11_sbox_InverterOutxD[5]), .A2(SB_11_sbox_Y1_4xDP[5]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(
        SB_11_sbox_mult_lsb_FFxDN[13]) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(
        SB_11_sbox_InverterOutxD[6]), .A2(SB_11_sbox_Y1_4xDP[6]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_11_sbox_mult_lsb_FFxDN[14]) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(
        SB_11_sbox_InverterOutxD[4]), .A2(SB_11_sbox_Y1_4xDP[4]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_11_sbox_mult_lsb_FFxDN[12]) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(
        SB_11_sbox_InverterOutxD[4]), .B(SB_11_sbox_InverterOutxD[6]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_11_sbox_InverterOutxD[5]), 
        .B(SB_11_sbox_InverterOutxD[7]), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_11_sbox_InverterOutxD[5]), .B(SB_11_sbox_InverterOutxD[4]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_11_sbox_Y1_4xDP[1]), .B(
        SB_11_sbox_Y1_4xDP[0]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_11_sbox_InverterOutxD[7]), .B(SB_11_sbox_InverterOutxD[6]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_11_sbox_Y1_4xDP[3]), .B(
        SB_11_sbox_Y1_4xDP[2]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_11_sbox_Y1_4xDP[0]), 
        .B(SB_11_sbox_Y1_4xDP[2]), .ZN(SB_11_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_11_sbox_Y1_4xDP[1]), .B(
        SB_11_sbox_Y1_4xDP[3]), .Z(SB_11_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(
        SB_11_sbox_InverterOutxD[7]), .A2(SB_11_sbox_Y1_4xDP[3]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(
        SB_11_sbox_InverterOutxD[5]), .A2(SB_11_sbox_Y1_4xDP[1]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(
        SB_11_sbox_InverterOutxD[6]), .A2(SB_11_sbox_Y1_4xDP[2]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(
        SB_11_sbox_InverterOutxD[4]), .A2(SB_11_sbox_Y1_4xDP[0]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(
        SB_11_sbox_InverterOutxD[4]), .B(SB_11_sbox_InverterOutxD[6]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_11_sbox_InverterOutxD[5]), 
        .B(SB_11_sbox_InverterOutxD[7]), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_11_sbox_InverterOutxD[1]), .B(SB_11_sbox_InverterOutxD[0]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_11_sbox_Y1_4xDP[5]), .B(
        SB_11_sbox_Y1_4xDP[4]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_11_sbox_InverterOutxD[3]), .B(SB_11_sbox_InverterOutxD[2]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_11_sbox_Y1_4xDP[7]), .B(
        SB_11_sbox_Y1_4xDP[6]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_11_sbox_Y1_4xDP[4]), 
        .B(SB_11_sbox_Y1_4xDP[6]), .ZN(SB_11_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_11_sbox_Y1_4xDP[5]), .B(
        SB_11_sbox_Y1_4xDP[7]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(
        SB_11_sbox_InverterOutxD[3]), .A2(SB_11_sbox_Y1_4xDP[7]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(
        SB_11_sbox_InverterOutxD[1]), .A2(SB_11_sbox_Y1_4xDP[5]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(
        SB_11_sbox_InverterOutxD[2]), .A2(SB_11_sbox_Y1_4xDP[6]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(
        SB_11_sbox_InverterOutxD[0]), .A2(SB_11_sbox_Y1_4xDP[4]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_11_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(
        SB_11_sbox_InverterOutxD[0]), .B(SB_11_sbox_InverterOutxD[2]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_11_sbox_InverterOutxD[1]), 
        .B(SB_11_sbox_InverterOutxD[3]), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_11_sbox_InverterOutxD[1]), .B(SB_11_sbox_InverterOutxD[0]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_11_sbox_Y1_4xDP[1]), .B(
        SB_11_sbox_Y1_4xDP[0]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_11_sbox_InverterOutxD[3]), .B(SB_11_sbox_InverterOutxD[2]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_11_sbox_Y1_4xDP[3]), .B(
        SB_11_sbox_Y1_4xDP[2]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_11_sbox_Y1_4xDP[0]), 
        .B(SB_11_sbox_Y1_4xDP[2]), .ZN(SB_11_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_11_sbox_Y1_4xDP[1]), .B(
        SB_11_sbox_Y1_4xDP[3]), .Z(SB_11_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(
        SB_11_sbox_InverterOutxD[3]), .A2(SB_11_sbox_Y1_4xDP[3]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_11_sbox_mult_lsb_FFxDN[3]) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(
        SB_11_sbox_InverterOutxD[1]), .A2(SB_11_sbox_Y1_4xDP[1]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_11_sbox_mult_lsb_FFxDN[1]) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(
        SB_11_sbox_InverterOutxD[2]), .A2(SB_11_sbox_Y1_4xDP[2]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_11_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(
        SB_11_sbox_InverterOutxD[0]), .A2(SB_11_sbox_Y1_4xDP[0]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_11_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(
        SB_11_sbox_InverterOutxD[0]), .B(SB_11_sbox_InverterOutxD[2]), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_11_sbox_InverterOutxD[1]), 
        .B(SB_11_sbox_InverterOutxD[3]), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_11_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_11_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_12_sbox_U22 ( .A(SB_12_sbox_Y0xorY12xDP[7]), .B(
        SB_12_sbox_Y0mulY1xD[7]), .Z(SB_12_sbox_InverterInxD[7]) );
  XOR2_X1 SB_12_sbox_U21 ( .A(SB_12_sbox_Y0xorY12xDP[6]), .B(
        SB_12_sbox_Y0mulY1xD[6]), .Z(SB_12_sbox_InverterInxD[6]) );
  XOR2_X1 SB_12_sbox_U20 ( .A(SB_12_sbox_Y0xorY12xDP[5]), .B(
        SB_12_sbox_Y0mulY1xD[5]), .Z(SB_12_sbox_InverterInxD[5]) );
  XOR2_X1 SB_12_sbox_U19 ( .A(SB_12_sbox_Y0xorY12xDP[4]), .B(
        SB_12_sbox_Y0mulY1xD[4]), .Z(SB_12_sbox_InverterInxD[4]) );
  XOR2_X1 SB_12_sbox_U18 ( .A(SB_12_sbox_Y0xorY12xDP[3]), .B(
        SB_12_sbox_Y0mulY1xD[3]), .Z(SB_12_sbox_InverterInxD[3]) );
  XOR2_X1 SB_12_sbox_U17 ( .A(SB_12_sbox_Y0xorY12xDP[2]), .B(
        SB_12_sbox_Y0mulY1xD[2]), .Z(SB_12_sbox_InverterInxD[2]) );
  XOR2_X1 SB_12_sbox_U16 ( .A(SB_12_sbox_Y0xorY12xDP[1]), .B(
        SB_12_sbox_Y0mulY1xD[1]), .Z(SB_12_sbox_InverterInxD[1]) );
  XOR2_X1 SB_12_sbox_U15 ( .A(SB_12_sbox_Y0xorY12xDP[0]), .B(
        SB_12_sbox_Y0mulY1xD[0]), .Z(SB_12_sbox_InverterInxD[0]) );
  XOR2_X1 SB_12_sbox_U14 ( .A(SB_12_sbox_Y1xD[7]), .B(SB_12_sbox_Y0xD[7]), .Z(
        SB_12_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_12_sbox_U13 ( .A(SB_12_sbox_Y1xD[3]), .B(SB_12_sbox_Y0xD[3]), .Z(
        SB_12_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_12_sbox_U12 ( .A(SB_12_sbox_Y1xD[5]), .B(SB_12_sbox_Y0xD[5]), .Z(
        SB_12_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_12_sbox_U11 ( .A(SB_12_sbox_Y1xD[1]), .B(SB_12_sbox_Y0xD[1]), .Z(
        SB_12_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_12_sbox_U10 ( .A(SB_12_sbox_Y1xD[6]), .B(SB_12_sbox_Y0xD[6]), .Z(
        SB_12_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_12_sbox_U9 ( .A(SB_12_sbox_Y1xD[2]), .B(SB_12_sbox_Y0xD[2]), .Z(
        SB_12_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_12_sbox_U8 ( .A(SB_12_sbox_Y1xD[4]), .B(SB_12_sbox_Y0xD[4]), .Z(
        SB_12_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_12_sbox_U7 ( .A(SB_12_sbox_Y1xD[0]), .B(SB_12_sbox_Y0xD[0]), .Z(
        SB_12_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_12_sbox_U6 ( .A(SB_12_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[69]) );
  INV_X1 SB_12_sbox_U5 ( .A(SB_12_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[70]) );
  INV_X1 SB_12_sbox_U4 ( .A(SB_12_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[64]) );
  INV_X1 SB_12_sbox_U3 ( .A(SB_12_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[65]) );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_12_sbox_Y1_3xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_12_sbox_Y1_2xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_12_sbox_Y1_1xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_12_sbox_Y1_0xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_12_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_12_sbox_Y1_3xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_12_sbox_Y1_2xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_12_sbox_Y1_1xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_12_sbox_Y1_0xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_12_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_12_sbox_Y1_3xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_12_sbox_Y1_2xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_12_sbox_Y1_1xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_12_sbox_Y1_0xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_12_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_12_sbox_Y1_3xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_12_sbox_Y1_2xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_12_sbox_Y1_1xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_12_sbox_Y1_0xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_12_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_12_sbox_Y1_3xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_12_sbox_Y1_2xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_12_sbox_Y1_1xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_12_sbox_Y1_0xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_12_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_12_sbox_Y1_3xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_12_sbox_Y1_2xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_12_sbox_Y1_1xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_12_sbox_Y1_0xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_12_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_12_sbox_Y1_3xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_12_sbox_Y1_2xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_12_sbox_Y1_1xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_12_sbox_Y1_0xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_12_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_12_sbox_Y1_3xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_12_sbox_Y1_2xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_12_sbox_Y1_1xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_12_sbox_Y1_0xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_12_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_12_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_12_sbox_Y0_3xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_12_sbox_Y0_2xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_12_sbox_Y0_1xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_12_sbox_Y0_0xDP[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_12_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_12_sbox_Y0_3xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_12_sbox_Y0_2xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_12_sbox_Y0_1xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_12_sbox_Y0_0xDP[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_12_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_12_sbox_Y0_3xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_12_sbox_Y0_2xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_12_sbox_Y0_1xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_12_sbox_Y0_0xDP[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_12_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_12_sbox_Y0_3xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_12_sbox_Y0_2xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_12_sbox_Y0_1xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_12_sbox_Y0_0xDP[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_12_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_12_sbox_Y0_3xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_12_sbox_Y0_2xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_12_sbox_Y0_1xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_12_sbox_Y0_0xDP[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_12_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_12_sbox_Y0_3xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_12_sbox_Y0_2xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_12_sbox_Y0_1xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_12_sbox_Y0_0xDP[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_12_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_12_sbox_Y0_3xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_12_sbox_Y0_2xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_12_sbox_Y0_1xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_12_sbox_Y0_0xDP[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_12_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_12_sbox_Y0_3xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_12_sbox_Y0_2xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_12_sbox_Y0_1xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_12_sbox_Y0_0xDP[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_12_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_12_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_0__0_ ( .D(SB_12_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_12_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_0__1_ ( .D(SB_12_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_12_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_0__2_ ( .D(SB_12_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_12_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_0__3_ ( .D(SB_12_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_12_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_1__0_ ( .D(SB_12_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_12_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_1__1_ ( .D(SB_12_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_12_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_1__2_ ( .D(SB_12_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_12_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_12_sbox_InverterInxDP_reg_1__3_ ( .D(SB_12_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_12_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_12_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_12_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_12_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__0_ ( .D(SB_12_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_12_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__1_ ( .D(SB_12_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_12_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__2_ ( .D(SB_12_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_12_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__3_ ( .D(SB_12_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_12_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__4_ ( .D(SB_12_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_12_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__5_ ( .D(SB_12_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_12_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__6_ ( .D(SB_12_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_12_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_0__7_ ( .D(SB_12_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_12_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__0_ ( .D(SB_12_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_12_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__1_ ( .D(SB_12_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_12_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__2_ ( .D(SB_12_sbox_mappedxD[10]), .CK(CLK), .Q(SB_12_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__3_ ( .D(SB_12_sbox_mappedxD[11]), .CK(CLK), .Q(SB_12_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__4_ ( .D(SB_12_sbox_mappedxD[12]), .CK(CLK), .Q(SB_12_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__5_ ( .D(SB_12_sbox_mappedxD[13]), .CK(CLK), .Q(SB_12_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__6_ ( .D(SB_12_sbox_mappedxD[14]), .CK(CLK), .Q(SB_12_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_12_sbox_mappedxDP_reg_1__7_ ( .D(SB_12_sbox_mappedxD[15]), .CK(CLK), .Q(SB_12_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_12_sbox_input_mapping_1_U20 ( .A(SB_12_sbox_mappedxD[10]), .B(
        KA_OUT1[103]), .Z(SB_12_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U19 ( .A(KA_OUT1[99]), .B(KA_OUT1[97]), 
        .Z(SB_12_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U18 ( .A(KA_OUT1[100]), .B(
        SB_12_sbox_input_mapping_1_n17), .Z(SB_12_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U17 ( .A(SB_12_sbox_input_mapping_1_n19), 
        .B(SB_12_sbox_input_mapping_1_n18), .Z(SB_12_sbox_mappedxD[11]) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U16 ( .A(SB_12_sbox_mappedxD[10]), .B(
        KA_OUT1[102]), .Z(SB_12_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U15 ( .A(KA_OUT1[98]), .B(KA_OUT1[97]), 
        .Z(SB_12_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U14 ( .A(KA_OUT1[99]), .B(
        SB_12_sbox_input_mapping_1_n14), .Z(SB_12_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U13 ( .A(SB_12_sbox_input_mapping_1_n16), 
        .B(SB_12_sbox_input_mapping_1_n15), .Z(SB_12_sbox_mappedxD[8]) );
  XNOR2_X1 SB_12_sbox_input_mapping_1_U12 ( .A(KA_OUT1[98]), .B(
        SB_12_sbox_mappedxD[10]), .ZN(SB_12_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_12_sbox_input_mapping_1_U11 ( .A(SB_12_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[97]), .ZN(SB_12_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U10 ( .A(SB_12_sbox_input_mapping_1_n26), 
        .B(SB_12_sbox_input_mapping_1_n25), .Z(SB_12_sbox_mappedxD[15]) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U9 ( .A(SB_12_sbox_mappedxD[10]), .B(
        KA_OUT1[100]), .Z(SB_12_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U8 ( .A(SB_12_sbox_input_mapping_1_n23), 
        .B(SB_12_sbox_input_mapping_1_n22), .Z(SB_12_sbox_mappedxD[14]) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U7 ( .A(SB_12_sbox_mappedxD[10]), .B(
        KA_OUT1[97]), .Z(SB_12_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U6 ( .A(SB_12_sbox_input_mapping_1_n23), 
        .B(SB_12_sbox_input_mapping_1_n21), .Z(SB_12_sbox_mappedxD[13]) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U5 ( .A(SB_12_sbox_mappedxD[10]), .B(
        SB_12_sbox_input_mapping_1_n24), .Z(SB_12_sbox_mappedxD[12]) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U4 ( .A(SB_12_sbox_mappedxD[10]), .B(
        SB_12_sbox_input_mapping_1_n23), .Z(SB_12_sbox_mappedxD[9]) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U3 ( .A(KA_OUT1[103]), .B(KA_OUT1[102]), 
        .Z(SB_12_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U2 ( .A(KA_OUT1[101]), .B(
        SB_12_sbox_input_mapping_1_n20), .Z(SB_12_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_12_sbox_input_mapping_1_U1 ( .A(KA_OUT1[101]), .B(KA_OUT1[102]), 
        .Z(SB_12_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_12_sbox_square_scaler_gf24_1_U3 ( .A(SB_12_sbox_Y0xorY1xD[5]), 
        .B(SB_12_sbox_Y0xorY1xD[3]), .Z(SB_12_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_12_sbox_square_scaler_gf24_1_U2 ( .A(SB_12_sbox_Y0xorY12xD[4]), 
        .B(SB_12_sbox_Y0xorY1xD[4]), .Z(SB_12_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_12_sbox_square_scaler_gf24_1_U1 ( .A(SB_12_sbox_Y0xorY12xD[4]), 
        .B(SB_12_sbox_Y0xorY1xD[3]), .Z(SB_12_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U17 ( .A(SB_12_sbox_InvUnmappedxD[11]), 
        .B(SB_12_sbox_output_mapping_1_n12), .Z(
        SB_12_sbox_output_mapping_1_n14) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U16 ( .A(SB_12_sbox_InvUnmappedxD[10]), 
        .B(SB_12_sbox_InvUnmappedxD[8]), .Z(SB_12_sbox_output_mapping_1_n13)
         );
  XOR2_X1 SB_12_sbox_output_mapping_1_U15 ( .A(SB_12_sbox_output_mapping_1_n14), .B(SB_12_sbox_output_mapping_1_n13), .Z(SR_OUT1[66]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U14 ( .A(SB_12_sbox_InvUnmappedxD[14]), 
        .B(SB_12_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[69]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U13 ( .A(SB_12_sbox_InvUnmappedxD[15]), 
        .B(SB_12_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[70]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U12 ( .A(SB_12_sbox_InvUnmappedxD[13]), 
        .B(SB_12_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[71]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U11 ( .A(SB_12_sbox_InvUnmappedxD[14]), 
        .B(SB_12_sbox_InvUnmappedxD[12]), .Z(SB_12_sbox_output_mapping_1_n10)
         );
  XOR2_X1 SB_12_sbox_output_mapping_1_U10 ( .A(SB_12_sbox_InvUnmappedxD[9]), 
        .B(SB_12_sbox_output_mapping_1_n10), .Z(SR_OUT1[64]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U9 ( .A(SB_12_sbox_InvUnmappedxD[13]), 
        .B(SB_12_sbox_InvUnmappedxD[12]), .Z(SB_12_sbox_output_mapping_1_n11)
         );
  XOR2_X1 SB_12_sbox_output_mapping_1_U8 ( .A(SB_12_sbox_InvUnmappedxD[9]), 
        .B(SB_12_sbox_output_mapping_1_n11), .Z(SR_OUT1[65]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U7 ( .A(SB_12_sbox_InvUnmappedxD[15]), 
        .B(SB_12_sbox_InvUnmappedxD[13]), .Z(SB_12_sbox_output_mapping_1_n18)
         );
  XOR2_X1 SB_12_sbox_output_mapping_1_U6 ( .A(SB_12_sbox_InvUnmappedxD[11]), 
        .B(SB_12_sbox_output_mapping_1_n18), .Z(SR_OUT1[68]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U5 ( .A(SB_12_sbox_InvUnmappedxD[15]), 
        .B(SB_12_sbox_InvUnmappedxD[14]), .Z(SB_12_sbox_output_mapping_1_n15)
         );
  XOR2_X1 SB_12_sbox_output_mapping_1_U4 ( .A(SB_12_sbox_InvUnmappedxD[13]), 
        .B(SB_12_sbox_output_mapping_1_n15), .Z(
        SB_12_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U3 ( .A(SB_12_sbox_InvUnmappedxD[12]), 
        .B(SB_12_sbox_InvUnmappedxD[11]), .Z(SB_12_sbox_output_mapping_1_n16)
         );
  XOR2_X1 SB_12_sbox_output_mapping_1_U2 ( .A(SB_12_sbox_output_mapping_1_n17), 
        .B(SB_12_sbox_output_mapping_1_n16), .Z(SR_OUT1[67]) );
  XOR2_X1 SB_12_sbox_output_mapping_1_U1 ( .A(SB_12_sbox_InvUnmappedxD[14]), 
        .B(SB_12_sbox_InvUnmappedxD[13]), .Z(SB_12_sbox_output_mapping_1_n12)
         );
  XOR2_X1 SB_12_sbox_input_mapping_0_U20 ( .A(SB_12_sbox_mappedxD[2]), .B(
        KA_OUT0[103]), .Z(SB_12_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U19 ( .A(KA_OUT0[99]), .B(KA_OUT0[97]), 
        .Z(SB_12_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U18 ( .A(KA_OUT0[100]), .B(
        SB_12_sbox_input_mapping_0_n17), .Z(SB_12_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U17 ( .A(SB_12_sbox_input_mapping_0_n19), 
        .B(SB_12_sbox_input_mapping_0_n18), .Z(SB_12_sbox_mappedxD[3]) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U16 ( .A(SB_12_sbox_mappedxD[2]), .B(
        KA_OUT0[102]), .Z(SB_12_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U15 ( .A(KA_OUT0[98]), .B(KA_OUT0[97]), 
        .Z(SB_12_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U14 ( .A(KA_OUT0[99]), .B(
        SB_12_sbox_input_mapping_0_n14), .Z(SB_12_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U13 ( .A(SB_12_sbox_input_mapping_0_n16), 
        .B(SB_12_sbox_input_mapping_0_n15), .Z(SB_12_sbox_mappedxD[0]) );
  XNOR2_X1 SB_12_sbox_input_mapping_0_U12 ( .A(KA_OUT0[98]), .B(
        SB_12_sbox_mappedxD[2]), .ZN(SB_12_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_12_sbox_input_mapping_0_U11 ( .A(SB_12_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[97]), .ZN(SB_12_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U10 ( .A(SB_12_sbox_input_mapping_0_n26), 
        .B(SB_12_sbox_input_mapping_0_n25), .Z(SB_12_sbox_mappedxD[7]) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U9 ( .A(SB_12_sbox_mappedxD[2]), .B(
        KA_OUT0[100]), .Z(SB_12_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U8 ( .A(SB_12_sbox_input_mapping_0_n23), 
        .B(SB_12_sbox_input_mapping_0_n22), .Z(SB_12_sbox_mappedxD[6]) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U7 ( .A(SB_12_sbox_mappedxD[2]), .B(
        KA_OUT0[97]), .Z(SB_12_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U6 ( .A(SB_12_sbox_input_mapping_0_n23), 
        .B(SB_12_sbox_input_mapping_0_n21), .Z(SB_12_sbox_mappedxD[5]) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U5 ( .A(SB_12_sbox_mappedxD[2]), .B(
        SB_12_sbox_input_mapping_0_n24), .Z(SB_12_sbox_mappedxD[4]) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U4 ( .A(SB_12_sbox_mappedxD[2]), .B(
        SB_12_sbox_input_mapping_0_n23), .Z(SB_12_sbox_mappedxD[1]) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U3 ( .A(KA_OUT0[103]), .B(KA_OUT0[102]), 
        .Z(SB_12_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U2 ( .A(KA_OUT0[101]), .B(
        SB_12_sbox_input_mapping_0_n20), .Z(SB_12_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_12_sbox_input_mapping_0_U1 ( .A(KA_OUT0[101]), .B(KA_OUT0[102]), 
        .Z(SB_12_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_12_sbox_square_scaler_gf24_0_U3 ( .A(SB_12_sbox_Y0xorY1xD[2]), 
        .B(SB_12_sbox_Y0xorY1xD[0]), .Z(SB_12_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_12_sbox_square_scaler_gf24_0_U2 ( .A(SB_12_sbox_Y0xorY12xD[0]), 
        .B(SB_12_sbox_Y0xorY1xD[1]), .Z(SB_12_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_12_sbox_square_scaler_gf24_0_U1 ( .A(SB_12_sbox_Y0xorY12xD[0]), 
        .B(SB_12_sbox_Y0xorY1xD[0]), .Z(SB_12_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U17 ( .A(SB_12_sbox_InvUnmappedxD[3]), 
        .B(SB_12_sbox_output_mapping_0_n12), .Z(
        SB_12_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U16 ( .A(SB_12_sbox_InvUnmappedxD[2]), 
        .B(SB_12_sbox_InvUnmappedxD[0]), .Z(SB_12_sbox_output_mapping_0_n13)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U15 ( .A(SB_12_sbox_output_mapping_0_n14), .B(SB_12_sbox_output_mapping_0_n13), .Z(SR_OUT0[66]) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U14 ( .A(SB_12_sbox_InvUnmappedxD[5]), 
        .B(SB_12_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[71]) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U13 ( .A(SB_12_sbox_InvUnmappedxD[6]), 
        .B(SB_12_sbox_InvUnmappedxD[0]), .Z(SB_12_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U12 ( .A(SB_12_sbox_InvUnmappedxD[7]), 
        .B(SB_12_sbox_InvUnmappedxD[3]), .Z(SB_12_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U11 ( .A(SB_12_sbox_InvUnmappedxD[7]), 
        .B(SB_12_sbox_InvUnmappedxD[5]), .Z(SB_12_sbox_output_mapping_0_n18)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U10 ( .A(SB_12_sbox_InvUnmappedxD[3]), 
        .B(SB_12_sbox_output_mapping_0_n18), .Z(SR_OUT0[68]) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U9 ( .A(SB_12_sbox_InvUnmappedxD[6]), 
        .B(SB_12_sbox_InvUnmappedxD[4]), .Z(SB_12_sbox_output_mapping_0_n10)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U8 ( .A(SB_12_sbox_InvUnmappedxD[1]), 
        .B(SB_12_sbox_output_mapping_0_n10), .Z(SB_12_sbox_InvMappedxD_0__0_)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U7 ( .A(SB_12_sbox_InvUnmappedxD[5]), 
        .B(SB_12_sbox_InvUnmappedxD[4]), .Z(SB_12_sbox_output_mapping_0_n11)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U6 ( .A(SB_12_sbox_InvUnmappedxD[1]), 
        .B(SB_12_sbox_output_mapping_0_n11), .Z(SB_12_sbox_InvMappedxD_0__1_)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U5 ( .A(SB_12_sbox_InvUnmappedxD[7]), 
        .B(SB_12_sbox_InvUnmappedxD[6]), .Z(SB_12_sbox_output_mapping_0_n15)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U4 ( .A(SB_12_sbox_InvUnmappedxD[5]), 
        .B(SB_12_sbox_output_mapping_0_n15), .Z(
        SB_12_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U3 ( .A(SB_12_sbox_InvUnmappedxD[4]), 
        .B(SB_12_sbox_InvUnmappedxD[3]), .Z(SB_12_sbox_output_mapping_0_n16)
         );
  XOR2_X1 SB_12_sbox_output_mapping_0_U2 ( .A(SB_12_sbox_output_mapping_0_n17), 
        .B(SB_12_sbox_output_mapping_0_n16), .Z(SR_OUT0[67]) );
  XOR2_X1 SB_12_sbox_output_mapping_0_U1 ( .A(SB_12_sbox_InvUnmappedxD[6]), 
        .B(SB_12_sbox_InvUnmappedxD[5]), .Z(SB_12_sbox_output_mapping_0_n12)
         );
  XOR2_X1 SB_12_sbox_mul_y0y1_U18 ( .A(SB_12_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[11]), .Z(SB_12_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U17 ( .A(SB_12_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[10]), .Z(SB_12_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U16 ( .A(SB_12_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[9]), .Z(SB_12_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U15 ( .A(SB_12_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[8]), .Z(SB_12_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U14 ( .A(SB_12_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[3]), .Z(SB_12_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U13 ( .A(SB_12_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[2]), .Z(SB_12_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U12 ( .A(SB_12_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[1]), .Z(SB_12_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U11 ( .A(SB_12_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_12_sbox_mul_y0y1_FFxDP[0]), .Z(SB_12_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U10 ( .A(RAND[233]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_12_sbox_mul_y0y1_FFxDN[11]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U9 ( .A(RAND[231]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_12_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_12_sbox_mul_y0y1_U8 ( .A(RAND[233]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_12_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_12_sbox_mul_y0y1_U7 ( .A(RAND[231]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_12_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_12_sbox_mul_y0y1_U6 ( .A(RAND[232]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_12_sbox_mul_y0y1_FFxDN[10]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_U5 ( .A(RAND[230]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_12_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_12_sbox_mul_y0y1_U4 ( .A(RAND[232]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_12_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_12_sbox_mul_y0y1_U3 ( .A(RAND[230]), .B(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_12_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[0]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[1]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[2]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[3]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[4]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[5]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[6]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[7]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[8]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_12_sbox_mul_y0y1_FFxDN[9]), .CK(CLK), .Q(SB_12_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(
        SB_12_sbox_mul_y0y1_FFxDN[10]), .CK(CLK), .Q(
        SB_12_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(
        SB_12_sbox_mul_y0y1_FFxDN[11]), .CK(CLK), .Q(
        SB_12_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(
        SB_12_sbox_mul_y0y1_FFxDN[12]), .CK(CLK), .Q(
        SB_12_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(
        SB_12_sbox_mul_y0y1_FFxDN[13]), .CK(CLK), .Q(
        SB_12_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(
        SB_12_sbox_mul_y0y1_FFxDN[14]), .CK(CLK), .Q(
        SB_12_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_12_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(
        SB_12_sbox_mul_y0y1_FFxDN[15]), .CK(CLK), .Q(
        SB_12_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_12_sbox_Y0xD[5]), .B(
        SB_12_sbox_Y0xD[4]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_12_sbox_Y1xD[5]), .B(
        SB_12_sbox_Y1xD[4]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_12_sbox_Y0xD[7]), .B(
        SB_12_sbox_Y0xD[6]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_12_sbox_Y1xD[7]), .B(
        SB_12_sbox_Y1xD[6]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_12_sbox_Y1xD[7]), .A2(
        SB_12_sbox_Y0xD[7]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(
        SB_12_sbox_mul_y0y1_FFxDN[15]) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_12_sbox_Y1xD[5]), .A2(
        SB_12_sbox_Y0xD[5]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(
        SB_12_sbox_mul_y0y1_FFxDN[13]) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_12_sbox_Y1xD[4]), .B(
        SB_12_sbox_Y1xD[6]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_12_sbox_Y0xD[4]), .B(
        SB_12_sbox_Y0xD[6]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_12_sbox_Y1xD[5]), .B(
        SB_12_sbox_Y1xD[7]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_12_sbox_Y1xD[6]), .A2(
        SB_12_sbox_Y0xD[6]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_12_sbox_mul_y0y1_FFxDN[14]) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_12_sbox_Y1xD[4]), .A2(
        SB_12_sbox_Y0xD[4]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_12_sbox_mul_y0y1_FFxDN[12]) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_12_sbox_Y0xD[5]), .B(
        SB_12_sbox_Y0xD[7]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_12_sbox_Y0xD[1]), .B(
        SB_12_sbox_Y0xD[0]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_12_sbox_Y1xD[5]), .B(
        SB_12_sbox_Y1xD[4]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_12_sbox_Y0xD[3]), .B(
        SB_12_sbox_Y0xD[2]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_12_sbox_Y1xD[7]), .B(
        SB_12_sbox_Y1xD[6]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_12_sbox_Y1xD[7]), .A2(
        SB_12_sbox_Y0xD[3]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_12_sbox_Y1xD[5]), .A2(
        SB_12_sbox_Y0xD[1]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_12_sbox_Y1xD[4]), .B(
        SB_12_sbox_Y1xD[6]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_12_sbox_Y0xD[0]), .B(
        SB_12_sbox_Y0xD[2]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_12_sbox_Y1xD[5]), .B(
        SB_12_sbox_Y1xD[7]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_12_sbox_Y1xD[6]), .A2(
        SB_12_sbox_Y0xD[2]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_12_sbox_Y1xD[4]), .A2(
        SB_12_sbox_Y0xD[0]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_12_sbox_Y0xD[1]), .B(
        SB_12_sbox_Y0xD[3]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_12_sbox_Y0xD[5]), .B(
        SB_12_sbox_Y0xD[4]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_12_sbox_Y1xD[1]), .B(
        SB_12_sbox_Y1xD[0]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_12_sbox_Y0xD[7]), .B(
        SB_12_sbox_Y0xD[6]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_12_sbox_Y1xD[3]), .B(
        SB_12_sbox_Y1xD[2]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_12_sbox_Y1xD[3]), .A2(
        SB_12_sbox_Y0xD[7]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_12_sbox_Y1xD[1]), .A2(
        SB_12_sbox_Y0xD[5]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_12_sbox_Y1xD[0]), .B(
        SB_12_sbox_Y1xD[2]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_12_sbox_Y0xD[4]), .B(
        SB_12_sbox_Y0xD[6]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_12_sbox_Y1xD[1]), .B(
        SB_12_sbox_Y1xD[3]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_12_sbox_Y1xD[2]), .A2(
        SB_12_sbox_Y0xD[6]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_12_sbox_Y1xD[0]), .A2(
        SB_12_sbox_Y0xD[4]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_12_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_12_sbox_Y0xD[5]), .B(
        SB_12_sbox_Y0xD[7]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_12_sbox_Y0xD[1]), .B(
        SB_12_sbox_Y0xD[0]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_12_sbox_Y1xD[1]), .B(
        SB_12_sbox_Y1xD[0]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_12_sbox_Y0xD[3]), .B(
        SB_12_sbox_Y0xD[2]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_12_sbox_Y1xD[3]), .B(
        SB_12_sbox_Y1xD[2]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_12_sbox_Y1xD[3]), .A2(
        SB_12_sbox_Y0xD[3]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_12_sbox_mul_y0y1_FFxDN[3]) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_12_sbox_Y1xD[1]), .A2(
        SB_12_sbox_Y0xD[1]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_12_sbox_mul_y0y1_FFxDN[1]) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_12_sbox_Y1xD[0]), .B(
        SB_12_sbox_Y1xD[2]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_12_sbox_Y0xD[0]), .B(
        SB_12_sbox_Y0xD[2]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_12_sbox_Y1xD[1]), .B(
        SB_12_sbox_Y1xD[3]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_12_sbox_Y1xD[2]), .A2(
        SB_12_sbox_Y0xD[2]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_12_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_12_sbox_Y1xD[0]), .A2(
        SB_12_sbox_Y0xD[0]), .ZN(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_12_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_12_sbox_Y0xD[1]), .B(
        SB_12_sbox_Y0xD[3]), .Z(SB_12_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_12_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_12_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_12_sbox_inverter_gf24_U12 ( .A(SB_12_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_12_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_12_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_U11 ( .A(SB_12_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_12_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_12_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_U10 ( .A(SB_12_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_12_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_12_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_U9 ( .A(SB_12_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_12_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_12_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_12_sbox_inverter_gf24_U8 ( .A(SB_12_sbox_InverterInxDP[6]), .B(
        SB_12_sbox_InverterInxDP[4]), .ZN(SB_12_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_12_sbox_inverter_gf24_U7 ( .A(SB_12_sbox_inverter_gf24_d_1__0_), 
        .B(SB_12_sbox_inverter_gf24_n4), .ZN(
        SB_12_sbox_inverter_gf24_CxD_1__0_) );
  XNOR2_X1 SB_12_sbox_inverter_gf24_U6 ( .A(SB_12_sbox_InverterInxDP[2]), .B(
        SB_12_sbox_InverterInxDP[0]), .ZN(SB_12_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_12_sbox_inverter_gf24_U5 ( .A(SB_12_sbox_inverter_gf24_d_0__0_), 
        .B(SB_12_sbox_inverter_gf24_n3), .ZN(
        SB_12_sbox_inverter_gf24_CxD_0__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_U4 ( .A(SB_12_sbox_InverterInxDP[7]), .B(
        SB_12_sbox_InverterInxDP[5]), .Z(SB_12_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_U3 ( .A(SB_12_sbox_InverterInxDP[3]), .B(
        SB_12_sbox_InverterInxDP[1]), .Z(SB_12_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_12_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_12_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_12_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_12_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_12_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_12_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_12_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_12_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_12_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_12_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_12_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_12_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_12_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_12_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_12_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_12_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_12_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_12_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_12_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_12_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_12_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_12_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_12_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_12_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_12_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_12_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_12_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_12_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[221]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[220]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[221]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[220]), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_12_sbox_InverterInxDP[7]), .A2(SB_12_sbox_InverterInxDP[5]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_12_sbox_InverterInxDP[6]), .A2(SB_12_sbox_InverterInxDP[4]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_12_sbox_InverterInxDP[5]), .B(SB_12_sbox_InverterInxDP[4]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_12_sbox_InverterInxDP[7]), .B(SB_12_sbox_InverterInxDP[6]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_12_sbox_InverterInxDP[7]), .A2(SB_12_sbox_InverterInxDP[1]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_12_sbox_InverterInxDP[6]), .A2(SB_12_sbox_InverterInxDP[0]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_12_sbox_InverterInxDP[1]), .B(SB_12_sbox_InverterInxDP[0]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_12_sbox_InverterInxDP[7]), .B(SB_12_sbox_InverterInxDP[6]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_12_sbox_InverterInxDP[3]), .A2(SB_12_sbox_InverterInxDP[5]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_12_sbox_InverterInxDP[2]), .A2(SB_12_sbox_InverterInxDP[4]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_12_sbox_InverterInxDP[5]), .B(SB_12_sbox_InverterInxDP[4]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_12_sbox_InverterInxDP[3]), .B(SB_12_sbox_InverterInxDP[2]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_12_sbox_InverterInxDP[3]), .A2(SB_12_sbox_InverterInxDP[1]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_12_sbox_InverterInxDP[2]), .A2(SB_12_sbox_InverterInxDP[0]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_12_sbox_InverterInxDP[1]), .B(SB_12_sbox_InverterInxDP[0]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_12_sbox_InverterInxDP[3]), .B(SB_12_sbox_InverterInxDP[2]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[219]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[218]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[219]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[218]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_12_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_12_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_12_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_12_sbox_InverterOutxD[5]) );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[3]), .B(SB_12_sbox_inverter_gf24_ExDP[2]), .Z(SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[1]), .B(SB_12_sbox_inverter_gf24_ExDP[0]), .Z(SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[3]), .B(SB_12_sbox_inverter_gf24_ExDP[2]), .Z(SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[1]), .B(SB_12_sbox_inverter_gf24_ExDP[0]), .Z(SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_12_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_12_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[217]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[216]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[217]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[216]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_12_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_12_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_12_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_12_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_12_sbox_InverterOutxD[7]) );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_12_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[3]), .B(SB_12_sbox_inverter_gf24_ExDP[2]), .Z(SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[1]), .B(SB_12_sbox_inverter_gf24_ExDP[0]), .Z(SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[3]), .B(SB_12_sbox_inverter_gf24_ExDP[2]), .Z(SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_12_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_12_sbox_inverter_gf24_ExDP[1]), .B(SB_12_sbox_inverter_gf24_ExDP[0]), .Z(SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_12_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_12_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_12_sbox_mult_msb_U18 ( .A(SB_12_sbox_mult_msb_FFxDP[12]), .B(
        SB_12_sbox_mult_msb_FFxDP[8]), .Z(SB_12_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_12_sbox_mult_msb_U17 ( .A(SB_12_sbox_mult_msb_FFxDP[4]), .B(
        SB_12_sbox_mult_msb_FFxDP[0]), .Z(SB_12_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_12_sbox_mult_msb_U16 ( .A(SB_12_sbox_mult_msb_FFxDP[7]), .B(
        SB_12_sbox_mult_msb_FFxDP[3]), .Z(SB_12_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_12_sbox_mult_msb_U15 ( .A(SB_12_sbox_mult_msb_FFxDP[15]), .B(
        SB_12_sbox_mult_msb_FFxDP[11]), .Z(SB_12_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_12_sbox_mult_msb_U14 ( .A(SB_12_sbox_mult_msb_FFxDP[6]), .B(
        SB_12_sbox_mult_msb_FFxDP[2]), .Z(SB_12_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_12_sbox_mult_msb_U13 ( .A(SB_12_sbox_mult_msb_FFxDP[14]), .B(
        SB_12_sbox_mult_msb_FFxDP[10]), .Z(SB_12_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_12_sbox_mult_msb_U12 ( .A(RAND[229]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_12_sbox_mult_msb_FFxDN[11]) );
  XOR2_X1 SB_12_sbox_mult_msb_U11 ( .A(RAND[227]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_12_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_12_sbox_mult_msb_U10 ( .A(RAND[229]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_12_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_12_sbox_mult_msb_U9 ( .A(RAND[227]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_12_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_12_sbox_mult_msb_U8 ( .A(RAND[228]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_12_sbox_mult_msb_FFxDN[10]) );
  XOR2_X1 SB_12_sbox_mult_msb_U7 ( .A(RAND[226]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_12_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_12_sbox_mult_msb_U6 ( .A(RAND[228]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_12_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_12_sbox_mult_msb_U5 ( .A(RAND[226]), .B(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_12_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_12_sbox_mult_msb_U4 ( .A(SB_12_sbox_mult_msb_FFxDP[5]), .B(
        SB_12_sbox_mult_msb_FFxDP[1]), .Z(SB_12_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_12_sbox_mult_msb_U3 ( .A(SB_12_sbox_mult_msb_FFxDP[13]), .B(
        SB_12_sbox_mult_msb_FFxDP[9]), .Z(SB_12_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_12_sbox_mult_msb_FFxDN[0]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_12_sbox_mult_msb_FFxDN[1]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_12_sbox_mult_msb_FFxDN[2]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_12_sbox_mult_msb_FFxDN[3]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_12_sbox_mult_msb_FFxDN[4]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_12_sbox_mult_msb_FFxDN[5]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_12_sbox_mult_msb_FFxDN[6]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_12_sbox_mult_msb_FFxDN[7]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_12_sbox_mult_msb_FFxDN[8]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_12_sbox_mult_msb_FFxDN[9]), .CK(CLK), .Q(SB_12_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(
        SB_12_sbox_mult_msb_FFxDN[10]), .CK(CLK), .Q(
        SB_12_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(
        SB_12_sbox_mult_msb_FFxDN[11]), .CK(CLK), .Q(
        SB_12_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(
        SB_12_sbox_mult_msb_FFxDN[12]), .CK(CLK), .Q(
        SB_12_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(
        SB_12_sbox_mult_msb_FFxDN[13]), .CK(CLK), .Q(
        SB_12_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(
        SB_12_sbox_mult_msb_FFxDN[14]), .CK(CLK), .Q(
        SB_12_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_12_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(
        SB_12_sbox_mult_msb_FFxDN[15]), .CK(CLK), .Q(
        SB_12_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_12_sbox_InverterOutxD[5]), .B(SB_12_sbox_InverterOutxD[4]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_12_sbox_Y0_4xDP[5]), .B(
        SB_12_sbox_Y0_4xDP[4]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_12_sbox_InverterOutxD[7]), .B(SB_12_sbox_InverterOutxD[6]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_12_sbox_Y0_4xDP[7]), .B(
        SB_12_sbox_Y0_4xDP[6]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_12_sbox_Y0_4xDP[4]), 
        .B(SB_12_sbox_Y0_4xDP[6]), .ZN(SB_12_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_12_sbox_Y0_4xDP[5]), .B(
        SB_12_sbox_Y0_4xDP[7]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(
        SB_12_sbox_InverterOutxD[7]), .A2(SB_12_sbox_Y0_4xDP[7]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(
        SB_12_sbox_mult_msb_FFxDN[15]) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(
        SB_12_sbox_InverterOutxD[5]), .A2(SB_12_sbox_Y0_4xDP[5]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(
        SB_12_sbox_mult_msb_FFxDN[13]) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(
        SB_12_sbox_InverterOutxD[6]), .A2(SB_12_sbox_Y0_4xDP[6]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_12_sbox_mult_msb_FFxDN[14]) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(
        SB_12_sbox_InverterOutxD[4]), .A2(SB_12_sbox_Y0_4xDP[4]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_12_sbox_mult_msb_FFxDN[12]) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(
        SB_12_sbox_InverterOutxD[4]), .B(SB_12_sbox_InverterOutxD[6]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_12_sbox_InverterOutxD[5]), 
        .B(SB_12_sbox_InverterOutxD[7]), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_12_sbox_InverterOutxD[5]), .B(SB_12_sbox_InverterOutxD[4]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_12_sbox_Y0_4xDP[1]), .B(
        SB_12_sbox_Y0_4xDP[0]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_12_sbox_InverterOutxD[7]), .B(SB_12_sbox_InverterOutxD[6]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_12_sbox_Y0_4xDP[3]), .B(
        SB_12_sbox_Y0_4xDP[2]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_12_sbox_Y0_4xDP[0]), 
        .B(SB_12_sbox_Y0_4xDP[2]), .ZN(SB_12_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_12_sbox_Y0_4xDP[1]), .B(
        SB_12_sbox_Y0_4xDP[3]), .Z(SB_12_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(
        SB_12_sbox_InverterOutxD[7]), .A2(SB_12_sbox_Y0_4xDP[3]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(
        SB_12_sbox_InverterOutxD[5]), .A2(SB_12_sbox_Y0_4xDP[1]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(
        SB_12_sbox_InverterOutxD[6]), .A2(SB_12_sbox_Y0_4xDP[2]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(
        SB_12_sbox_InverterOutxD[4]), .A2(SB_12_sbox_Y0_4xDP[0]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_12_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(
        SB_12_sbox_InverterOutxD[4]), .B(SB_12_sbox_InverterOutxD[6]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_12_sbox_InverterOutxD[5]), 
        .B(SB_12_sbox_InverterOutxD[7]), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_12_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_12_sbox_InverterOutxD[1]), .B(SB_12_sbox_InverterOutxD[0]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_12_sbox_Y0_4xDP[5]), .B(
        SB_12_sbox_Y0_4xDP[4]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_12_sbox_InverterOutxD[3]), .B(SB_12_sbox_InverterOutxD[2]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_12_sbox_Y0_4xDP[7]), .B(
        SB_12_sbox_Y0_4xDP[6]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_12_sbox_Y0_4xDP[4]), 
        .B(SB_12_sbox_Y0_4xDP[6]), .ZN(SB_12_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_12_sbox_Y0_4xDP[5]), .B(
        SB_12_sbox_Y0_4xDP[7]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(
        SB_12_sbox_InverterOutxD[3]), .A2(SB_12_sbox_Y0_4xDP[7]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(
        SB_12_sbox_InverterOutxD[1]), .A2(SB_12_sbox_Y0_4xDP[5]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(
        SB_12_sbox_InverterOutxD[2]), .A2(SB_12_sbox_Y0_4xDP[6]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(
        SB_12_sbox_InverterOutxD[0]), .A2(SB_12_sbox_Y0_4xDP[4]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_12_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(
        SB_12_sbox_InverterOutxD[0]), .B(SB_12_sbox_InverterOutxD[2]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_12_sbox_InverterOutxD[1]), 
        .B(SB_12_sbox_InverterOutxD[3]), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_12_sbox_InverterOutxD[1]), .B(SB_12_sbox_InverterOutxD[0]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_12_sbox_Y0_4xDP[1]), .B(
        SB_12_sbox_Y0_4xDP[0]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_12_sbox_InverterOutxD[3]), .B(SB_12_sbox_InverterOutxD[2]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_12_sbox_Y0_4xDP[3]), .B(
        SB_12_sbox_Y0_4xDP[2]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_12_sbox_Y0_4xDP[0]), 
        .B(SB_12_sbox_Y0_4xDP[2]), .ZN(SB_12_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_12_sbox_Y0_4xDP[1]), .B(
        SB_12_sbox_Y0_4xDP[3]), .Z(SB_12_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(
        SB_12_sbox_InverterOutxD[3]), .A2(SB_12_sbox_Y0_4xDP[3]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_12_sbox_mult_msb_FFxDN[3]) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(
        SB_12_sbox_InverterOutxD[1]), .A2(SB_12_sbox_Y0_4xDP[1]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_12_sbox_mult_msb_FFxDN[1]) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(
        SB_12_sbox_InverterOutxD[2]), .A2(SB_12_sbox_Y0_4xDP[2]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_12_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(
        SB_12_sbox_InverterOutxD[0]), .A2(SB_12_sbox_Y0_4xDP[0]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_12_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(
        SB_12_sbox_InverterOutxD[0]), .B(SB_12_sbox_InverterOutxD[2]), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_12_sbox_InverterOutxD[1]), 
        .B(SB_12_sbox_InverterOutxD[3]), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_12_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_12_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_12_sbox_mult_lsb_U18 ( .A(SB_12_sbox_mult_lsb_FFxDP[13]), .B(
        SB_12_sbox_mult_lsb_FFxDP[9]), .Z(SB_12_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U17 ( .A(SB_12_sbox_mult_lsb_FFxDP[5]), .B(
        SB_12_sbox_mult_lsb_FFxDP[1]), .Z(SB_12_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U16 ( .A(SB_12_sbox_mult_lsb_FFxDP[4]), .B(
        SB_12_sbox_mult_lsb_FFxDP[0]), .Z(SB_12_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U15 ( .A(SB_12_sbox_mult_lsb_FFxDP[12]), .B(
        SB_12_sbox_mult_lsb_FFxDP[8]), .Z(SB_12_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U14 ( .A(SB_12_sbox_mult_lsb_FFxDP[6]), .B(
        SB_12_sbox_mult_lsb_FFxDP[2]), .Z(SB_12_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U13 ( .A(SB_12_sbox_mult_lsb_FFxDP[14]), .B(
        SB_12_sbox_mult_lsb_FFxDP[10]), .Z(SB_12_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U12 ( .A(RAND[225]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_12_sbox_mult_lsb_FFxDN[11]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U11 ( .A(RAND[223]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_12_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_12_sbox_mult_lsb_U10 ( .A(RAND[225]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_12_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_12_sbox_mult_lsb_U9 ( .A(RAND[223]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_12_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_12_sbox_mult_lsb_U8 ( .A(RAND[224]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_12_sbox_mult_lsb_FFxDN[10]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U7 ( .A(RAND[222]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_12_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_12_sbox_mult_lsb_U6 ( .A(RAND[224]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_12_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_12_sbox_mult_lsb_U5 ( .A(RAND[222]), .B(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_12_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_12_sbox_mult_lsb_U4 ( .A(SB_12_sbox_mult_lsb_FFxDP[7]), .B(
        SB_12_sbox_mult_lsb_FFxDP[3]), .Z(SB_12_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_12_sbox_mult_lsb_U3 ( .A(SB_12_sbox_mult_lsb_FFxDP[15]), .B(
        SB_12_sbox_mult_lsb_FFxDP[11]), .Z(SB_12_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_12_sbox_mult_lsb_FFxDN[0]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_12_sbox_mult_lsb_FFxDN[1]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_12_sbox_mult_lsb_FFxDN[2]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_12_sbox_mult_lsb_FFxDN[3]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_12_sbox_mult_lsb_FFxDN[4]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_12_sbox_mult_lsb_FFxDN[5]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_12_sbox_mult_lsb_FFxDN[6]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_12_sbox_mult_lsb_FFxDN[7]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_12_sbox_mult_lsb_FFxDN[8]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_12_sbox_mult_lsb_FFxDN[9]), .CK(CLK), .Q(SB_12_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(
        SB_12_sbox_mult_lsb_FFxDN[10]), .CK(CLK), .Q(
        SB_12_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(
        SB_12_sbox_mult_lsb_FFxDN[11]), .CK(CLK), .Q(
        SB_12_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(
        SB_12_sbox_mult_lsb_FFxDN[12]), .CK(CLK), .Q(
        SB_12_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(
        SB_12_sbox_mult_lsb_FFxDN[13]), .CK(CLK), .Q(
        SB_12_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(
        SB_12_sbox_mult_lsb_FFxDN[14]), .CK(CLK), .Q(
        SB_12_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_12_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(
        SB_12_sbox_mult_lsb_FFxDN[15]), .CK(CLK), .Q(
        SB_12_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_12_sbox_InverterOutxD[5]), .B(SB_12_sbox_InverterOutxD[4]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_12_sbox_Y1_4xDP[5]), .B(
        SB_12_sbox_Y1_4xDP[4]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_12_sbox_InverterOutxD[7]), .B(SB_12_sbox_InverterOutxD[6]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_12_sbox_Y1_4xDP[7]), .B(
        SB_12_sbox_Y1_4xDP[6]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_12_sbox_Y1_4xDP[4]), 
        .B(SB_12_sbox_Y1_4xDP[6]), .ZN(SB_12_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_12_sbox_Y1_4xDP[5]), .B(
        SB_12_sbox_Y1_4xDP[7]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(
        SB_12_sbox_InverterOutxD[7]), .A2(SB_12_sbox_Y1_4xDP[7]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(
        SB_12_sbox_mult_lsb_FFxDN[15]) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(
        SB_12_sbox_InverterOutxD[5]), .A2(SB_12_sbox_Y1_4xDP[5]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(
        SB_12_sbox_mult_lsb_FFxDN[13]) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(
        SB_12_sbox_InverterOutxD[6]), .A2(SB_12_sbox_Y1_4xDP[6]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_12_sbox_mult_lsb_FFxDN[14]) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(
        SB_12_sbox_InverterOutxD[4]), .A2(SB_12_sbox_Y1_4xDP[4]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_12_sbox_mult_lsb_FFxDN[12]) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(
        SB_12_sbox_InverterOutxD[4]), .B(SB_12_sbox_InverterOutxD[6]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_12_sbox_InverterOutxD[5]), 
        .B(SB_12_sbox_InverterOutxD[7]), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_12_sbox_InverterOutxD[5]), .B(SB_12_sbox_InverterOutxD[4]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_12_sbox_Y1_4xDP[1]), .B(
        SB_12_sbox_Y1_4xDP[0]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_12_sbox_InverterOutxD[7]), .B(SB_12_sbox_InverterOutxD[6]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_12_sbox_Y1_4xDP[3]), .B(
        SB_12_sbox_Y1_4xDP[2]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_12_sbox_Y1_4xDP[0]), 
        .B(SB_12_sbox_Y1_4xDP[2]), .ZN(SB_12_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_12_sbox_Y1_4xDP[1]), .B(
        SB_12_sbox_Y1_4xDP[3]), .Z(SB_12_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(
        SB_12_sbox_InverterOutxD[7]), .A2(SB_12_sbox_Y1_4xDP[3]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(
        SB_12_sbox_InverterOutxD[5]), .A2(SB_12_sbox_Y1_4xDP[1]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(
        SB_12_sbox_InverterOutxD[6]), .A2(SB_12_sbox_Y1_4xDP[2]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(
        SB_12_sbox_InverterOutxD[4]), .A2(SB_12_sbox_Y1_4xDP[0]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(
        SB_12_sbox_InverterOutxD[4]), .B(SB_12_sbox_InverterOutxD[6]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_12_sbox_InverterOutxD[5]), 
        .B(SB_12_sbox_InverterOutxD[7]), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_12_sbox_InverterOutxD[1]), .B(SB_12_sbox_InverterOutxD[0]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_12_sbox_Y1_4xDP[5]), .B(
        SB_12_sbox_Y1_4xDP[4]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_12_sbox_InverterOutxD[3]), .B(SB_12_sbox_InverterOutxD[2]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_12_sbox_Y1_4xDP[7]), .B(
        SB_12_sbox_Y1_4xDP[6]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_12_sbox_Y1_4xDP[4]), 
        .B(SB_12_sbox_Y1_4xDP[6]), .ZN(SB_12_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_12_sbox_Y1_4xDP[5]), .B(
        SB_12_sbox_Y1_4xDP[7]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(
        SB_12_sbox_InverterOutxD[3]), .A2(SB_12_sbox_Y1_4xDP[7]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(
        SB_12_sbox_InverterOutxD[1]), .A2(SB_12_sbox_Y1_4xDP[5]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(
        SB_12_sbox_InverterOutxD[2]), .A2(SB_12_sbox_Y1_4xDP[6]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(
        SB_12_sbox_InverterOutxD[0]), .A2(SB_12_sbox_Y1_4xDP[4]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_12_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(
        SB_12_sbox_InverterOutxD[0]), .B(SB_12_sbox_InverterOutxD[2]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_12_sbox_InverterOutxD[1]), 
        .B(SB_12_sbox_InverterOutxD[3]), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_12_sbox_InverterOutxD[1]), .B(SB_12_sbox_InverterOutxD[0]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_12_sbox_Y1_4xDP[1]), .B(
        SB_12_sbox_Y1_4xDP[0]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_12_sbox_InverterOutxD[3]), .B(SB_12_sbox_InverterOutxD[2]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_12_sbox_Y1_4xDP[3]), .B(
        SB_12_sbox_Y1_4xDP[2]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_12_sbox_Y1_4xDP[0]), 
        .B(SB_12_sbox_Y1_4xDP[2]), .ZN(SB_12_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_12_sbox_Y1_4xDP[1]), .B(
        SB_12_sbox_Y1_4xDP[3]), .Z(SB_12_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(
        SB_12_sbox_InverterOutxD[3]), .A2(SB_12_sbox_Y1_4xDP[3]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_12_sbox_mult_lsb_FFxDN[3]) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(
        SB_12_sbox_InverterOutxD[1]), .A2(SB_12_sbox_Y1_4xDP[1]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_12_sbox_mult_lsb_FFxDN[1]) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(
        SB_12_sbox_InverterOutxD[2]), .A2(SB_12_sbox_Y1_4xDP[2]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_12_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(
        SB_12_sbox_InverterOutxD[0]), .A2(SB_12_sbox_Y1_4xDP[0]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_12_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(
        SB_12_sbox_InverterOutxD[0]), .B(SB_12_sbox_InverterOutxD[2]), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_12_sbox_InverterOutxD[1]), 
        .B(SB_12_sbox_InverterOutxD[3]), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_12_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_12_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_13_sbox_U22 ( .A(SB_13_sbox_Y0xorY12xDP[7]), .B(
        SB_13_sbox_Y0mulY1xD[7]), .Z(SB_13_sbox_InverterInxD[7]) );
  XOR2_X1 SB_13_sbox_U21 ( .A(SB_13_sbox_Y0xorY12xDP[6]), .B(
        SB_13_sbox_Y0mulY1xD[6]), .Z(SB_13_sbox_InverterInxD[6]) );
  XOR2_X1 SB_13_sbox_U20 ( .A(SB_13_sbox_Y0xorY12xDP[5]), .B(
        SB_13_sbox_Y0mulY1xD[5]), .Z(SB_13_sbox_InverterInxD[5]) );
  XOR2_X1 SB_13_sbox_U19 ( .A(SB_13_sbox_Y0xorY12xDP[4]), .B(
        SB_13_sbox_Y0mulY1xD[4]), .Z(SB_13_sbox_InverterInxD[4]) );
  XOR2_X1 SB_13_sbox_U18 ( .A(SB_13_sbox_Y0xorY12xDP[3]), .B(
        SB_13_sbox_Y0mulY1xD[3]), .Z(SB_13_sbox_InverterInxD[3]) );
  XOR2_X1 SB_13_sbox_U17 ( .A(SB_13_sbox_Y0xorY12xDP[2]), .B(
        SB_13_sbox_Y0mulY1xD[2]), .Z(SB_13_sbox_InverterInxD[2]) );
  XOR2_X1 SB_13_sbox_U16 ( .A(SB_13_sbox_Y0xorY12xDP[1]), .B(
        SB_13_sbox_Y0mulY1xD[1]), .Z(SB_13_sbox_InverterInxD[1]) );
  XOR2_X1 SB_13_sbox_U15 ( .A(SB_13_sbox_Y0xorY12xDP[0]), .B(
        SB_13_sbox_Y0mulY1xD[0]), .Z(SB_13_sbox_InverterInxD[0]) );
  XOR2_X1 SB_13_sbox_U14 ( .A(SB_13_sbox_Y1xD[7]), .B(SB_13_sbox_Y0xD[7]), .Z(
        SB_13_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_13_sbox_U13 ( .A(SB_13_sbox_Y1xD[3]), .B(SB_13_sbox_Y0xD[3]), .Z(
        SB_13_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_13_sbox_U12 ( .A(SB_13_sbox_Y1xD[5]), .B(SB_13_sbox_Y0xD[5]), .Z(
        SB_13_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_13_sbox_U11 ( .A(SB_13_sbox_Y1xD[1]), .B(SB_13_sbox_Y0xD[1]), .Z(
        SB_13_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_13_sbox_U10 ( .A(SB_13_sbox_Y1xD[6]), .B(SB_13_sbox_Y0xD[6]), .Z(
        SB_13_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_13_sbox_U9 ( .A(SB_13_sbox_Y1xD[2]), .B(SB_13_sbox_Y0xD[2]), .Z(
        SB_13_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_13_sbox_U8 ( .A(SB_13_sbox_Y1xD[4]), .B(SB_13_sbox_Y0xD[4]), .Z(
        SB_13_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_13_sbox_U7 ( .A(SB_13_sbox_Y1xD[0]), .B(SB_13_sbox_Y0xD[0]), .Z(
        SB_13_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_13_sbox_U6 ( .A(SB_13_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[45]) );
  INV_X1 SB_13_sbox_U5 ( .A(SB_13_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[46]) );
  INV_X1 SB_13_sbox_U4 ( .A(SB_13_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[40]) );
  INV_X1 SB_13_sbox_U3 ( .A(SB_13_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[41]) );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_13_sbox_Y1_3xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_13_sbox_Y1_2xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_13_sbox_Y1_1xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_13_sbox_Y1_0xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_13_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_13_sbox_Y1_3xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_13_sbox_Y1_2xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_13_sbox_Y1_1xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_13_sbox_Y1_0xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_13_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_13_sbox_Y1_3xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_13_sbox_Y1_2xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_13_sbox_Y1_1xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_13_sbox_Y1_0xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_13_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_13_sbox_Y1_3xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_13_sbox_Y1_2xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_13_sbox_Y1_1xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_13_sbox_Y1_0xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_13_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_13_sbox_Y1_3xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_13_sbox_Y1_2xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_13_sbox_Y1_1xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_13_sbox_Y1_0xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_13_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_13_sbox_Y1_3xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_13_sbox_Y1_2xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_13_sbox_Y1_1xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_13_sbox_Y1_0xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_13_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_13_sbox_Y1_3xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_13_sbox_Y1_2xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_13_sbox_Y1_1xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_13_sbox_Y1_0xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_13_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_13_sbox_Y1_3xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_13_sbox_Y1_2xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_13_sbox_Y1_1xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_13_sbox_Y1_0xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_13_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_13_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_13_sbox_Y0_3xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_13_sbox_Y0_2xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_13_sbox_Y0_1xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_13_sbox_Y0_0xDP[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_13_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_13_sbox_Y0_3xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_13_sbox_Y0_2xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_13_sbox_Y0_1xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_13_sbox_Y0_0xDP[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_13_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_13_sbox_Y0_3xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_13_sbox_Y0_2xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_13_sbox_Y0_1xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_13_sbox_Y0_0xDP[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_13_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_13_sbox_Y0_3xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_13_sbox_Y0_2xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_13_sbox_Y0_1xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_13_sbox_Y0_0xDP[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_13_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_13_sbox_Y0_3xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_13_sbox_Y0_2xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_13_sbox_Y0_1xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_13_sbox_Y0_0xDP[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_13_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_13_sbox_Y0_3xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_13_sbox_Y0_2xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_13_sbox_Y0_1xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_13_sbox_Y0_0xDP[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_13_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_13_sbox_Y0_3xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_13_sbox_Y0_2xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_13_sbox_Y0_1xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_13_sbox_Y0_0xDP[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_13_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_13_sbox_Y0_3xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_13_sbox_Y0_2xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_13_sbox_Y0_1xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_13_sbox_Y0_0xDP[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_13_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_13_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_0__0_ ( .D(SB_13_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_13_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_0__1_ ( .D(SB_13_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_13_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_0__2_ ( .D(SB_13_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_13_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_0__3_ ( .D(SB_13_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_13_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_1__0_ ( .D(SB_13_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_13_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_1__1_ ( .D(SB_13_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_13_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_1__2_ ( .D(SB_13_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_13_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_13_sbox_InverterInxDP_reg_1__3_ ( .D(SB_13_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_13_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_13_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_13_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_13_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__0_ ( .D(SB_13_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_13_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__1_ ( .D(SB_13_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_13_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__2_ ( .D(SB_13_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_13_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__3_ ( .D(SB_13_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_13_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__4_ ( .D(SB_13_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_13_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__5_ ( .D(SB_13_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_13_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__6_ ( .D(SB_13_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_13_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_0__7_ ( .D(SB_13_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_13_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__0_ ( .D(SB_13_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_13_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__1_ ( .D(SB_13_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_13_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__2_ ( .D(SB_13_sbox_mappedxD[10]), .CK(CLK), .Q(SB_13_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__3_ ( .D(SB_13_sbox_mappedxD[11]), .CK(CLK), .Q(SB_13_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__4_ ( .D(SB_13_sbox_mappedxD[12]), .CK(CLK), .Q(SB_13_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__5_ ( .D(SB_13_sbox_mappedxD[13]), .CK(CLK), .Q(SB_13_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__6_ ( .D(SB_13_sbox_mappedxD[14]), .CK(CLK), .Q(SB_13_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_13_sbox_mappedxDP_reg_1__7_ ( .D(SB_13_sbox_mappedxD[15]), .CK(CLK), .Q(SB_13_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_13_sbox_input_mapping_1_U20 ( .A(SB_13_sbox_mappedxD[10]), .B(
        KA_OUT1[111]), .Z(SB_13_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U19 ( .A(KA_OUT1[107]), .B(KA_OUT1[105]), 
        .Z(SB_13_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U18 ( .A(KA_OUT1[108]), .B(
        SB_13_sbox_input_mapping_1_n17), .Z(SB_13_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U17 ( .A(SB_13_sbox_input_mapping_1_n19), 
        .B(SB_13_sbox_input_mapping_1_n18), .Z(SB_13_sbox_mappedxD[11]) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U16 ( .A(SB_13_sbox_mappedxD[10]), .B(
        KA_OUT1[110]), .Z(SB_13_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U15 ( .A(KA_OUT1[106]), .B(KA_OUT1[105]), 
        .Z(SB_13_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U14 ( .A(KA_OUT1[107]), .B(
        SB_13_sbox_input_mapping_1_n14), .Z(SB_13_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U13 ( .A(SB_13_sbox_input_mapping_1_n16), 
        .B(SB_13_sbox_input_mapping_1_n15), .Z(SB_13_sbox_mappedxD[8]) );
  XNOR2_X1 SB_13_sbox_input_mapping_1_U12 ( .A(KA_OUT1[106]), .B(
        SB_13_sbox_mappedxD[10]), .ZN(SB_13_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_13_sbox_input_mapping_1_U11 ( .A(SB_13_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[105]), .ZN(SB_13_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U10 ( .A(SB_13_sbox_input_mapping_1_n26), 
        .B(SB_13_sbox_input_mapping_1_n25), .Z(SB_13_sbox_mappedxD[15]) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U9 ( .A(SB_13_sbox_mappedxD[10]), .B(
        KA_OUT1[108]), .Z(SB_13_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U8 ( .A(SB_13_sbox_input_mapping_1_n23), 
        .B(SB_13_sbox_input_mapping_1_n22), .Z(SB_13_sbox_mappedxD[14]) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U7 ( .A(SB_13_sbox_mappedxD[10]), .B(
        KA_OUT1[105]), .Z(SB_13_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U6 ( .A(SB_13_sbox_input_mapping_1_n23), 
        .B(SB_13_sbox_input_mapping_1_n21), .Z(SB_13_sbox_mappedxD[13]) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U5 ( .A(SB_13_sbox_mappedxD[10]), .B(
        SB_13_sbox_input_mapping_1_n24), .Z(SB_13_sbox_mappedxD[12]) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U4 ( .A(SB_13_sbox_mappedxD[10]), .B(
        SB_13_sbox_input_mapping_1_n23), .Z(SB_13_sbox_mappedxD[9]) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U3 ( .A(KA_OUT1[111]), .B(KA_OUT1[110]), 
        .Z(SB_13_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U2 ( .A(KA_OUT1[109]), .B(
        SB_13_sbox_input_mapping_1_n20), .Z(SB_13_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_13_sbox_input_mapping_1_U1 ( .A(KA_OUT1[109]), .B(KA_OUT1[110]), 
        .Z(SB_13_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_13_sbox_square_scaler_gf24_1_U3 ( .A(SB_13_sbox_Y0xorY1xD[5]), 
        .B(SB_13_sbox_Y0xorY1xD[3]), .Z(SB_13_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_13_sbox_square_scaler_gf24_1_U2 ( .A(SB_13_sbox_Y0xorY12xD[4]), 
        .B(SB_13_sbox_Y0xorY1xD[4]), .Z(SB_13_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_13_sbox_square_scaler_gf24_1_U1 ( .A(SB_13_sbox_Y0xorY12xD[4]), 
        .B(SB_13_sbox_Y0xorY1xD[3]), .Z(SB_13_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U17 ( .A(SB_13_sbox_InvUnmappedxD[11]), 
        .B(SB_13_sbox_output_mapping_1_n12), .Z(
        SB_13_sbox_output_mapping_1_n14) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U16 ( .A(SB_13_sbox_InvUnmappedxD[10]), 
        .B(SB_13_sbox_InvUnmappedxD[8]), .Z(SB_13_sbox_output_mapping_1_n13)
         );
  XOR2_X1 SB_13_sbox_output_mapping_1_U15 ( .A(SB_13_sbox_output_mapping_1_n14), .B(SB_13_sbox_output_mapping_1_n13), .Z(SR_OUT1[42]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U14 ( .A(SB_13_sbox_InvUnmappedxD[14]), 
        .B(SB_13_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[45]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U13 ( .A(SB_13_sbox_InvUnmappedxD[15]), 
        .B(SB_13_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[46]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U12 ( .A(SB_13_sbox_InvUnmappedxD[13]), 
        .B(SB_13_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[47]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U11 ( .A(SB_13_sbox_InvUnmappedxD[14]), 
        .B(SB_13_sbox_InvUnmappedxD[12]), .Z(SB_13_sbox_output_mapping_1_n10)
         );
  XOR2_X1 SB_13_sbox_output_mapping_1_U10 ( .A(SB_13_sbox_InvUnmappedxD[9]), 
        .B(SB_13_sbox_output_mapping_1_n10), .Z(SR_OUT1[40]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U9 ( .A(SB_13_sbox_InvUnmappedxD[13]), 
        .B(SB_13_sbox_InvUnmappedxD[12]), .Z(SB_13_sbox_output_mapping_1_n11)
         );
  XOR2_X1 SB_13_sbox_output_mapping_1_U8 ( .A(SB_13_sbox_InvUnmappedxD[9]), 
        .B(SB_13_sbox_output_mapping_1_n11), .Z(SR_OUT1[41]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U7 ( .A(SB_13_sbox_InvUnmappedxD[15]), 
        .B(SB_13_sbox_InvUnmappedxD[13]), .Z(SB_13_sbox_output_mapping_1_n18)
         );
  XOR2_X1 SB_13_sbox_output_mapping_1_U6 ( .A(SB_13_sbox_InvUnmappedxD[11]), 
        .B(SB_13_sbox_output_mapping_1_n18), .Z(SR_OUT1[44]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U5 ( .A(SB_13_sbox_InvUnmappedxD[15]), 
        .B(SB_13_sbox_InvUnmappedxD[14]), .Z(SB_13_sbox_output_mapping_1_n15)
         );
  XOR2_X1 SB_13_sbox_output_mapping_1_U4 ( .A(SB_13_sbox_InvUnmappedxD[13]), 
        .B(SB_13_sbox_output_mapping_1_n15), .Z(
        SB_13_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U3 ( .A(SB_13_sbox_InvUnmappedxD[12]), 
        .B(SB_13_sbox_InvUnmappedxD[11]), .Z(SB_13_sbox_output_mapping_1_n16)
         );
  XOR2_X1 SB_13_sbox_output_mapping_1_U2 ( .A(SB_13_sbox_output_mapping_1_n17), 
        .B(SB_13_sbox_output_mapping_1_n16), .Z(SR_OUT1[43]) );
  XOR2_X1 SB_13_sbox_output_mapping_1_U1 ( .A(SB_13_sbox_InvUnmappedxD[14]), 
        .B(SB_13_sbox_InvUnmappedxD[13]), .Z(SB_13_sbox_output_mapping_1_n12)
         );
  XOR2_X1 SB_13_sbox_input_mapping_0_U20 ( .A(SB_13_sbox_mappedxD[2]), .B(
        KA_OUT0[111]), .Z(SB_13_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U19 ( .A(KA_OUT0[107]), .B(KA_OUT0[105]), 
        .Z(SB_13_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U18 ( .A(KA_OUT0[108]), .B(
        SB_13_sbox_input_mapping_0_n17), .Z(SB_13_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U17 ( .A(SB_13_sbox_input_mapping_0_n19), 
        .B(SB_13_sbox_input_mapping_0_n18), .Z(SB_13_sbox_mappedxD[3]) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U16 ( .A(SB_13_sbox_mappedxD[2]), .B(
        KA_OUT0[110]), .Z(SB_13_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U15 ( .A(KA_OUT0[106]), .B(KA_OUT0[105]), 
        .Z(SB_13_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U14 ( .A(KA_OUT0[107]), .B(
        SB_13_sbox_input_mapping_0_n14), .Z(SB_13_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U13 ( .A(SB_13_sbox_input_mapping_0_n16), 
        .B(SB_13_sbox_input_mapping_0_n15), .Z(SB_13_sbox_mappedxD[0]) );
  XNOR2_X1 SB_13_sbox_input_mapping_0_U12 ( .A(KA_OUT0[106]), .B(
        SB_13_sbox_mappedxD[2]), .ZN(SB_13_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_13_sbox_input_mapping_0_U11 ( .A(SB_13_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[105]), .ZN(SB_13_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U10 ( .A(SB_13_sbox_input_mapping_0_n26), 
        .B(SB_13_sbox_input_mapping_0_n25), .Z(SB_13_sbox_mappedxD[7]) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U9 ( .A(SB_13_sbox_mappedxD[2]), .B(
        KA_OUT0[108]), .Z(SB_13_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U8 ( .A(SB_13_sbox_input_mapping_0_n23), 
        .B(SB_13_sbox_input_mapping_0_n22), .Z(SB_13_sbox_mappedxD[6]) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U7 ( .A(SB_13_sbox_mappedxD[2]), .B(
        KA_OUT0[105]), .Z(SB_13_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U6 ( .A(SB_13_sbox_input_mapping_0_n23), 
        .B(SB_13_sbox_input_mapping_0_n21), .Z(SB_13_sbox_mappedxD[5]) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U5 ( .A(SB_13_sbox_mappedxD[2]), .B(
        SB_13_sbox_input_mapping_0_n24), .Z(SB_13_sbox_mappedxD[4]) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U4 ( .A(SB_13_sbox_mappedxD[2]), .B(
        SB_13_sbox_input_mapping_0_n23), .Z(SB_13_sbox_mappedxD[1]) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U3 ( .A(KA_OUT0[111]), .B(KA_OUT0[110]), 
        .Z(SB_13_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U2 ( .A(KA_OUT0[109]), .B(
        SB_13_sbox_input_mapping_0_n20), .Z(SB_13_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_13_sbox_input_mapping_0_U1 ( .A(KA_OUT0[109]), .B(KA_OUT0[110]), 
        .Z(SB_13_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_13_sbox_square_scaler_gf24_0_U3 ( .A(SB_13_sbox_Y0xorY1xD[2]), 
        .B(SB_13_sbox_Y0xorY1xD[0]), .Z(SB_13_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_13_sbox_square_scaler_gf24_0_U2 ( .A(SB_13_sbox_Y0xorY12xD[0]), 
        .B(SB_13_sbox_Y0xorY1xD[1]), .Z(SB_13_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_13_sbox_square_scaler_gf24_0_U1 ( .A(SB_13_sbox_Y0xorY12xD[0]), 
        .B(SB_13_sbox_Y0xorY1xD[0]), .Z(SB_13_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U17 ( .A(SB_13_sbox_InvUnmappedxD[3]), 
        .B(SB_13_sbox_output_mapping_0_n12), .Z(
        SB_13_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U16 ( .A(SB_13_sbox_InvUnmappedxD[2]), 
        .B(SB_13_sbox_InvUnmappedxD[0]), .Z(SB_13_sbox_output_mapping_0_n13)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U15 ( .A(SB_13_sbox_output_mapping_0_n14), .B(SB_13_sbox_output_mapping_0_n13), .Z(SR_OUT0[42]) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U14 ( .A(SB_13_sbox_InvUnmappedxD[5]), 
        .B(SB_13_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[47]) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U13 ( .A(SB_13_sbox_InvUnmappedxD[6]), 
        .B(SB_13_sbox_InvUnmappedxD[0]), .Z(SB_13_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U12 ( .A(SB_13_sbox_InvUnmappedxD[7]), 
        .B(SB_13_sbox_InvUnmappedxD[3]), .Z(SB_13_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U11 ( .A(SB_13_sbox_InvUnmappedxD[7]), 
        .B(SB_13_sbox_InvUnmappedxD[5]), .Z(SB_13_sbox_output_mapping_0_n18)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U10 ( .A(SB_13_sbox_InvUnmappedxD[3]), 
        .B(SB_13_sbox_output_mapping_0_n18), .Z(SR_OUT0[44]) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U9 ( .A(SB_13_sbox_InvUnmappedxD[6]), 
        .B(SB_13_sbox_InvUnmappedxD[4]), .Z(SB_13_sbox_output_mapping_0_n10)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U8 ( .A(SB_13_sbox_InvUnmappedxD[1]), 
        .B(SB_13_sbox_output_mapping_0_n10), .Z(SB_13_sbox_InvMappedxD_0__0_)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U7 ( .A(SB_13_sbox_InvUnmappedxD[5]), 
        .B(SB_13_sbox_InvUnmappedxD[4]), .Z(SB_13_sbox_output_mapping_0_n11)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U6 ( .A(SB_13_sbox_InvUnmappedxD[1]), 
        .B(SB_13_sbox_output_mapping_0_n11), .Z(SB_13_sbox_InvMappedxD_0__1_)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U5 ( .A(SB_13_sbox_InvUnmappedxD[7]), 
        .B(SB_13_sbox_InvUnmappedxD[6]), .Z(SB_13_sbox_output_mapping_0_n15)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U4 ( .A(SB_13_sbox_InvUnmappedxD[5]), 
        .B(SB_13_sbox_output_mapping_0_n15), .Z(
        SB_13_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U3 ( .A(SB_13_sbox_InvUnmappedxD[4]), 
        .B(SB_13_sbox_InvUnmappedxD[3]), .Z(SB_13_sbox_output_mapping_0_n16)
         );
  XOR2_X1 SB_13_sbox_output_mapping_0_U2 ( .A(SB_13_sbox_output_mapping_0_n17), 
        .B(SB_13_sbox_output_mapping_0_n16), .Z(SR_OUT0[43]) );
  XOR2_X1 SB_13_sbox_output_mapping_0_U1 ( .A(SB_13_sbox_InvUnmappedxD[6]), 
        .B(SB_13_sbox_InvUnmappedxD[5]), .Z(SB_13_sbox_output_mapping_0_n12)
         );
  XOR2_X1 SB_13_sbox_mul_y0y1_U18 ( .A(SB_13_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[11]), .Z(SB_13_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U17 ( .A(SB_13_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[10]), .Z(SB_13_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U16 ( .A(SB_13_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[9]), .Z(SB_13_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U15 ( .A(SB_13_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[8]), .Z(SB_13_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U14 ( .A(SB_13_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[3]), .Z(SB_13_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U13 ( .A(SB_13_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[2]), .Z(SB_13_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U12 ( .A(SB_13_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[1]), .Z(SB_13_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U11 ( .A(SB_13_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_13_sbox_mul_y0y1_FFxDP[0]), .Z(SB_13_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U10 ( .A(RAND[251]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_13_sbox_mul_y0y1_FFxDN[11]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U9 ( .A(RAND[249]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_13_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_13_sbox_mul_y0y1_U8 ( .A(RAND[251]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_13_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_13_sbox_mul_y0y1_U7 ( .A(RAND[249]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_13_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_13_sbox_mul_y0y1_U6 ( .A(RAND[250]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_13_sbox_mul_y0y1_FFxDN[10]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_U5 ( .A(RAND[248]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_13_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_13_sbox_mul_y0y1_U4 ( .A(RAND[250]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_13_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_13_sbox_mul_y0y1_U3 ( .A(RAND[248]), .B(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_13_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[0]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[1]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[2]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[3]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[4]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[5]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[6]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[7]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[8]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_13_sbox_mul_y0y1_FFxDN[9]), .CK(CLK), .Q(SB_13_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(
        SB_13_sbox_mul_y0y1_FFxDN[10]), .CK(CLK), .Q(
        SB_13_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(
        SB_13_sbox_mul_y0y1_FFxDN[11]), .CK(CLK), .Q(
        SB_13_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(
        SB_13_sbox_mul_y0y1_FFxDN[12]), .CK(CLK), .Q(
        SB_13_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(
        SB_13_sbox_mul_y0y1_FFxDN[13]), .CK(CLK), .Q(
        SB_13_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(
        SB_13_sbox_mul_y0y1_FFxDN[14]), .CK(CLK), .Q(
        SB_13_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_13_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(
        SB_13_sbox_mul_y0y1_FFxDN[15]), .CK(CLK), .Q(
        SB_13_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_13_sbox_Y0xD[5]), .B(
        SB_13_sbox_Y0xD[4]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_13_sbox_Y1xD[5]), .B(
        SB_13_sbox_Y1xD[4]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_13_sbox_Y0xD[7]), .B(
        SB_13_sbox_Y0xD[6]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_13_sbox_Y1xD[7]), .B(
        SB_13_sbox_Y1xD[6]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_13_sbox_Y1xD[7]), .A2(
        SB_13_sbox_Y0xD[7]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(
        SB_13_sbox_mul_y0y1_FFxDN[15]) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_13_sbox_Y1xD[5]), .A2(
        SB_13_sbox_Y0xD[5]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(
        SB_13_sbox_mul_y0y1_FFxDN[13]) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_13_sbox_Y1xD[4]), .B(
        SB_13_sbox_Y1xD[6]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_13_sbox_Y0xD[4]), .B(
        SB_13_sbox_Y0xD[6]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_13_sbox_Y1xD[5]), .B(
        SB_13_sbox_Y1xD[7]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_13_sbox_Y1xD[6]), .A2(
        SB_13_sbox_Y0xD[6]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_13_sbox_mul_y0y1_FFxDN[14]) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_13_sbox_Y1xD[4]), .A2(
        SB_13_sbox_Y0xD[4]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_13_sbox_mul_y0y1_FFxDN[12]) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_13_sbox_Y0xD[5]), .B(
        SB_13_sbox_Y0xD[7]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_13_sbox_Y0xD[1]), .B(
        SB_13_sbox_Y0xD[0]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_13_sbox_Y1xD[5]), .B(
        SB_13_sbox_Y1xD[4]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_13_sbox_Y0xD[3]), .B(
        SB_13_sbox_Y0xD[2]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_13_sbox_Y1xD[7]), .B(
        SB_13_sbox_Y1xD[6]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_13_sbox_Y1xD[7]), .A2(
        SB_13_sbox_Y0xD[3]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_13_sbox_Y1xD[5]), .A2(
        SB_13_sbox_Y0xD[1]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_13_sbox_Y1xD[4]), .B(
        SB_13_sbox_Y1xD[6]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_13_sbox_Y0xD[0]), .B(
        SB_13_sbox_Y0xD[2]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_13_sbox_Y1xD[5]), .B(
        SB_13_sbox_Y1xD[7]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_13_sbox_Y1xD[6]), .A2(
        SB_13_sbox_Y0xD[2]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_13_sbox_Y1xD[4]), .A2(
        SB_13_sbox_Y0xD[0]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_13_sbox_Y0xD[1]), .B(
        SB_13_sbox_Y0xD[3]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_13_sbox_Y0xD[5]), .B(
        SB_13_sbox_Y0xD[4]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_13_sbox_Y1xD[1]), .B(
        SB_13_sbox_Y1xD[0]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_13_sbox_Y0xD[7]), .B(
        SB_13_sbox_Y0xD[6]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_13_sbox_Y1xD[3]), .B(
        SB_13_sbox_Y1xD[2]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_13_sbox_Y1xD[3]), .A2(
        SB_13_sbox_Y0xD[7]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_13_sbox_Y1xD[1]), .A2(
        SB_13_sbox_Y0xD[5]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_13_sbox_Y1xD[0]), .B(
        SB_13_sbox_Y1xD[2]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_13_sbox_Y0xD[4]), .B(
        SB_13_sbox_Y0xD[6]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_13_sbox_Y1xD[1]), .B(
        SB_13_sbox_Y1xD[3]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_13_sbox_Y1xD[2]), .A2(
        SB_13_sbox_Y0xD[6]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_13_sbox_Y1xD[0]), .A2(
        SB_13_sbox_Y0xD[4]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_13_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_13_sbox_Y0xD[5]), .B(
        SB_13_sbox_Y0xD[7]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_13_sbox_Y0xD[1]), .B(
        SB_13_sbox_Y0xD[0]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_13_sbox_Y1xD[1]), .B(
        SB_13_sbox_Y1xD[0]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_13_sbox_Y0xD[3]), .B(
        SB_13_sbox_Y0xD[2]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_13_sbox_Y1xD[3]), .B(
        SB_13_sbox_Y1xD[2]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_13_sbox_Y1xD[3]), .A2(
        SB_13_sbox_Y0xD[3]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_13_sbox_mul_y0y1_FFxDN[3]) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_13_sbox_Y1xD[1]), .A2(
        SB_13_sbox_Y0xD[1]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_13_sbox_mul_y0y1_FFxDN[1]) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_13_sbox_Y1xD[0]), .B(
        SB_13_sbox_Y1xD[2]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_13_sbox_Y0xD[0]), .B(
        SB_13_sbox_Y0xD[2]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_13_sbox_Y1xD[1]), .B(
        SB_13_sbox_Y1xD[3]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_13_sbox_Y1xD[2]), .A2(
        SB_13_sbox_Y0xD[2]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_13_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_13_sbox_Y1xD[0]), .A2(
        SB_13_sbox_Y0xD[0]), .ZN(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_13_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_13_sbox_Y0xD[1]), .B(
        SB_13_sbox_Y0xD[3]), .Z(SB_13_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_13_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_13_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_13_sbox_inverter_gf24_U12 ( .A(SB_13_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_13_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_13_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_U11 ( .A(SB_13_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_13_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_13_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_U10 ( .A(SB_13_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_13_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_13_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_U9 ( .A(SB_13_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_13_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_13_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_13_sbox_inverter_gf24_U8 ( .A(SB_13_sbox_InverterInxDP[6]), .B(
        SB_13_sbox_InverterInxDP[4]), .ZN(SB_13_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_13_sbox_inverter_gf24_U7 ( .A(SB_13_sbox_inverter_gf24_d_1__0_), 
        .B(SB_13_sbox_inverter_gf24_n4), .ZN(
        SB_13_sbox_inverter_gf24_CxD_1__0_) );
  XNOR2_X1 SB_13_sbox_inverter_gf24_U6 ( .A(SB_13_sbox_InverterInxDP[2]), .B(
        SB_13_sbox_InverterInxDP[0]), .ZN(SB_13_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_13_sbox_inverter_gf24_U5 ( .A(SB_13_sbox_inverter_gf24_d_0__0_), 
        .B(SB_13_sbox_inverter_gf24_n3), .ZN(
        SB_13_sbox_inverter_gf24_CxD_0__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_U4 ( .A(SB_13_sbox_InverterInxDP[7]), .B(
        SB_13_sbox_InverterInxDP[5]), .Z(SB_13_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_U3 ( .A(SB_13_sbox_InverterInxDP[3]), .B(
        SB_13_sbox_InverterInxDP[1]), .Z(SB_13_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_13_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_13_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_13_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_13_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_13_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_13_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_13_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_13_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_13_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_13_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_13_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_13_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_13_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_13_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_13_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_13_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_13_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_13_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_13_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_13_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_13_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_13_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_13_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_13_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_13_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_13_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_13_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_13_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[239]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[238]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[239]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[238]), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_13_sbox_InverterInxDP[7]), .A2(SB_13_sbox_InverterInxDP[5]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_13_sbox_InverterInxDP[6]), .A2(SB_13_sbox_InverterInxDP[4]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_13_sbox_InverterInxDP[5]), .B(SB_13_sbox_InverterInxDP[4]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_13_sbox_InverterInxDP[7]), .B(SB_13_sbox_InverterInxDP[6]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_13_sbox_InverterInxDP[7]), .A2(SB_13_sbox_InverterInxDP[1]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_13_sbox_InverterInxDP[6]), .A2(SB_13_sbox_InverterInxDP[0]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_13_sbox_InverterInxDP[1]), .B(SB_13_sbox_InverterInxDP[0]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_13_sbox_InverterInxDP[7]), .B(SB_13_sbox_InverterInxDP[6]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_13_sbox_InverterInxDP[3]), .A2(SB_13_sbox_InverterInxDP[5]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_13_sbox_InverterInxDP[2]), .A2(SB_13_sbox_InverterInxDP[4]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_13_sbox_InverterInxDP[5]), .B(SB_13_sbox_InverterInxDP[4]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_13_sbox_InverterInxDP[3]), .B(SB_13_sbox_InverterInxDP[2]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_13_sbox_InverterInxDP[3]), .A2(SB_13_sbox_InverterInxDP[1]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_13_sbox_InverterInxDP[2]), .A2(SB_13_sbox_InverterInxDP[0]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_13_sbox_InverterInxDP[1]), .B(SB_13_sbox_InverterInxDP[0]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_13_sbox_InverterInxDP[3]), .B(SB_13_sbox_InverterInxDP[2]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[237]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[236]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[237]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[236]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_13_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_13_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_13_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_13_sbox_InverterOutxD[5]) );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[3]), .B(SB_13_sbox_inverter_gf24_ExDP[2]), .Z(SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[1]), .B(SB_13_sbox_inverter_gf24_ExDP[0]), .Z(SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[3]), .B(SB_13_sbox_inverter_gf24_ExDP[2]), .Z(SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[1]), .B(SB_13_sbox_inverter_gf24_ExDP[0]), .Z(SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_13_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_13_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[235]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[234]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[235]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[234]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_13_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_13_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_13_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_13_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_13_sbox_InverterOutxD[7]) );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_13_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[3]), .B(SB_13_sbox_inverter_gf24_ExDP[2]), .Z(SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[1]), .B(SB_13_sbox_inverter_gf24_ExDP[0]), .Z(SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[3]), .B(SB_13_sbox_inverter_gf24_ExDP[2]), .Z(SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_13_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_13_sbox_inverter_gf24_ExDP[1]), .B(SB_13_sbox_inverter_gf24_ExDP[0]), .Z(SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_13_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_13_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_13_sbox_mult_msb_U18 ( .A(SB_13_sbox_mult_msb_FFxDP[12]), .B(
        SB_13_sbox_mult_msb_FFxDP[8]), .Z(SB_13_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_13_sbox_mult_msb_U17 ( .A(SB_13_sbox_mult_msb_FFxDP[4]), .B(
        SB_13_sbox_mult_msb_FFxDP[0]), .Z(SB_13_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_13_sbox_mult_msb_U16 ( .A(SB_13_sbox_mult_msb_FFxDP[7]), .B(
        SB_13_sbox_mult_msb_FFxDP[3]), .Z(SB_13_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_13_sbox_mult_msb_U15 ( .A(SB_13_sbox_mult_msb_FFxDP[15]), .B(
        SB_13_sbox_mult_msb_FFxDP[11]), .Z(SB_13_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_13_sbox_mult_msb_U14 ( .A(SB_13_sbox_mult_msb_FFxDP[6]), .B(
        SB_13_sbox_mult_msb_FFxDP[2]), .Z(SB_13_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_13_sbox_mult_msb_U13 ( .A(SB_13_sbox_mult_msb_FFxDP[14]), .B(
        SB_13_sbox_mult_msb_FFxDP[10]), .Z(SB_13_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_13_sbox_mult_msb_U12 ( .A(RAND[247]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_13_sbox_mult_msb_FFxDN[11]) );
  XOR2_X1 SB_13_sbox_mult_msb_U11 ( .A(RAND[245]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_13_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_13_sbox_mult_msb_U10 ( .A(RAND[247]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_13_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_13_sbox_mult_msb_U9 ( .A(RAND[245]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_13_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_13_sbox_mult_msb_U8 ( .A(RAND[246]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_13_sbox_mult_msb_FFxDN[10]) );
  XOR2_X1 SB_13_sbox_mult_msb_U7 ( .A(RAND[244]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_13_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_13_sbox_mult_msb_U6 ( .A(RAND[246]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_13_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_13_sbox_mult_msb_U5 ( .A(RAND[244]), .B(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_13_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_13_sbox_mult_msb_U4 ( .A(SB_13_sbox_mult_msb_FFxDP[5]), .B(
        SB_13_sbox_mult_msb_FFxDP[1]), .Z(SB_13_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_13_sbox_mult_msb_U3 ( .A(SB_13_sbox_mult_msb_FFxDP[13]), .B(
        SB_13_sbox_mult_msb_FFxDP[9]), .Z(SB_13_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_13_sbox_mult_msb_FFxDN[0]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_13_sbox_mult_msb_FFxDN[1]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_13_sbox_mult_msb_FFxDN[2]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_13_sbox_mult_msb_FFxDN[3]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_13_sbox_mult_msb_FFxDN[4]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_13_sbox_mult_msb_FFxDN[5]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_13_sbox_mult_msb_FFxDN[6]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_13_sbox_mult_msb_FFxDN[7]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_13_sbox_mult_msb_FFxDN[8]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_13_sbox_mult_msb_FFxDN[9]), .CK(CLK), .Q(SB_13_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(
        SB_13_sbox_mult_msb_FFxDN[10]), .CK(CLK), .Q(
        SB_13_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(
        SB_13_sbox_mult_msb_FFxDN[11]), .CK(CLK), .Q(
        SB_13_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(
        SB_13_sbox_mult_msb_FFxDN[12]), .CK(CLK), .Q(
        SB_13_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(
        SB_13_sbox_mult_msb_FFxDN[13]), .CK(CLK), .Q(
        SB_13_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(
        SB_13_sbox_mult_msb_FFxDN[14]), .CK(CLK), .Q(
        SB_13_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_13_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(
        SB_13_sbox_mult_msb_FFxDN[15]), .CK(CLK), .Q(
        SB_13_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_13_sbox_InverterOutxD[5]), .B(SB_13_sbox_InverterOutxD[4]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_13_sbox_Y0_4xDP[5]), .B(
        SB_13_sbox_Y0_4xDP[4]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_13_sbox_InverterOutxD[7]), .B(SB_13_sbox_InverterOutxD[6]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_13_sbox_Y0_4xDP[7]), .B(
        SB_13_sbox_Y0_4xDP[6]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_13_sbox_Y0_4xDP[4]), 
        .B(SB_13_sbox_Y0_4xDP[6]), .ZN(SB_13_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_13_sbox_Y0_4xDP[5]), .B(
        SB_13_sbox_Y0_4xDP[7]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(
        SB_13_sbox_InverterOutxD[7]), .A2(SB_13_sbox_Y0_4xDP[7]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(
        SB_13_sbox_mult_msb_FFxDN[15]) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(
        SB_13_sbox_InverterOutxD[5]), .A2(SB_13_sbox_Y0_4xDP[5]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(
        SB_13_sbox_mult_msb_FFxDN[13]) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(
        SB_13_sbox_InverterOutxD[6]), .A2(SB_13_sbox_Y0_4xDP[6]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_13_sbox_mult_msb_FFxDN[14]) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(
        SB_13_sbox_InverterOutxD[4]), .A2(SB_13_sbox_Y0_4xDP[4]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_13_sbox_mult_msb_FFxDN[12]) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(
        SB_13_sbox_InverterOutxD[4]), .B(SB_13_sbox_InverterOutxD[6]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_13_sbox_InverterOutxD[5]), 
        .B(SB_13_sbox_InverterOutxD[7]), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_13_sbox_InverterOutxD[5]), .B(SB_13_sbox_InverterOutxD[4]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_13_sbox_Y0_4xDP[1]), .B(
        SB_13_sbox_Y0_4xDP[0]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_13_sbox_InverterOutxD[7]), .B(SB_13_sbox_InverterOutxD[6]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_13_sbox_Y0_4xDP[3]), .B(
        SB_13_sbox_Y0_4xDP[2]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_13_sbox_Y0_4xDP[0]), 
        .B(SB_13_sbox_Y0_4xDP[2]), .ZN(SB_13_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_13_sbox_Y0_4xDP[1]), .B(
        SB_13_sbox_Y0_4xDP[3]), .Z(SB_13_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(
        SB_13_sbox_InverterOutxD[7]), .A2(SB_13_sbox_Y0_4xDP[3]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(
        SB_13_sbox_InverterOutxD[5]), .A2(SB_13_sbox_Y0_4xDP[1]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(
        SB_13_sbox_InverterOutxD[6]), .A2(SB_13_sbox_Y0_4xDP[2]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(
        SB_13_sbox_InverterOutxD[4]), .A2(SB_13_sbox_Y0_4xDP[0]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_13_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(
        SB_13_sbox_InverterOutxD[4]), .B(SB_13_sbox_InverterOutxD[6]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_13_sbox_InverterOutxD[5]), 
        .B(SB_13_sbox_InverterOutxD[7]), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_13_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_13_sbox_InverterOutxD[1]), .B(SB_13_sbox_InverterOutxD[0]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_13_sbox_Y0_4xDP[5]), .B(
        SB_13_sbox_Y0_4xDP[4]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_13_sbox_InverterOutxD[3]), .B(SB_13_sbox_InverterOutxD[2]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_13_sbox_Y0_4xDP[7]), .B(
        SB_13_sbox_Y0_4xDP[6]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_13_sbox_Y0_4xDP[4]), 
        .B(SB_13_sbox_Y0_4xDP[6]), .ZN(SB_13_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_13_sbox_Y0_4xDP[5]), .B(
        SB_13_sbox_Y0_4xDP[7]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(
        SB_13_sbox_InverterOutxD[3]), .A2(SB_13_sbox_Y0_4xDP[7]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(
        SB_13_sbox_InverterOutxD[1]), .A2(SB_13_sbox_Y0_4xDP[5]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(
        SB_13_sbox_InverterOutxD[2]), .A2(SB_13_sbox_Y0_4xDP[6]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(
        SB_13_sbox_InverterOutxD[0]), .A2(SB_13_sbox_Y0_4xDP[4]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_13_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(
        SB_13_sbox_InverterOutxD[0]), .B(SB_13_sbox_InverterOutxD[2]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_13_sbox_InverterOutxD[1]), 
        .B(SB_13_sbox_InverterOutxD[3]), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_13_sbox_InverterOutxD[1]), .B(SB_13_sbox_InverterOutxD[0]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_13_sbox_Y0_4xDP[1]), .B(
        SB_13_sbox_Y0_4xDP[0]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_13_sbox_InverterOutxD[3]), .B(SB_13_sbox_InverterOutxD[2]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_13_sbox_Y0_4xDP[3]), .B(
        SB_13_sbox_Y0_4xDP[2]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_13_sbox_Y0_4xDP[0]), 
        .B(SB_13_sbox_Y0_4xDP[2]), .ZN(SB_13_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_13_sbox_Y0_4xDP[1]), .B(
        SB_13_sbox_Y0_4xDP[3]), .Z(SB_13_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(
        SB_13_sbox_InverterOutxD[3]), .A2(SB_13_sbox_Y0_4xDP[3]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_13_sbox_mult_msb_FFxDN[3]) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(
        SB_13_sbox_InverterOutxD[1]), .A2(SB_13_sbox_Y0_4xDP[1]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_13_sbox_mult_msb_FFxDN[1]) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(
        SB_13_sbox_InverterOutxD[2]), .A2(SB_13_sbox_Y0_4xDP[2]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_13_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(
        SB_13_sbox_InverterOutxD[0]), .A2(SB_13_sbox_Y0_4xDP[0]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_13_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(
        SB_13_sbox_InverterOutxD[0]), .B(SB_13_sbox_InverterOutxD[2]), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_13_sbox_InverterOutxD[1]), 
        .B(SB_13_sbox_InverterOutxD[3]), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_13_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_13_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_13_sbox_mult_lsb_U18 ( .A(SB_13_sbox_mult_lsb_FFxDP[13]), .B(
        SB_13_sbox_mult_lsb_FFxDP[9]), .Z(SB_13_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U17 ( .A(SB_13_sbox_mult_lsb_FFxDP[5]), .B(
        SB_13_sbox_mult_lsb_FFxDP[1]), .Z(SB_13_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U16 ( .A(SB_13_sbox_mult_lsb_FFxDP[4]), .B(
        SB_13_sbox_mult_lsb_FFxDP[0]), .Z(SB_13_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U15 ( .A(SB_13_sbox_mult_lsb_FFxDP[12]), .B(
        SB_13_sbox_mult_lsb_FFxDP[8]), .Z(SB_13_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U14 ( .A(SB_13_sbox_mult_lsb_FFxDP[6]), .B(
        SB_13_sbox_mult_lsb_FFxDP[2]), .Z(SB_13_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U13 ( .A(SB_13_sbox_mult_lsb_FFxDP[14]), .B(
        SB_13_sbox_mult_lsb_FFxDP[10]), .Z(SB_13_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U12 ( .A(RAND[243]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_13_sbox_mult_lsb_FFxDN[11]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U11 ( .A(RAND[241]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_13_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_13_sbox_mult_lsb_U10 ( .A(RAND[243]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_13_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_13_sbox_mult_lsb_U9 ( .A(RAND[241]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_13_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_13_sbox_mult_lsb_U8 ( .A(RAND[242]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_13_sbox_mult_lsb_FFxDN[10]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U7 ( .A(RAND[240]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_13_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_13_sbox_mult_lsb_U6 ( .A(RAND[242]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_13_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_13_sbox_mult_lsb_U5 ( .A(RAND[240]), .B(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_13_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_13_sbox_mult_lsb_U4 ( .A(SB_13_sbox_mult_lsb_FFxDP[7]), .B(
        SB_13_sbox_mult_lsb_FFxDP[3]), .Z(SB_13_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_13_sbox_mult_lsb_U3 ( .A(SB_13_sbox_mult_lsb_FFxDP[15]), .B(
        SB_13_sbox_mult_lsb_FFxDP[11]), .Z(SB_13_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_13_sbox_mult_lsb_FFxDN[0]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_13_sbox_mult_lsb_FFxDN[1]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_13_sbox_mult_lsb_FFxDN[2]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_13_sbox_mult_lsb_FFxDN[3]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_13_sbox_mult_lsb_FFxDN[4]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_13_sbox_mult_lsb_FFxDN[5]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_13_sbox_mult_lsb_FFxDN[6]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_13_sbox_mult_lsb_FFxDN[7]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_13_sbox_mult_lsb_FFxDN[8]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_13_sbox_mult_lsb_FFxDN[9]), .CK(CLK), .Q(SB_13_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(
        SB_13_sbox_mult_lsb_FFxDN[10]), .CK(CLK), .Q(
        SB_13_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(
        SB_13_sbox_mult_lsb_FFxDN[11]), .CK(CLK), .Q(
        SB_13_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(
        SB_13_sbox_mult_lsb_FFxDN[12]), .CK(CLK), .Q(
        SB_13_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(
        SB_13_sbox_mult_lsb_FFxDN[13]), .CK(CLK), .Q(
        SB_13_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(
        SB_13_sbox_mult_lsb_FFxDN[14]), .CK(CLK), .Q(
        SB_13_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_13_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(
        SB_13_sbox_mult_lsb_FFxDN[15]), .CK(CLK), .Q(
        SB_13_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_13_sbox_InverterOutxD[5]), .B(SB_13_sbox_InverterOutxD[4]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_13_sbox_Y1_4xDP[5]), .B(
        SB_13_sbox_Y1_4xDP[4]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_13_sbox_InverterOutxD[7]), .B(SB_13_sbox_InverterOutxD[6]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_13_sbox_Y1_4xDP[7]), .B(
        SB_13_sbox_Y1_4xDP[6]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_13_sbox_Y1_4xDP[4]), 
        .B(SB_13_sbox_Y1_4xDP[6]), .ZN(SB_13_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_13_sbox_Y1_4xDP[5]), .B(
        SB_13_sbox_Y1_4xDP[7]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(
        SB_13_sbox_InverterOutxD[7]), .A2(SB_13_sbox_Y1_4xDP[7]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(
        SB_13_sbox_mult_lsb_FFxDN[15]) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(
        SB_13_sbox_InverterOutxD[5]), .A2(SB_13_sbox_Y1_4xDP[5]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(
        SB_13_sbox_mult_lsb_FFxDN[13]) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(
        SB_13_sbox_InverterOutxD[6]), .A2(SB_13_sbox_Y1_4xDP[6]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_13_sbox_mult_lsb_FFxDN[14]) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(
        SB_13_sbox_InverterOutxD[4]), .A2(SB_13_sbox_Y1_4xDP[4]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_13_sbox_mult_lsb_FFxDN[12]) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(
        SB_13_sbox_InverterOutxD[4]), .B(SB_13_sbox_InverterOutxD[6]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_13_sbox_InverterOutxD[5]), 
        .B(SB_13_sbox_InverterOutxD[7]), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_13_sbox_InverterOutxD[5]), .B(SB_13_sbox_InverterOutxD[4]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_13_sbox_Y1_4xDP[1]), .B(
        SB_13_sbox_Y1_4xDP[0]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_13_sbox_InverterOutxD[7]), .B(SB_13_sbox_InverterOutxD[6]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_13_sbox_Y1_4xDP[3]), .B(
        SB_13_sbox_Y1_4xDP[2]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_13_sbox_Y1_4xDP[0]), 
        .B(SB_13_sbox_Y1_4xDP[2]), .ZN(SB_13_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_13_sbox_Y1_4xDP[1]), .B(
        SB_13_sbox_Y1_4xDP[3]), .Z(SB_13_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(
        SB_13_sbox_InverterOutxD[7]), .A2(SB_13_sbox_Y1_4xDP[3]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(
        SB_13_sbox_InverterOutxD[5]), .A2(SB_13_sbox_Y1_4xDP[1]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(
        SB_13_sbox_InverterOutxD[6]), .A2(SB_13_sbox_Y1_4xDP[2]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(
        SB_13_sbox_InverterOutxD[4]), .A2(SB_13_sbox_Y1_4xDP[0]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(
        SB_13_sbox_InverterOutxD[4]), .B(SB_13_sbox_InverterOutxD[6]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_13_sbox_InverterOutxD[5]), 
        .B(SB_13_sbox_InverterOutxD[7]), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_13_sbox_InverterOutxD[1]), .B(SB_13_sbox_InverterOutxD[0]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_13_sbox_Y1_4xDP[5]), .B(
        SB_13_sbox_Y1_4xDP[4]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_13_sbox_InverterOutxD[3]), .B(SB_13_sbox_InverterOutxD[2]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_13_sbox_Y1_4xDP[7]), .B(
        SB_13_sbox_Y1_4xDP[6]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_13_sbox_Y1_4xDP[4]), 
        .B(SB_13_sbox_Y1_4xDP[6]), .ZN(SB_13_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_13_sbox_Y1_4xDP[5]), .B(
        SB_13_sbox_Y1_4xDP[7]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(
        SB_13_sbox_InverterOutxD[3]), .A2(SB_13_sbox_Y1_4xDP[7]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(
        SB_13_sbox_InverterOutxD[1]), .A2(SB_13_sbox_Y1_4xDP[5]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(
        SB_13_sbox_InverterOutxD[2]), .A2(SB_13_sbox_Y1_4xDP[6]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(
        SB_13_sbox_InverterOutxD[0]), .A2(SB_13_sbox_Y1_4xDP[4]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_13_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(
        SB_13_sbox_InverterOutxD[0]), .B(SB_13_sbox_InverterOutxD[2]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_13_sbox_InverterOutxD[1]), 
        .B(SB_13_sbox_InverterOutxD[3]), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_13_sbox_InverterOutxD[1]), .B(SB_13_sbox_InverterOutxD[0]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_13_sbox_Y1_4xDP[1]), .B(
        SB_13_sbox_Y1_4xDP[0]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_13_sbox_InverterOutxD[3]), .B(SB_13_sbox_InverterOutxD[2]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_13_sbox_Y1_4xDP[3]), .B(
        SB_13_sbox_Y1_4xDP[2]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_13_sbox_Y1_4xDP[0]), 
        .B(SB_13_sbox_Y1_4xDP[2]), .ZN(SB_13_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_13_sbox_Y1_4xDP[1]), .B(
        SB_13_sbox_Y1_4xDP[3]), .Z(SB_13_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(
        SB_13_sbox_InverterOutxD[3]), .A2(SB_13_sbox_Y1_4xDP[3]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_13_sbox_mult_lsb_FFxDN[3]) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(
        SB_13_sbox_InverterOutxD[1]), .A2(SB_13_sbox_Y1_4xDP[1]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_13_sbox_mult_lsb_FFxDN[1]) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(
        SB_13_sbox_InverterOutxD[2]), .A2(SB_13_sbox_Y1_4xDP[2]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_13_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(
        SB_13_sbox_InverterOutxD[0]), .A2(SB_13_sbox_Y1_4xDP[0]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_13_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(
        SB_13_sbox_InverterOutxD[0]), .B(SB_13_sbox_InverterOutxD[2]), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_13_sbox_InverterOutxD[1]), 
        .B(SB_13_sbox_InverterOutxD[3]), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_13_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_13_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_14_sbox_U22 ( .A(SB_14_sbox_Y0xorY12xDP[7]), .B(
        SB_14_sbox_Y0mulY1xD[7]), .Z(SB_14_sbox_InverterInxD[7]) );
  XOR2_X1 SB_14_sbox_U21 ( .A(SB_14_sbox_Y0xorY12xDP[6]), .B(
        SB_14_sbox_Y0mulY1xD[6]), .Z(SB_14_sbox_InverterInxD[6]) );
  XOR2_X1 SB_14_sbox_U20 ( .A(SB_14_sbox_Y0xorY12xDP[5]), .B(
        SB_14_sbox_Y0mulY1xD[5]), .Z(SB_14_sbox_InverterInxD[5]) );
  XOR2_X1 SB_14_sbox_U19 ( .A(SB_14_sbox_Y0xorY12xDP[4]), .B(
        SB_14_sbox_Y0mulY1xD[4]), .Z(SB_14_sbox_InverterInxD[4]) );
  XOR2_X1 SB_14_sbox_U18 ( .A(SB_14_sbox_Y0xorY12xDP[3]), .B(
        SB_14_sbox_Y0mulY1xD[3]), .Z(SB_14_sbox_InverterInxD[3]) );
  XOR2_X1 SB_14_sbox_U17 ( .A(SB_14_sbox_Y0xorY12xDP[2]), .B(
        SB_14_sbox_Y0mulY1xD[2]), .Z(SB_14_sbox_InverterInxD[2]) );
  XOR2_X1 SB_14_sbox_U16 ( .A(SB_14_sbox_Y0xorY12xDP[1]), .B(
        SB_14_sbox_Y0mulY1xD[1]), .Z(SB_14_sbox_InverterInxD[1]) );
  XOR2_X1 SB_14_sbox_U15 ( .A(SB_14_sbox_Y0xorY12xDP[0]), .B(
        SB_14_sbox_Y0mulY1xD[0]), .Z(SB_14_sbox_InverterInxD[0]) );
  XOR2_X1 SB_14_sbox_U14 ( .A(SB_14_sbox_Y1xD[7]), .B(SB_14_sbox_Y0xD[7]), .Z(
        SB_14_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_14_sbox_U13 ( .A(SB_14_sbox_Y1xD[3]), .B(SB_14_sbox_Y0xD[3]), .Z(
        SB_14_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_14_sbox_U12 ( .A(SB_14_sbox_Y1xD[5]), .B(SB_14_sbox_Y0xD[5]), .Z(
        SB_14_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_14_sbox_U11 ( .A(SB_14_sbox_Y1xD[1]), .B(SB_14_sbox_Y0xD[1]), .Z(
        SB_14_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_14_sbox_U10 ( .A(SB_14_sbox_Y1xD[6]), .B(SB_14_sbox_Y0xD[6]), .Z(
        SB_14_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_14_sbox_U9 ( .A(SB_14_sbox_Y1xD[2]), .B(SB_14_sbox_Y0xD[2]), .Z(
        SB_14_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_14_sbox_U8 ( .A(SB_14_sbox_Y1xD[4]), .B(SB_14_sbox_Y0xD[4]), .Z(
        SB_14_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_14_sbox_U7 ( .A(SB_14_sbox_Y1xD[0]), .B(SB_14_sbox_Y0xD[0]), .Z(
        SB_14_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_14_sbox_U6 ( .A(SB_14_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[21]) );
  INV_X1 SB_14_sbox_U5 ( .A(SB_14_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[22]) );
  INV_X1 SB_14_sbox_U4 ( .A(SB_14_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[16]) );
  INV_X1 SB_14_sbox_U3 ( .A(SB_14_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[17]) );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_14_sbox_Y1_3xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_14_sbox_Y1_2xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_14_sbox_Y1_1xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_14_sbox_Y1_0xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_14_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_14_sbox_Y1_3xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_14_sbox_Y1_2xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_14_sbox_Y1_1xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_14_sbox_Y1_0xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_14_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_14_sbox_Y1_3xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_14_sbox_Y1_2xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_14_sbox_Y1_1xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_14_sbox_Y1_0xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_14_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_14_sbox_Y1_3xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_14_sbox_Y1_2xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_14_sbox_Y1_1xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_14_sbox_Y1_0xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_14_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_14_sbox_Y1_3xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_14_sbox_Y1_2xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_14_sbox_Y1_1xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_14_sbox_Y1_0xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_14_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_14_sbox_Y1_3xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_14_sbox_Y1_2xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_14_sbox_Y1_1xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_14_sbox_Y1_0xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_14_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_14_sbox_Y1_3xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_14_sbox_Y1_2xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_14_sbox_Y1_1xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_14_sbox_Y1_0xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_14_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_14_sbox_Y1_3xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_14_sbox_Y1_2xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_14_sbox_Y1_1xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_14_sbox_Y1_0xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_14_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_14_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_14_sbox_Y0_3xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_14_sbox_Y0_2xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_14_sbox_Y0_1xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_14_sbox_Y0_0xDP[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_14_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_14_sbox_Y0_3xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_14_sbox_Y0_2xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_14_sbox_Y0_1xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_14_sbox_Y0_0xDP[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_14_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_14_sbox_Y0_3xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_14_sbox_Y0_2xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_14_sbox_Y0_1xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_14_sbox_Y0_0xDP[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_14_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_14_sbox_Y0_3xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_14_sbox_Y0_2xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_14_sbox_Y0_1xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_14_sbox_Y0_0xDP[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_14_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_14_sbox_Y0_3xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_14_sbox_Y0_2xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_14_sbox_Y0_1xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_14_sbox_Y0_0xDP[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_14_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_14_sbox_Y0_3xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_14_sbox_Y0_2xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_14_sbox_Y0_1xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_14_sbox_Y0_0xDP[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_14_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_14_sbox_Y0_3xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_14_sbox_Y0_2xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_14_sbox_Y0_1xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_14_sbox_Y0_0xDP[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_14_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_14_sbox_Y0_3xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_14_sbox_Y0_2xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_14_sbox_Y0_1xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_14_sbox_Y0_0xDP[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_14_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_14_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_0__0_ ( .D(SB_14_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_14_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_0__1_ ( .D(SB_14_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_14_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_0__2_ ( .D(SB_14_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_14_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_0__3_ ( .D(SB_14_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_14_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_1__0_ ( .D(SB_14_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_14_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_1__1_ ( .D(SB_14_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_14_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_1__2_ ( .D(SB_14_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_14_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_14_sbox_InverterInxDP_reg_1__3_ ( .D(SB_14_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_14_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_14_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_14_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_14_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__0_ ( .D(SB_14_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_14_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__1_ ( .D(SB_14_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_14_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__2_ ( .D(SB_14_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_14_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__3_ ( .D(SB_14_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_14_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__4_ ( .D(SB_14_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_14_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__5_ ( .D(SB_14_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_14_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__6_ ( .D(SB_14_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_14_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_0__7_ ( .D(SB_14_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_14_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__0_ ( .D(SB_14_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_14_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__1_ ( .D(SB_14_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_14_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__2_ ( .D(SB_14_sbox_mappedxD[10]), .CK(CLK), .Q(SB_14_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__3_ ( .D(SB_14_sbox_mappedxD[11]), .CK(CLK), .Q(SB_14_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__4_ ( .D(SB_14_sbox_mappedxD[12]), .CK(CLK), .Q(SB_14_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__5_ ( .D(SB_14_sbox_mappedxD[13]), .CK(CLK), .Q(SB_14_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__6_ ( .D(SB_14_sbox_mappedxD[14]), .CK(CLK), .Q(SB_14_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_14_sbox_mappedxDP_reg_1__7_ ( .D(SB_14_sbox_mappedxD[15]), .CK(CLK), .Q(SB_14_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_14_sbox_input_mapping_1_U20 ( .A(SB_14_sbox_mappedxD[10]), .B(
        KA_OUT1[119]), .Z(SB_14_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U19 ( .A(KA_OUT1[115]), .B(KA_OUT1[113]), 
        .Z(SB_14_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U18 ( .A(KA_OUT1[116]), .B(
        SB_14_sbox_input_mapping_1_n17), .Z(SB_14_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U17 ( .A(SB_14_sbox_input_mapping_1_n19), 
        .B(SB_14_sbox_input_mapping_1_n18), .Z(SB_14_sbox_mappedxD[11]) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U16 ( .A(SB_14_sbox_mappedxD[10]), .B(
        KA_OUT1[118]), .Z(SB_14_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U15 ( .A(KA_OUT1[114]), .B(KA_OUT1[113]), 
        .Z(SB_14_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U14 ( .A(KA_OUT1[115]), .B(
        SB_14_sbox_input_mapping_1_n14), .Z(SB_14_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U13 ( .A(SB_14_sbox_input_mapping_1_n16), 
        .B(SB_14_sbox_input_mapping_1_n15), .Z(SB_14_sbox_mappedxD[8]) );
  XNOR2_X1 SB_14_sbox_input_mapping_1_U12 ( .A(KA_OUT1[114]), .B(
        SB_14_sbox_mappedxD[10]), .ZN(SB_14_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_14_sbox_input_mapping_1_U11 ( .A(SB_14_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[113]), .ZN(SB_14_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U10 ( .A(SB_14_sbox_input_mapping_1_n26), 
        .B(SB_14_sbox_input_mapping_1_n25), .Z(SB_14_sbox_mappedxD[15]) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U9 ( .A(SB_14_sbox_mappedxD[10]), .B(
        KA_OUT1[116]), .Z(SB_14_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U8 ( .A(SB_14_sbox_input_mapping_1_n23), 
        .B(SB_14_sbox_input_mapping_1_n22), .Z(SB_14_sbox_mappedxD[14]) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U7 ( .A(SB_14_sbox_mappedxD[10]), .B(
        KA_OUT1[113]), .Z(SB_14_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U6 ( .A(SB_14_sbox_input_mapping_1_n23), 
        .B(SB_14_sbox_input_mapping_1_n21), .Z(SB_14_sbox_mappedxD[13]) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U5 ( .A(SB_14_sbox_mappedxD[10]), .B(
        SB_14_sbox_input_mapping_1_n24), .Z(SB_14_sbox_mappedxD[12]) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U4 ( .A(SB_14_sbox_mappedxD[10]), .B(
        SB_14_sbox_input_mapping_1_n23), .Z(SB_14_sbox_mappedxD[9]) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U3 ( .A(KA_OUT1[119]), .B(KA_OUT1[118]), 
        .Z(SB_14_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U2 ( .A(KA_OUT1[117]), .B(
        SB_14_sbox_input_mapping_1_n20), .Z(SB_14_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_14_sbox_input_mapping_1_U1 ( .A(KA_OUT1[117]), .B(KA_OUT1[118]), 
        .Z(SB_14_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_14_sbox_square_scaler_gf24_1_U3 ( .A(SB_14_sbox_Y0xorY1xD[5]), 
        .B(SB_14_sbox_Y0xorY1xD[3]), .Z(SB_14_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_14_sbox_square_scaler_gf24_1_U2 ( .A(SB_14_sbox_Y0xorY12xD[4]), 
        .B(SB_14_sbox_Y0xorY1xD[4]), .Z(SB_14_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_14_sbox_square_scaler_gf24_1_U1 ( .A(SB_14_sbox_Y0xorY12xD[4]), 
        .B(SB_14_sbox_Y0xorY1xD[3]), .Z(SB_14_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U17 ( .A(SB_14_sbox_InvUnmappedxD[11]), 
        .B(SB_14_sbox_output_mapping_1_n12), .Z(
        SB_14_sbox_output_mapping_1_n14) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U16 ( .A(SB_14_sbox_InvUnmappedxD[10]), 
        .B(SB_14_sbox_InvUnmappedxD[8]), .Z(SB_14_sbox_output_mapping_1_n13)
         );
  XOR2_X1 SB_14_sbox_output_mapping_1_U15 ( .A(SB_14_sbox_output_mapping_1_n14), .B(SB_14_sbox_output_mapping_1_n13), .Z(SR_OUT1[18]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U14 ( .A(SB_14_sbox_InvUnmappedxD[14]), 
        .B(SB_14_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[21]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U13 ( .A(SB_14_sbox_InvUnmappedxD[15]), 
        .B(SB_14_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[22]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U12 ( .A(SB_14_sbox_InvUnmappedxD[13]), 
        .B(SB_14_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[23]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U11 ( .A(SB_14_sbox_InvUnmappedxD[14]), 
        .B(SB_14_sbox_InvUnmappedxD[12]), .Z(SB_14_sbox_output_mapping_1_n10)
         );
  XOR2_X1 SB_14_sbox_output_mapping_1_U10 ( .A(SB_14_sbox_InvUnmappedxD[9]), 
        .B(SB_14_sbox_output_mapping_1_n10), .Z(SR_OUT1[16]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U9 ( .A(SB_14_sbox_InvUnmappedxD[13]), 
        .B(SB_14_sbox_InvUnmappedxD[12]), .Z(SB_14_sbox_output_mapping_1_n11)
         );
  XOR2_X1 SB_14_sbox_output_mapping_1_U8 ( .A(SB_14_sbox_InvUnmappedxD[9]), 
        .B(SB_14_sbox_output_mapping_1_n11), .Z(SR_OUT1[17]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U7 ( .A(SB_14_sbox_InvUnmappedxD[15]), 
        .B(SB_14_sbox_InvUnmappedxD[13]), .Z(SB_14_sbox_output_mapping_1_n18)
         );
  XOR2_X1 SB_14_sbox_output_mapping_1_U6 ( .A(SB_14_sbox_InvUnmappedxD[11]), 
        .B(SB_14_sbox_output_mapping_1_n18), .Z(SR_OUT1[20]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U5 ( .A(SB_14_sbox_InvUnmappedxD[15]), 
        .B(SB_14_sbox_InvUnmappedxD[14]), .Z(SB_14_sbox_output_mapping_1_n15)
         );
  XOR2_X1 SB_14_sbox_output_mapping_1_U4 ( .A(SB_14_sbox_InvUnmappedxD[13]), 
        .B(SB_14_sbox_output_mapping_1_n15), .Z(
        SB_14_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U3 ( .A(SB_14_sbox_InvUnmappedxD[12]), 
        .B(SB_14_sbox_InvUnmappedxD[11]), .Z(SB_14_sbox_output_mapping_1_n16)
         );
  XOR2_X1 SB_14_sbox_output_mapping_1_U2 ( .A(SB_14_sbox_output_mapping_1_n17), 
        .B(SB_14_sbox_output_mapping_1_n16), .Z(SR_OUT1[19]) );
  XOR2_X1 SB_14_sbox_output_mapping_1_U1 ( .A(SB_14_sbox_InvUnmappedxD[14]), 
        .B(SB_14_sbox_InvUnmappedxD[13]), .Z(SB_14_sbox_output_mapping_1_n12)
         );
  XOR2_X1 SB_14_sbox_input_mapping_0_U20 ( .A(SB_14_sbox_mappedxD[2]), .B(
        KA_OUT0[119]), .Z(SB_14_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U19 ( .A(KA_OUT0[115]), .B(KA_OUT0[113]), 
        .Z(SB_14_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U18 ( .A(KA_OUT0[116]), .B(
        SB_14_sbox_input_mapping_0_n17), .Z(SB_14_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U17 ( .A(SB_14_sbox_input_mapping_0_n19), 
        .B(SB_14_sbox_input_mapping_0_n18), .Z(SB_14_sbox_mappedxD[3]) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U16 ( .A(SB_14_sbox_mappedxD[2]), .B(
        KA_OUT0[118]), .Z(SB_14_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U15 ( .A(KA_OUT0[114]), .B(KA_OUT0[113]), 
        .Z(SB_14_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U14 ( .A(KA_OUT0[115]), .B(
        SB_14_sbox_input_mapping_0_n14), .Z(SB_14_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U13 ( .A(SB_14_sbox_input_mapping_0_n16), 
        .B(SB_14_sbox_input_mapping_0_n15), .Z(SB_14_sbox_mappedxD[0]) );
  XNOR2_X1 SB_14_sbox_input_mapping_0_U12 ( .A(KA_OUT0[114]), .B(
        SB_14_sbox_mappedxD[2]), .ZN(SB_14_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_14_sbox_input_mapping_0_U11 ( .A(SB_14_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[113]), .ZN(SB_14_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U10 ( .A(SB_14_sbox_input_mapping_0_n26), 
        .B(SB_14_sbox_input_mapping_0_n25), .Z(SB_14_sbox_mappedxD[7]) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U9 ( .A(SB_14_sbox_mappedxD[2]), .B(
        KA_OUT0[116]), .Z(SB_14_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U8 ( .A(SB_14_sbox_input_mapping_0_n23), 
        .B(SB_14_sbox_input_mapping_0_n22), .Z(SB_14_sbox_mappedxD[6]) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U7 ( .A(SB_14_sbox_mappedxD[2]), .B(
        KA_OUT0[113]), .Z(SB_14_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U6 ( .A(SB_14_sbox_input_mapping_0_n23), 
        .B(SB_14_sbox_input_mapping_0_n21), .Z(SB_14_sbox_mappedxD[5]) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U5 ( .A(SB_14_sbox_mappedxD[2]), .B(
        SB_14_sbox_input_mapping_0_n24), .Z(SB_14_sbox_mappedxD[4]) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U4 ( .A(SB_14_sbox_mappedxD[2]), .B(
        SB_14_sbox_input_mapping_0_n23), .Z(SB_14_sbox_mappedxD[1]) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U3 ( .A(KA_OUT0[119]), .B(KA_OUT0[118]), 
        .Z(SB_14_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U2 ( .A(KA_OUT0[117]), .B(
        SB_14_sbox_input_mapping_0_n20), .Z(SB_14_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_14_sbox_input_mapping_0_U1 ( .A(KA_OUT0[117]), .B(KA_OUT0[118]), 
        .Z(SB_14_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_14_sbox_square_scaler_gf24_0_U3 ( .A(SB_14_sbox_Y0xorY1xD[2]), 
        .B(SB_14_sbox_Y0xorY1xD[0]), .Z(SB_14_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_14_sbox_square_scaler_gf24_0_U2 ( .A(SB_14_sbox_Y0xorY12xD[0]), 
        .B(SB_14_sbox_Y0xorY1xD[1]), .Z(SB_14_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_14_sbox_square_scaler_gf24_0_U1 ( .A(SB_14_sbox_Y0xorY12xD[0]), 
        .B(SB_14_sbox_Y0xorY1xD[0]), .Z(SB_14_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U17 ( .A(SB_14_sbox_InvUnmappedxD[3]), 
        .B(SB_14_sbox_output_mapping_0_n12), .Z(
        SB_14_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U16 ( .A(SB_14_sbox_InvUnmappedxD[2]), 
        .B(SB_14_sbox_InvUnmappedxD[0]), .Z(SB_14_sbox_output_mapping_0_n13)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U15 ( .A(SB_14_sbox_output_mapping_0_n14), .B(SB_14_sbox_output_mapping_0_n13), .Z(SR_OUT0[18]) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U14 ( .A(SB_14_sbox_InvUnmappedxD[5]), 
        .B(SB_14_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[23]) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U13 ( .A(SB_14_sbox_InvUnmappedxD[6]), 
        .B(SB_14_sbox_InvUnmappedxD[0]), .Z(SB_14_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U12 ( .A(SB_14_sbox_InvUnmappedxD[7]), 
        .B(SB_14_sbox_InvUnmappedxD[3]), .Z(SB_14_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U11 ( .A(SB_14_sbox_InvUnmappedxD[7]), 
        .B(SB_14_sbox_InvUnmappedxD[5]), .Z(SB_14_sbox_output_mapping_0_n18)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U10 ( .A(SB_14_sbox_InvUnmappedxD[3]), 
        .B(SB_14_sbox_output_mapping_0_n18), .Z(SR_OUT0[20]) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U9 ( .A(SB_14_sbox_InvUnmappedxD[6]), 
        .B(SB_14_sbox_InvUnmappedxD[4]), .Z(SB_14_sbox_output_mapping_0_n10)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U8 ( .A(SB_14_sbox_InvUnmappedxD[1]), 
        .B(SB_14_sbox_output_mapping_0_n10), .Z(SB_14_sbox_InvMappedxD_0__0_)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U7 ( .A(SB_14_sbox_InvUnmappedxD[5]), 
        .B(SB_14_sbox_InvUnmappedxD[4]), .Z(SB_14_sbox_output_mapping_0_n11)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U6 ( .A(SB_14_sbox_InvUnmappedxD[1]), 
        .B(SB_14_sbox_output_mapping_0_n11), .Z(SB_14_sbox_InvMappedxD_0__1_)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U5 ( .A(SB_14_sbox_InvUnmappedxD[7]), 
        .B(SB_14_sbox_InvUnmappedxD[6]), .Z(SB_14_sbox_output_mapping_0_n15)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U4 ( .A(SB_14_sbox_InvUnmappedxD[5]), 
        .B(SB_14_sbox_output_mapping_0_n15), .Z(
        SB_14_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U3 ( .A(SB_14_sbox_InvUnmappedxD[4]), 
        .B(SB_14_sbox_InvUnmappedxD[3]), .Z(SB_14_sbox_output_mapping_0_n16)
         );
  XOR2_X1 SB_14_sbox_output_mapping_0_U2 ( .A(SB_14_sbox_output_mapping_0_n17), 
        .B(SB_14_sbox_output_mapping_0_n16), .Z(SR_OUT0[19]) );
  XOR2_X1 SB_14_sbox_output_mapping_0_U1 ( .A(SB_14_sbox_InvUnmappedxD[6]), 
        .B(SB_14_sbox_InvUnmappedxD[5]), .Z(SB_14_sbox_output_mapping_0_n12)
         );
  XOR2_X1 SB_14_sbox_mul_y0y1_U18 ( .A(SB_14_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[11]), .Z(SB_14_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U17 ( .A(SB_14_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[10]), .Z(SB_14_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U16 ( .A(SB_14_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[9]), .Z(SB_14_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U15 ( .A(SB_14_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[8]), .Z(SB_14_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U14 ( .A(SB_14_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[3]), .Z(SB_14_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U13 ( .A(SB_14_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[2]), .Z(SB_14_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U12 ( .A(SB_14_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[1]), .Z(SB_14_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U11 ( .A(SB_14_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_14_sbox_mul_y0y1_FFxDP[0]), .Z(SB_14_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U10 ( .A(RAND[269]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_14_sbox_mul_y0y1_FFxDN[11]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U9 ( .A(RAND[267]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_14_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_14_sbox_mul_y0y1_U8 ( .A(RAND[269]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_14_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_14_sbox_mul_y0y1_U7 ( .A(RAND[267]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_14_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_14_sbox_mul_y0y1_U6 ( .A(RAND[268]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_14_sbox_mul_y0y1_FFxDN[10]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_U5 ( .A(RAND[266]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_14_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_14_sbox_mul_y0y1_U4 ( .A(RAND[268]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_14_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_14_sbox_mul_y0y1_U3 ( .A(RAND[266]), .B(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_14_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[0]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[1]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[2]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[3]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[4]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[5]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[6]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[7]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[8]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_14_sbox_mul_y0y1_FFxDN[9]), .CK(CLK), .Q(SB_14_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(
        SB_14_sbox_mul_y0y1_FFxDN[10]), .CK(CLK), .Q(
        SB_14_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(
        SB_14_sbox_mul_y0y1_FFxDN[11]), .CK(CLK), .Q(
        SB_14_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(
        SB_14_sbox_mul_y0y1_FFxDN[12]), .CK(CLK), .Q(
        SB_14_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(
        SB_14_sbox_mul_y0y1_FFxDN[13]), .CK(CLK), .Q(
        SB_14_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(
        SB_14_sbox_mul_y0y1_FFxDN[14]), .CK(CLK), .Q(
        SB_14_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_14_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(
        SB_14_sbox_mul_y0y1_FFxDN[15]), .CK(CLK), .Q(
        SB_14_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_14_sbox_Y0xD[5]), .B(
        SB_14_sbox_Y0xD[4]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_14_sbox_Y1xD[5]), .B(
        SB_14_sbox_Y1xD[4]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_14_sbox_Y0xD[7]), .B(
        SB_14_sbox_Y0xD[6]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_14_sbox_Y1xD[7]), .B(
        SB_14_sbox_Y1xD[6]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_14_sbox_Y1xD[7]), .A2(
        SB_14_sbox_Y0xD[7]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(
        SB_14_sbox_mul_y0y1_FFxDN[15]) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_14_sbox_Y1xD[5]), .A2(
        SB_14_sbox_Y0xD[5]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(
        SB_14_sbox_mul_y0y1_FFxDN[13]) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_14_sbox_Y1xD[4]), .B(
        SB_14_sbox_Y1xD[6]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_14_sbox_Y0xD[4]), .B(
        SB_14_sbox_Y0xD[6]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_14_sbox_Y1xD[5]), .B(
        SB_14_sbox_Y1xD[7]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_14_sbox_Y1xD[6]), .A2(
        SB_14_sbox_Y0xD[6]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_14_sbox_mul_y0y1_FFxDN[14]) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_14_sbox_Y1xD[4]), .A2(
        SB_14_sbox_Y0xD[4]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_14_sbox_mul_y0y1_FFxDN[12]) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_14_sbox_Y0xD[5]), .B(
        SB_14_sbox_Y0xD[7]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_14_sbox_Y0xD[1]), .B(
        SB_14_sbox_Y0xD[0]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_14_sbox_Y1xD[5]), .B(
        SB_14_sbox_Y1xD[4]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_14_sbox_Y0xD[3]), .B(
        SB_14_sbox_Y0xD[2]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_14_sbox_Y1xD[7]), .B(
        SB_14_sbox_Y1xD[6]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_14_sbox_Y1xD[7]), .A2(
        SB_14_sbox_Y0xD[3]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_14_sbox_Y1xD[5]), .A2(
        SB_14_sbox_Y0xD[1]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_14_sbox_Y1xD[4]), .B(
        SB_14_sbox_Y1xD[6]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_14_sbox_Y0xD[0]), .B(
        SB_14_sbox_Y0xD[2]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_14_sbox_Y1xD[5]), .B(
        SB_14_sbox_Y1xD[7]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_14_sbox_Y1xD[6]), .A2(
        SB_14_sbox_Y0xD[2]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_14_sbox_Y1xD[4]), .A2(
        SB_14_sbox_Y0xD[0]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_14_sbox_Y0xD[1]), .B(
        SB_14_sbox_Y0xD[3]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_14_sbox_Y0xD[5]), .B(
        SB_14_sbox_Y0xD[4]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_14_sbox_Y1xD[1]), .B(
        SB_14_sbox_Y1xD[0]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_14_sbox_Y0xD[7]), .B(
        SB_14_sbox_Y0xD[6]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_14_sbox_Y1xD[3]), .B(
        SB_14_sbox_Y1xD[2]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_14_sbox_Y1xD[3]), .A2(
        SB_14_sbox_Y0xD[7]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_14_sbox_Y1xD[1]), .A2(
        SB_14_sbox_Y0xD[5]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_14_sbox_Y1xD[0]), .B(
        SB_14_sbox_Y1xD[2]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_14_sbox_Y0xD[4]), .B(
        SB_14_sbox_Y0xD[6]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_14_sbox_Y1xD[1]), .B(
        SB_14_sbox_Y1xD[3]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_14_sbox_Y1xD[2]), .A2(
        SB_14_sbox_Y0xD[6]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_14_sbox_Y1xD[0]), .A2(
        SB_14_sbox_Y0xD[4]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_14_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_14_sbox_Y0xD[5]), .B(
        SB_14_sbox_Y0xD[7]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_14_sbox_Y0xD[1]), .B(
        SB_14_sbox_Y0xD[0]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_14_sbox_Y1xD[1]), .B(
        SB_14_sbox_Y1xD[0]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_14_sbox_Y0xD[3]), .B(
        SB_14_sbox_Y0xD[2]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_14_sbox_Y1xD[3]), .B(
        SB_14_sbox_Y1xD[2]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_14_sbox_Y1xD[3]), .A2(
        SB_14_sbox_Y0xD[3]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_14_sbox_mul_y0y1_FFxDN[3]) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_14_sbox_Y1xD[1]), .A2(
        SB_14_sbox_Y0xD[1]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_14_sbox_mul_y0y1_FFxDN[1]) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_14_sbox_Y1xD[0]), .B(
        SB_14_sbox_Y1xD[2]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_14_sbox_Y0xD[0]), .B(
        SB_14_sbox_Y0xD[2]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_14_sbox_Y1xD[1]), .B(
        SB_14_sbox_Y1xD[3]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_14_sbox_Y1xD[2]), .A2(
        SB_14_sbox_Y0xD[2]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_14_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_14_sbox_Y1xD[0]), .A2(
        SB_14_sbox_Y0xD[0]), .ZN(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_14_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_14_sbox_Y0xD[1]), .B(
        SB_14_sbox_Y0xD[3]), .Z(SB_14_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_14_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_14_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_14_sbox_inverter_gf24_U12 ( .A(SB_14_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_14_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_14_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_U11 ( .A(SB_14_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_14_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_14_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_U10 ( .A(SB_14_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_14_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_14_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_U9 ( .A(SB_14_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_14_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_14_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_14_sbox_inverter_gf24_U8 ( .A(SB_14_sbox_InverterInxDP[6]), .B(
        SB_14_sbox_InverterInxDP[4]), .ZN(SB_14_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_14_sbox_inverter_gf24_U7 ( .A(SB_14_sbox_inverter_gf24_d_1__0_), 
        .B(SB_14_sbox_inverter_gf24_n4), .ZN(
        SB_14_sbox_inverter_gf24_CxD_1__0_) );
  XNOR2_X1 SB_14_sbox_inverter_gf24_U6 ( .A(SB_14_sbox_InverterInxDP[2]), .B(
        SB_14_sbox_InverterInxDP[0]), .ZN(SB_14_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_14_sbox_inverter_gf24_U5 ( .A(SB_14_sbox_inverter_gf24_d_0__0_), 
        .B(SB_14_sbox_inverter_gf24_n3), .ZN(
        SB_14_sbox_inverter_gf24_CxD_0__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_U4 ( .A(SB_14_sbox_InverterInxDP[7]), .B(
        SB_14_sbox_InverterInxDP[5]), .Z(SB_14_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_U3 ( .A(SB_14_sbox_InverterInxDP[3]), .B(
        SB_14_sbox_InverterInxDP[1]), .Z(SB_14_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_14_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_14_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_14_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_14_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_14_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_14_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_14_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_14_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_14_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_14_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_14_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_14_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_14_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_14_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_14_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_14_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_14_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_14_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_14_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_14_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_14_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_14_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_14_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_14_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_14_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_14_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_14_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_14_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[257]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[256]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[257]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[256]), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_14_sbox_InverterInxDP[7]), .A2(SB_14_sbox_InverterInxDP[5]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_14_sbox_InverterInxDP[6]), .A2(SB_14_sbox_InverterInxDP[4]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_14_sbox_InverterInxDP[5]), .B(SB_14_sbox_InverterInxDP[4]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_14_sbox_InverterInxDP[7]), .B(SB_14_sbox_InverterInxDP[6]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_14_sbox_InverterInxDP[7]), .A2(SB_14_sbox_InverterInxDP[1]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_14_sbox_InverterInxDP[6]), .A2(SB_14_sbox_InverterInxDP[0]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_14_sbox_InverterInxDP[1]), .B(SB_14_sbox_InverterInxDP[0]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_14_sbox_InverterInxDP[7]), .B(SB_14_sbox_InverterInxDP[6]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_14_sbox_InverterInxDP[3]), .A2(SB_14_sbox_InverterInxDP[5]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_14_sbox_InverterInxDP[2]), .A2(SB_14_sbox_InverterInxDP[4]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_14_sbox_InverterInxDP[5]), .B(SB_14_sbox_InverterInxDP[4]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_14_sbox_InverterInxDP[3]), .B(SB_14_sbox_InverterInxDP[2]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_14_sbox_InverterInxDP[3]), .A2(SB_14_sbox_InverterInxDP[1]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_14_sbox_InverterInxDP[2]), .A2(SB_14_sbox_InverterInxDP[0]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_14_sbox_InverterInxDP[1]), .B(SB_14_sbox_InverterInxDP[0]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_14_sbox_InverterInxDP[3]), .B(SB_14_sbox_InverterInxDP[2]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[255]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[254]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[255]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[254]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_14_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_14_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_14_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_14_sbox_InverterOutxD[5]) );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[3]), .B(SB_14_sbox_inverter_gf24_ExDP[2]), .Z(SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[1]), .B(SB_14_sbox_inverter_gf24_ExDP[0]), .Z(SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[3]), .B(SB_14_sbox_inverter_gf24_ExDP[2]), .Z(SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[1]), .B(SB_14_sbox_inverter_gf24_ExDP[0]), .Z(SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_14_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_14_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[253]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[252]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[253]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[252]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_14_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_14_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_14_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_14_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_14_sbox_InverterOutxD[7]) );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_14_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[3]), .B(SB_14_sbox_inverter_gf24_ExDP[2]), .Z(SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[1]), .B(SB_14_sbox_inverter_gf24_ExDP[0]), .Z(SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[3]), .B(SB_14_sbox_inverter_gf24_ExDP[2]), .Z(SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_14_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_14_sbox_inverter_gf24_ExDP[1]), .B(SB_14_sbox_inverter_gf24_ExDP[0]), .Z(SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_14_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_14_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_14_sbox_mult_msb_U18 ( .A(SB_14_sbox_mult_msb_FFxDP[12]), .B(
        SB_14_sbox_mult_msb_FFxDP[8]), .Z(SB_14_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_14_sbox_mult_msb_U17 ( .A(SB_14_sbox_mult_msb_FFxDP[4]), .B(
        SB_14_sbox_mult_msb_FFxDP[0]), .Z(SB_14_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_14_sbox_mult_msb_U16 ( .A(SB_14_sbox_mult_msb_FFxDP[7]), .B(
        SB_14_sbox_mult_msb_FFxDP[3]), .Z(SB_14_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_14_sbox_mult_msb_U15 ( .A(SB_14_sbox_mult_msb_FFxDP[15]), .B(
        SB_14_sbox_mult_msb_FFxDP[11]), .Z(SB_14_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_14_sbox_mult_msb_U14 ( .A(SB_14_sbox_mult_msb_FFxDP[6]), .B(
        SB_14_sbox_mult_msb_FFxDP[2]), .Z(SB_14_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_14_sbox_mult_msb_U13 ( .A(SB_14_sbox_mult_msb_FFxDP[14]), .B(
        SB_14_sbox_mult_msb_FFxDP[10]), .Z(SB_14_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_14_sbox_mult_msb_U12 ( .A(RAND[265]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_14_sbox_mult_msb_FFxDN[11]) );
  XOR2_X1 SB_14_sbox_mult_msb_U11 ( .A(RAND[263]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_14_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_14_sbox_mult_msb_U10 ( .A(RAND[265]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_14_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_14_sbox_mult_msb_U9 ( .A(RAND[263]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_14_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_14_sbox_mult_msb_U8 ( .A(RAND[264]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_14_sbox_mult_msb_FFxDN[10]) );
  XOR2_X1 SB_14_sbox_mult_msb_U7 ( .A(RAND[262]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_14_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_14_sbox_mult_msb_U6 ( .A(RAND[264]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_14_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_14_sbox_mult_msb_U5 ( .A(RAND[262]), .B(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_14_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_14_sbox_mult_msb_U4 ( .A(SB_14_sbox_mult_msb_FFxDP[5]), .B(
        SB_14_sbox_mult_msb_FFxDP[1]), .Z(SB_14_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_14_sbox_mult_msb_U3 ( .A(SB_14_sbox_mult_msb_FFxDP[13]), .B(
        SB_14_sbox_mult_msb_FFxDP[9]), .Z(SB_14_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_14_sbox_mult_msb_FFxDN[0]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_14_sbox_mult_msb_FFxDN[1]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_14_sbox_mult_msb_FFxDN[2]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_14_sbox_mult_msb_FFxDN[3]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_14_sbox_mult_msb_FFxDN[4]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_14_sbox_mult_msb_FFxDN[5]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_14_sbox_mult_msb_FFxDN[6]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_14_sbox_mult_msb_FFxDN[7]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_14_sbox_mult_msb_FFxDN[8]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_14_sbox_mult_msb_FFxDN[9]), .CK(CLK), .Q(SB_14_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(
        SB_14_sbox_mult_msb_FFxDN[10]), .CK(CLK), .Q(
        SB_14_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(
        SB_14_sbox_mult_msb_FFxDN[11]), .CK(CLK), .Q(
        SB_14_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(
        SB_14_sbox_mult_msb_FFxDN[12]), .CK(CLK), .Q(
        SB_14_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(
        SB_14_sbox_mult_msb_FFxDN[13]), .CK(CLK), .Q(
        SB_14_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(
        SB_14_sbox_mult_msb_FFxDN[14]), .CK(CLK), .Q(
        SB_14_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_14_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(
        SB_14_sbox_mult_msb_FFxDN[15]), .CK(CLK), .Q(
        SB_14_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_14_sbox_InverterOutxD[5]), .B(SB_14_sbox_InverterOutxD[4]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_14_sbox_Y0_4xDP[5]), .B(
        SB_14_sbox_Y0_4xDP[4]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_14_sbox_InverterOutxD[7]), .B(SB_14_sbox_InverterOutxD[6]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_14_sbox_Y0_4xDP[7]), .B(
        SB_14_sbox_Y0_4xDP[6]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_14_sbox_Y0_4xDP[4]), 
        .B(SB_14_sbox_Y0_4xDP[6]), .ZN(SB_14_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_14_sbox_Y0_4xDP[5]), .B(
        SB_14_sbox_Y0_4xDP[7]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(
        SB_14_sbox_InverterOutxD[7]), .A2(SB_14_sbox_Y0_4xDP[7]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(
        SB_14_sbox_mult_msb_FFxDN[15]) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(
        SB_14_sbox_InverterOutxD[5]), .A2(SB_14_sbox_Y0_4xDP[5]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(
        SB_14_sbox_mult_msb_FFxDN[13]) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(
        SB_14_sbox_InverterOutxD[6]), .A2(SB_14_sbox_Y0_4xDP[6]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_14_sbox_mult_msb_FFxDN[14]) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(
        SB_14_sbox_InverterOutxD[4]), .A2(SB_14_sbox_Y0_4xDP[4]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_14_sbox_mult_msb_FFxDN[12]) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(
        SB_14_sbox_InverterOutxD[4]), .B(SB_14_sbox_InverterOutxD[6]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_14_sbox_InverterOutxD[5]), 
        .B(SB_14_sbox_InverterOutxD[7]), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_14_sbox_InverterOutxD[5]), .B(SB_14_sbox_InverterOutxD[4]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_14_sbox_Y0_4xDP[1]), .B(
        SB_14_sbox_Y0_4xDP[0]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_14_sbox_InverterOutxD[7]), .B(SB_14_sbox_InverterOutxD[6]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_14_sbox_Y0_4xDP[3]), .B(
        SB_14_sbox_Y0_4xDP[2]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_14_sbox_Y0_4xDP[0]), 
        .B(SB_14_sbox_Y0_4xDP[2]), .ZN(SB_14_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_14_sbox_Y0_4xDP[1]), .B(
        SB_14_sbox_Y0_4xDP[3]), .Z(SB_14_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(
        SB_14_sbox_InverterOutxD[7]), .A2(SB_14_sbox_Y0_4xDP[3]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(
        SB_14_sbox_InverterOutxD[5]), .A2(SB_14_sbox_Y0_4xDP[1]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(
        SB_14_sbox_InverterOutxD[6]), .A2(SB_14_sbox_Y0_4xDP[2]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(
        SB_14_sbox_InverterOutxD[4]), .A2(SB_14_sbox_Y0_4xDP[0]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_14_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(
        SB_14_sbox_InverterOutxD[4]), .B(SB_14_sbox_InverterOutxD[6]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_14_sbox_InverterOutxD[5]), 
        .B(SB_14_sbox_InverterOutxD[7]), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_14_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_14_sbox_InverterOutxD[1]), .B(SB_14_sbox_InverterOutxD[0]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_14_sbox_Y0_4xDP[5]), .B(
        SB_14_sbox_Y0_4xDP[4]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_14_sbox_InverterOutxD[3]), .B(SB_14_sbox_InverterOutxD[2]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_14_sbox_Y0_4xDP[7]), .B(
        SB_14_sbox_Y0_4xDP[6]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_14_sbox_Y0_4xDP[4]), 
        .B(SB_14_sbox_Y0_4xDP[6]), .ZN(SB_14_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_14_sbox_Y0_4xDP[5]), .B(
        SB_14_sbox_Y0_4xDP[7]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(
        SB_14_sbox_InverterOutxD[3]), .A2(SB_14_sbox_Y0_4xDP[7]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(
        SB_14_sbox_InverterOutxD[1]), .A2(SB_14_sbox_Y0_4xDP[5]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(
        SB_14_sbox_InverterOutxD[2]), .A2(SB_14_sbox_Y0_4xDP[6]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(
        SB_14_sbox_InverterOutxD[0]), .A2(SB_14_sbox_Y0_4xDP[4]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_14_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(
        SB_14_sbox_InverterOutxD[0]), .B(SB_14_sbox_InverterOutxD[2]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_14_sbox_InverterOutxD[1]), 
        .B(SB_14_sbox_InverterOutxD[3]), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_14_sbox_InverterOutxD[1]), .B(SB_14_sbox_InverterOutxD[0]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_14_sbox_Y0_4xDP[1]), .B(
        SB_14_sbox_Y0_4xDP[0]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_14_sbox_InverterOutxD[3]), .B(SB_14_sbox_InverterOutxD[2]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_14_sbox_Y0_4xDP[3]), .B(
        SB_14_sbox_Y0_4xDP[2]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_14_sbox_Y0_4xDP[0]), 
        .B(SB_14_sbox_Y0_4xDP[2]), .ZN(SB_14_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_14_sbox_Y0_4xDP[1]), .B(
        SB_14_sbox_Y0_4xDP[3]), .Z(SB_14_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(
        SB_14_sbox_InverterOutxD[3]), .A2(SB_14_sbox_Y0_4xDP[3]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_14_sbox_mult_msb_FFxDN[3]) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(
        SB_14_sbox_InverterOutxD[1]), .A2(SB_14_sbox_Y0_4xDP[1]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_14_sbox_mult_msb_FFxDN[1]) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(
        SB_14_sbox_InverterOutxD[2]), .A2(SB_14_sbox_Y0_4xDP[2]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_14_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(
        SB_14_sbox_InverterOutxD[0]), .A2(SB_14_sbox_Y0_4xDP[0]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_14_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(
        SB_14_sbox_InverterOutxD[0]), .B(SB_14_sbox_InverterOutxD[2]), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_14_sbox_InverterOutxD[1]), 
        .B(SB_14_sbox_InverterOutxD[3]), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_14_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_14_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_14_sbox_mult_lsb_U18 ( .A(SB_14_sbox_mult_lsb_FFxDP[13]), .B(
        SB_14_sbox_mult_lsb_FFxDP[9]), .Z(SB_14_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U17 ( .A(SB_14_sbox_mult_lsb_FFxDP[5]), .B(
        SB_14_sbox_mult_lsb_FFxDP[1]), .Z(SB_14_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U16 ( .A(SB_14_sbox_mult_lsb_FFxDP[4]), .B(
        SB_14_sbox_mult_lsb_FFxDP[0]), .Z(SB_14_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U15 ( .A(SB_14_sbox_mult_lsb_FFxDP[12]), .B(
        SB_14_sbox_mult_lsb_FFxDP[8]), .Z(SB_14_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U14 ( .A(SB_14_sbox_mult_lsb_FFxDP[6]), .B(
        SB_14_sbox_mult_lsb_FFxDP[2]), .Z(SB_14_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U13 ( .A(SB_14_sbox_mult_lsb_FFxDP[14]), .B(
        SB_14_sbox_mult_lsb_FFxDP[10]), .Z(SB_14_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U12 ( .A(RAND[261]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_14_sbox_mult_lsb_FFxDN[11]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U11 ( .A(RAND[259]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_14_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_14_sbox_mult_lsb_U10 ( .A(RAND[261]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_14_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_14_sbox_mult_lsb_U9 ( .A(RAND[259]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_14_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_14_sbox_mult_lsb_U8 ( .A(RAND[260]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_14_sbox_mult_lsb_FFxDN[10]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U7 ( .A(RAND[258]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_14_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_14_sbox_mult_lsb_U6 ( .A(RAND[260]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_14_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_14_sbox_mult_lsb_U5 ( .A(RAND[258]), .B(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_14_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_14_sbox_mult_lsb_U4 ( .A(SB_14_sbox_mult_lsb_FFxDP[7]), .B(
        SB_14_sbox_mult_lsb_FFxDP[3]), .Z(SB_14_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_14_sbox_mult_lsb_U3 ( .A(SB_14_sbox_mult_lsb_FFxDP[15]), .B(
        SB_14_sbox_mult_lsb_FFxDP[11]), .Z(SB_14_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_14_sbox_mult_lsb_FFxDN[0]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_14_sbox_mult_lsb_FFxDN[1]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_14_sbox_mult_lsb_FFxDN[2]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_14_sbox_mult_lsb_FFxDN[3]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_14_sbox_mult_lsb_FFxDN[4]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_14_sbox_mult_lsb_FFxDN[5]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_14_sbox_mult_lsb_FFxDN[6]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_14_sbox_mult_lsb_FFxDN[7]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_14_sbox_mult_lsb_FFxDN[8]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_14_sbox_mult_lsb_FFxDN[9]), .CK(CLK), .Q(SB_14_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(
        SB_14_sbox_mult_lsb_FFxDN[10]), .CK(CLK), .Q(
        SB_14_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(
        SB_14_sbox_mult_lsb_FFxDN[11]), .CK(CLK), .Q(
        SB_14_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(
        SB_14_sbox_mult_lsb_FFxDN[12]), .CK(CLK), .Q(
        SB_14_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(
        SB_14_sbox_mult_lsb_FFxDN[13]), .CK(CLK), .Q(
        SB_14_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(
        SB_14_sbox_mult_lsb_FFxDN[14]), .CK(CLK), .Q(
        SB_14_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_14_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(
        SB_14_sbox_mult_lsb_FFxDN[15]), .CK(CLK), .Q(
        SB_14_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_14_sbox_InverterOutxD[5]), .B(SB_14_sbox_InverterOutxD[4]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_14_sbox_Y1_4xDP[5]), .B(
        SB_14_sbox_Y1_4xDP[4]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_14_sbox_InverterOutxD[7]), .B(SB_14_sbox_InverterOutxD[6]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_14_sbox_Y1_4xDP[7]), .B(
        SB_14_sbox_Y1_4xDP[6]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_14_sbox_Y1_4xDP[4]), 
        .B(SB_14_sbox_Y1_4xDP[6]), .ZN(SB_14_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_14_sbox_Y1_4xDP[5]), .B(
        SB_14_sbox_Y1_4xDP[7]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(
        SB_14_sbox_InverterOutxD[7]), .A2(SB_14_sbox_Y1_4xDP[7]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(
        SB_14_sbox_mult_lsb_FFxDN[15]) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(
        SB_14_sbox_InverterOutxD[5]), .A2(SB_14_sbox_Y1_4xDP[5]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(
        SB_14_sbox_mult_lsb_FFxDN[13]) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(
        SB_14_sbox_InverterOutxD[6]), .A2(SB_14_sbox_Y1_4xDP[6]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_14_sbox_mult_lsb_FFxDN[14]) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(
        SB_14_sbox_InverterOutxD[4]), .A2(SB_14_sbox_Y1_4xDP[4]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_14_sbox_mult_lsb_FFxDN[12]) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(
        SB_14_sbox_InverterOutxD[4]), .B(SB_14_sbox_InverterOutxD[6]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_14_sbox_InverterOutxD[5]), 
        .B(SB_14_sbox_InverterOutxD[7]), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_14_sbox_InverterOutxD[5]), .B(SB_14_sbox_InverterOutxD[4]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_14_sbox_Y1_4xDP[1]), .B(
        SB_14_sbox_Y1_4xDP[0]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_14_sbox_InverterOutxD[7]), .B(SB_14_sbox_InverterOutxD[6]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_14_sbox_Y1_4xDP[3]), .B(
        SB_14_sbox_Y1_4xDP[2]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_14_sbox_Y1_4xDP[0]), 
        .B(SB_14_sbox_Y1_4xDP[2]), .ZN(SB_14_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_14_sbox_Y1_4xDP[1]), .B(
        SB_14_sbox_Y1_4xDP[3]), .Z(SB_14_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(
        SB_14_sbox_InverterOutxD[7]), .A2(SB_14_sbox_Y1_4xDP[3]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(
        SB_14_sbox_InverterOutxD[5]), .A2(SB_14_sbox_Y1_4xDP[1]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(
        SB_14_sbox_InverterOutxD[6]), .A2(SB_14_sbox_Y1_4xDP[2]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(
        SB_14_sbox_InverterOutxD[4]), .A2(SB_14_sbox_Y1_4xDP[0]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(
        SB_14_sbox_InverterOutxD[4]), .B(SB_14_sbox_InverterOutxD[6]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_14_sbox_InverterOutxD[5]), 
        .B(SB_14_sbox_InverterOutxD[7]), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_14_sbox_InverterOutxD[1]), .B(SB_14_sbox_InverterOutxD[0]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_14_sbox_Y1_4xDP[5]), .B(
        SB_14_sbox_Y1_4xDP[4]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_14_sbox_InverterOutxD[3]), .B(SB_14_sbox_InverterOutxD[2]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_14_sbox_Y1_4xDP[7]), .B(
        SB_14_sbox_Y1_4xDP[6]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_14_sbox_Y1_4xDP[4]), 
        .B(SB_14_sbox_Y1_4xDP[6]), .ZN(SB_14_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_14_sbox_Y1_4xDP[5]), .B(
        SB_14_sbox_Y1_4xDP[7]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(
        SB_14_sbox_InverterOutxD[3]), .A2(SB_14_sbox_Y1_4xDP[7]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(
        SB_14_sbox_InverterOutxD[1]), .A2(SB_14_sbox_Y1_4xDP[5]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(
        SB_14_sbox_InverterOutxD[2]), .A2(SB_14_sbox_Y1_4xDP[6]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(
        SB_14_sbox_InverterOutxD[0]), .A2(SB_14_sbox_Y1_4xDP[4]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_14_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(
        SB_14_sbox_InverterOutxD[0]), .B(SB_14_sbox_InverterOutxD[2]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_14_sbox_InverterOutxD[1]), 
        .B(SB_14_sbox_InverterOutxD[3]), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_14_sbox_InverterOutxD[1]), .B(SB_14_sbox_InverterOutxD[0]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_14_sbox_Y1_4xDP[1]), .B(
        SB_14_sbox_Y1_4xDP[0]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_14_sbox_InverterOutxD[3]), .B(SB_14_sbox_InverterOutxD[2]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_14_sbox_Y1_4xDP[3]), .B(
        SB_14_sbox_Y1_4xDP[2]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_14_sbox_Y1_4xDP[0]), 
        .B(SB_14_sbox_Y1_4xDP[2]), .ZN(SB_14_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_14_sbox_Y1_4xDP[1]), .B(
        SB_14_sbox_Y1_4xDP[3]), .Z(SB_14_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(
        SB_14_sbox_InverterOutxD[3]), .A2(SB_14_sbox_Y1_4xDP[3]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_14_sbox_mult_lsb_FFxDN[3]) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(
        SB_14_sbox_InverterOutxD[1]), .A2(SB_14_sbox_Y1_4xDP[1]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_14_sbox_mult_lsb_FFxDN[1]) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(
        SB_14_sbox_InverterOutxD[2]), .A2(SB_14_sbox_Y1_4xDP[2]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_14_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(
        SB_14_sbox_InverterOutxD[0]), .A2(SB_14_sbox_Y1_4xDP[0]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_14_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(
        SB_14_sbox_InverterOutxD[0]), .B(SB_14_sbox_InverterOutxD[2]), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_14_sbox_InverterOutxD[1]), 
        .B(SB_14_sbox_InverterOutxD[3]), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_14_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_14_sbox_mult_lsb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_15_sbox_U22 ( .A(SB_15_sbox_Y0xorY12xDP[7]), .B(
        SB_15_sbox_Y0mulY1xD[7]), .Z(SB_15_sbox_InverterInxD[7]) );
  XOR2_X1 SB_15_sbox_U21 ( .A(SB_15_sbox_Y0xorY12xDP[6]), .B(
        SB_15_sbox_Y0mulY1xD[6]), .Z(SB_15_sbox_InverterInxD[6]) );
  XOR2_X1 SB_15_sbox_U20 ( .A(SB_15_sbox_Y0xorY12xDP[5]), .B(
        SB_15_sbox_Y0mulY1xD[5]), .Z(SB_15_sbox_InverterInxD[5]) );
  XOR2_X1 SB_15_sbox_U19 ( .A(SB_15_sbox_Y0xorY12xDP[4]), .B(
        SB_15_sbox_Y0mulY1xD[4]), .Z(SB_15_sbox_InverterInxD[4]) );
  XOR2_X1 SB_15_sbox_U18 ( .A(SB_15_sbox_Y0xorY12xDP[3]), .B(
        SB_15_sbox_Y0mulY1xD[3]), .Z(SB_15_sbox_InverterInxD[3]) );
  XOR2_X1 SB_15_sbox_U17 ( .A(SB_15_sbox_Y0xorY12xDP[2]), .B(
        SB_15_sbox_Y0mulY1xD[2]), .Z(SB_15_sbox_InverterInxD[2]) );
  XOR2_X1 SB_15_sbox_U16 ( .A(SB_15_sbox_Y0xorY12xDP[1]), .B(
        SB_15_sbox_Y0mulY1xD[1]), .Z(SB_15_sbox_InverterInxD[1]) );
  XOR2_X1 SB_15_sbox_U15 ( .A(SB_15_sbox_Y0xorY12xDP[0]), .B(
        SB_15_sbox_Y0mulY1xD[0]), .Z(SB_15_sbox_InverterInxD[0]) );
  XOR2_X1 SB_15_sbox_U14 ( .A(SB_15_sbox_Y1xD[7]), .B(SB_15_sbox_Y0xD[7]), .Z(
        SB_15_sbox_Y0xorY1xD[5]) );
  XOR2_X1 SB_15_sbox_U13 ( .A(SB_15_sbox_Y1xD[3]), .B(SB_15_sbox_Y0xD[3]), .Z(
        SB_15_sbox_Y0xorY1xD[2]) );
  XOR2_X1 SB_15_sbox_U12 ( .A(SB_15_sbox_Y1xD[5]), .B(SB_15_sbox_Y0xD[5]), .Z(
        SB_15_sbox_Y0xorY1xD[3]) );
  XOR2_X1 SB_15_sbox_U11 ( .A(SB_15_sbox_Y1xD[1]), .B(SB_15_sbox_Y0xD[1]), .Z(
        SB_15_sbox_Y0xorY1xD[0]) );
  XOR2_X1 SB_15_sbox_U10 ( .A(SB_15_sbox_Y1xD[6]), .B(SB_15_sbox_Y0xD[6]), .Z(
        SB_15_sbox_Y0xorY1xD[4]) );
  XOR2_X1 SB_15_sbox_U9 ( .A(SB_15_sbox_Y1xD[2]), .B(SB_15_sbox_Y0xD[2]), .Z(
        SB_15_sbox_Y0xorY1xD[1]) );
  XOR2_X1 SB_15_sbox_U8 ( .A(SB_15_sbox_Y1xD[4]), .B(SB_15_sbox_Y0xD[4]), .Z(
        SB_15_sbox_Y0xorY12xD[4]) );
  XOR2_X1 SB_15_sbox_U7 ( .A(SB_15_sbox_Y1xD[0]), .B(SB_15_sbox_Y0xD[0]), .Z(
        SB_15_sbox_Y0xorY12xD[0]) );
  INV_X1 SB_15_sbox_U6 ( .A(SB_15_sbox_InvMappedxD_0__5_), .ZN(SR_OUT0[125])
         );
  INV_X1 SB_15_sbox_U5 ( .A(SB_15_sbox_InvMappedxD_0__6_), .ZN(SR_OUT0[126])
         );
  INV_X1 SB_15_sbox_U4 ( .A(SB_15_sbox_InvMappedxD_0__0_), .ZN(SR_OUT0[120])
         );
  INV_X1 SB_15_sbox_U3 ( .A(SB_15_sbox_InvMappedxD_0__1_), .ZN(SR_OUT0[121])
         );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_0__0_ ( .D(SB_15_sbox_Y1_3xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_0__0_ ( .D(SB_15_sbox_Y1_2xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_0__0_ ( .D(SB_15_sbox_Y1_1xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_0__0_ ( .D(SB_15_sbox_Y1_0xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_0__0_ ( .D(SB_15_sbox_Y1xD[0]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_0__1_ ( .D(SB_15_sbox_Y1_3xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_0__1_ ( .D(SB_15_sbox_Y1_2xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_0__1_ ( .D(SB_15_sbox_Y1_1xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_0__1_ ( .D(SB_15_sbox_Y1_0xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_0__1_ ( .D(SB_15_sbox_Y1xD[1]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_0__2_ ( .D(SB_15_sbox_Y1_3xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_0__2_ ( .D(SB_15_sbox_Y1_2xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_0__2_ ( .D(SB_15_sbox_Y1_1xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_0__2_ ( .D(SB_15_sbox_Y1_0xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_0__2_ ( .D(SB_15_sbox_Y1xD[2]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_0__3_ ( .D(SB_15_sbox_Y1_3xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_0__3_ ( .D(SB_15_sbox_Y1_2xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_0__3_ ( .D(SB_15_sbox_Y1_1xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_0__3_ ( .D(SB_15_sbox_Y1_0xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_0__3_ ( .D(SB_15_sbox_Y1xD[3]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_1__0_ ( .D(SB_15_sbox_Y1_3xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_1__0_ ( .D(SB_15_sbox_Y1_2xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_1__0_ ( .D(SB_15_sbox_Y1_1xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_1__0_ ( .D(SB_15_sbox_Y1_0xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_1__0_ ( .D(SB_15_sbox_Y1xD[4]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_1__1_ ( .D(SB_15_sbox_Y1_3xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_1__1_ ( .D(SB_15_sbox_Y1_2xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_1__1_ ( .D(SB_15_sbox_Y1_1xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_1__1_ ( .D(SB_15_sbox_Y1_0xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_1__1_ ( .D(SB_15_sbox_Y1xD[5]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_1__2_ ( .D(SB_15_sbox_Y1_3xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_1__2_ ( .D(SB_15_sbox_Y1_2xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_1__2_ ( .D(SB_15_sbox_Y1_1xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_1__2_ ( .D(SB_15_sbox_Y1_0xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_1__2_ ( .D(SB_15_sbox_Y1xD[6]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y1_4xDP_reg_1__3_ ( .D(SB_15_sbox_Y1_3xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_4xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y1_3xDP_reg_1__3_ ( .D(SB_15_sbox_Y1_2xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_3xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y1_2xDP_reg_1__3_ ( .D(SB_15_sbox_Y1_1xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_2xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y1_1xDP_reg_1__3_ ( .D(SB_15_sbox_Y1_0xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y1_1xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y1_0xDP_reg_1__3_ ( .D(SB_15_sbox_Y1xD[7]), .CK(CLK), .Q(
        SB_15_sbox_Y1_0xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_0__0_ ( .D(SB_15_sbox_Y0_3xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_0__0_ ( .D(SB_15_sbox_Y0_2xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_0__0_ ( .D(SB_15_sbox_Y0_1xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_0__0_ ( .D(SB_15_sbox_Y0_0xDP[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_0__0_ ( .D(SB_15_sbox_Y0xD[0]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_0__1_ ( .D(SB_15_sbox_Y0_3xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_0__1_ ( .D(SB_15_sbox_Y0_2xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_0__1_ ( .D(SB_15_sbox_Y0_1xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_0__1_ ( .D(SB_15_sbox_Y0_0xDP[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_0__1_ ( .D(SB_15_sbox_Y0xD[1]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_0__2_ ( .D(SB_15_sbox_Y0_3xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_0__2_ ( .D(SB_15_sbox_Y0_2xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_0__2_ ( .D(SB_15_sbox_Y0_1xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_0__2_ ( .D(SB_15_sbox_Y0_0xDP[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_0__2_ ( .D(SB_15_sbox_Y0xD[2]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_0__3_ ( .D(SB_15_sbox_Y0_3xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_0__3_ ( .D(SB_15_sbox_Y0_2xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_0__3_ ( .D(SB_15_sbox_Y0_1xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_0__3_ ( .D(SB_15_sbox_Y0_0xDP[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_0__3_ ( .D(SB_15_sbox_Y0xD[3]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_1__0_ ( .D(SB_15_sbox_Y0_3xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_1__0_ ( .D(SB_15_sbox_Y0_2xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_1__0_ ( .D(SB_15_sbox_Y0_1xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_1__0_ ( .D(SB_15_sbox_Y0_0xDP[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_1__0_ ( .D(SB_15_sbox_Y0xD[4]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_1__1_ ( .D(SB_15_sbox_Y0_3xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_1__1_ ( .D(SB_15_sbox_Y0_2xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_1__1_ ( .D(SB_15_sbox_Y0_1xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_1__1_ ( .D(SB_15_sbox_Y0_0xDP[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_1__1_ ( .D(SB_15_sbox_Y0xD[5]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_1__2_ ( .D(SB_15_sbox_Y0_3xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_1__2_ ( .D(SB_15_sbox_Y0_2xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_1__2_ ( .D(SB_15_sbox_Y0_1xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_1__2_ ( .D(SB_15_sbox_Y0_0xDP[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_1__2_ ( .D(SB_15_sbox_Y0xD[6]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y0_4xDP_reg_1__3_ ( .D(SB_15_sbox_Y0_3xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_4xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y0_3xDP_reg_1__3_ ( .D(SB_15_sbox_Y0_2xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_3xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y0_2xDP_reg_1__3_ ( .D(SB_15_sbox_Y0_1xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_2xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y0_1xDP_reg_1__3_ ( .D(SB_15_sbox_Y0_0xDP[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y0_1xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y0_0xDP_reg_1__3_ ( .D(SB_15_sbox_Y0xD[7]), .CK(CLK), .Q(
        SB_15_sbox_Y0_0xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_0__0_ ( .D(SB_15_sbox_InverterInxD[0]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_0__0_ ( .D(SB_15_sbox_Y0xorY12xD[0]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[0]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_0__1_ ( .D(SB_15_sbox_InverterInxD[1]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_0__1_ ( .D(SB_15_sbox_Y0xorY12xD[1]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[1]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_0__2_ ( .D(SB_15_sbox_InverterInxD[2]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_0__2_ ( .D(SB_15_sbox_Y0xorY12xD[2]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[2]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_0__3_ ( .D(SB_15_sbox_InverterInxD[3]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_0__3_ ( .D(SB_15_sbox_Y0xorY12xD[3]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[3]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_1__0_ ( .D(SB_15_sbox_InverterInxD[4]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[4]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_1__0_ ( .D(SB_15_sbox_Y0xorY12xD[4]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[4]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_1__1_ ( .D(SB_15_sbox_InverterInxD[5]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[5]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_1__1_ ( .D(SB_15_sbox_Y0xorY12xD[5]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[5]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_1__2_ ( .D(SB_15_sbox_InverterInxD[6]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[6]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_1__2_ ( .D(SB_15_sbox_Y0xorY12xD[6]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[6]), .QN() );
  DFF_X1 SB_15_sbox_InverterInxDP_reg_1__3_ ( .D(SB_15_sbox_InverterInxD[7]), 
        .CK(CLK), .Q(SB_15_sbox_InverterInxDP[7]), .QN() );
  DFF_X1 SB_15_sbox_Y0xorY12xDP_reg_1__3_ ( .D(SB_15_sbox_Y0xorY12xD[7]), .CK(
        CLK), .Q(SB_15_sbox_Y0xorY12xDP[7]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__0_ ( .D(SB_15_sbox_mappedxD[0]), .CK(CLK), 
        .Q(SB_15_sbox_Y0xD[0]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__1_ ( .D(SB_15_sbox_mappedxD[1]), .CK(CLK), 
        .Q(SB_15_sbox_Y0xD[1]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__2_ ( .D(SB_15_sbox_mappedxD[2]), .CK(CLK), 
        .Q(SB_15_sbox_Y0xD[2]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__3_ ( .D(SB_15_sbox_mappedxD[3]), .CK(CLK), 
        .Q(SB_15_sbox_Y0xD[3]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__4_ ( .D(SB_15_sbox_mappedxD[4]), .CK(CLK), 
        .Q(SB_15_sbox_Y1xD[0]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__5_ ( .D(SB_15_sbox_mappedxD[5]), .CK(CLK), 
        .Q(SB_15_sbox_Y1xD[1]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__6_ ( .D(SB_15_sbox_mappedxD[6]), .CK(CLK), 
        .Q(SB_15_sbox_Y1xD[2]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_0__7_ ( .D(SB_15_sbox_mappedxD[7]), .CK(CLK), 
        .Q(SB_15_sbox_Y1xD[3]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__0_ ( .D(SB_15_sbox_mappedxD[8]), .CK(CLK), 
        .Q(SB_15_sbox_Y0xD[4]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__1_ ( .D(SB_15_sbox_mappedxD[9]), .CK(CLK), 
        .Q(SB_15_sbox_Y0xD[5]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__2_ ( .D(SB_15_sbox_mappedxD[10]), .CK(CLK), .Q(SB_15_sbox_Y0xD[6]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__3_ ( .D(SB_15_sbox_mappedxD[11]), .CK(CLK), .Q(SB_15_sbox_Y0xD[7]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__4_ ( .D(SB_15_sbox_mappedxD[12]), .CK(CLK), .Q(SB_15_sbox_Y1xD[4]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__5_ ( .D(SB_15_sbox_mappedxD[13]), .CK(CLK), .Q(SB_15_sbox_Y1xD[5]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__6_ ( .D(SB_15_sbox_mappedxD[14]), .CK(CLK), .Q(SB_15_sbox_Y1xD[6]), .QN() );
  DFF_X1 SB_15_sbox_mappedxDP_reg_1__7_ ( .D(SB_15_sbox_mappedxD[15]), .CK(CLK), .Q(SB_15_sbox_Y1xD[7]), .QN() );
  XOR2_X1 SB_15_sbox_input_mapping_1_U20 ( .A(SB_15_sbox_mappedxD[10]), .B(
        KA_OUT1[127]), .Z(SB_15_sbox_input_mapping_1_n17) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U19 ( .A(KA_OUT1[123]), .B(KA_OUT1[121]), 
        .Z(SB_15_sbox_input_mapping_1_n18) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U18 ( .A(KA_OUT1[124]), .B(
        SB_15_sbox_input_mapping_1_n17), .Z(SB_15_sbox_input_mapping_1_n19) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U17 ( .A(SB_15_sbox_input_mapping_1_n19), 
        .B(SB_15_sbox_input_mapping_1_n18), .Z(SB_15_sbox_mappedxD[11]) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U16 ( .A(SB_15_sbox_mappedxD[10]), .B(
        KA_OUT1[126]), .Z(SB_15_sbox_input_mapping_1_n14) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U15 ( .A(KA_OUT1[122]), .B(KA_OUT1[121]), 
        .Z(SB_15_sbox_input_mapping_1_n15) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U14 ( .A(KA_OUT1[123]), .B(
        SB_15_sbox_input_mapping_1_n14), .Z(SB_15_sbox_input_mapping_1_n16) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U13 ( .A(SB_15_sbox_input_mapping_1_n16), 
        .B(SB_15_sbox_input_mapping_1_n15), .Z(SB_15_sbox_mappedxD[8]) );
  XNOR2_X1 SB_15_sbox_input_mapping_1_U12 ( .A(KA_OUT1[122]), .B(
        SB_15_sbox_mappedxD[10]), .ZN(SB_15_sbox_input_mapping_1_n26) );
  XNOR2_X1 SB_15_sbox_input_mapping_1_U11 ( .A(SB_15_sbox_input_mapping_1_n24), 
        .B(KA_OUT1[121]), .ZN(SB_15_sbox_input_mapping_1_n25) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U10 ( .A(SB_15_sbox_input_mapping_1_n26), 
        .B(SB_15_sbox_input_mapping_1_n25), .Z(SB_15_sbox_mappedxD[15]) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U9 ( .A(SB_15_sbox_mappedxD[10]), .B(
        KA_OUT1[124]), .Z(SB_15_sbox_input_mapping_1_n22) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U8 ( .A(SB_15_sbox_input_mapping_1_n23), 
        .B(SB_15_sbox_input_mapping_1_n22), .Z(SB_15_sbox_mappedxD[14]) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U7 ( .A(SB_15_sbox_mappedxD[10]), .B(
        KA_OUT1[121]), .Z(SB_15_sbox_input_mapping_1_n21) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U6 ( .A(SB_15_sbox_input_mapping_1_n23), 
        .B(SB_15_sbox_input_mapping_1_n21), .Z(SB_15_sbox_mappedxD[13]) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U5 ( .A(SB_15_sbox_mappedxD[10]), .B(
        SB_15_sbox_input_mapping_1_n24), .Z(SB_15_sbox_mappedxD[12]) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U4 ( .A(SB_15_sbox_mappedxD[10]), .B(
        SB_15_sbox_input_mapping_1_n23), .Z(SB_15_sbox_mappedxD[9]) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U3 ( .A(KA_OUT1[127]), .B(KA_OUT1[126]), 
        .Z(SB_15_sbox_input_mapping_1_n20) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U2 ( .A(KA_OUT1[125]), .B(
        SB_15_sbox_input_mapping_1_n20), .Z(SB_15_sbox_input_mapping_1_n24) );
  XOR2_X1 SB_15_sbox_input_mapping_1_U1 ( .A(KA_OUT1[125]), .B(KA_OUT1[126]), 
        .Z(SB_15_sbox_input_mapping_1_n23) );
  XOR2_X1 SB_15_sbox_square_scaler_gf24_1_U3 ( .A(SB_15_sbox_Y0xorY1xD[5]), 
        .B(SB_15_sbox_Y0xorY1xD[3]), .Z(SB_15_sbox_Y0xorY12xD[6]) );
  XOR2_X1 SB_15_sbox_square_scaler_gf24_1_U2 ( .A(SB_15_sbox_Y0xorY12xD[4]), 
        .B(SB_15_sbox_Y0xorY1xD[4]), .Z(SB_15_sbox_Y0xorY12xD[7]) );
  XOR2_X1 SB_15_sbox_square_scaler_gf24_1_U1 ( .A(SB_15_sbox_Y0xorY12xD[4]), 
        .B(SB_15_sbox_Y0xorY1xD[3]), .Z(SB_15_sbox_Y0xorY12xD[5]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U17 ( .A(SB_15_sbox_InvUnmappedxD[11]), 
        .B(SB_15_sbox_output_mapping_1_n12), .Z(
        SB_15_sbox_output_mapping_1_n14) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U16 ( .A(SB_15_sbox_InvUnmappedxD[10]), 
        .B(SB_15_sbox_InvUnmappedxD[8]), .Z(SB_15_sbox_output_mapping_1_n13)
         );
  XOR2_X1 SB_15_sbox_output_mapping_1_U15 ( .A(SB_15_sbox_output_mapping_1_n14), .B(SB_15_sbox_output_mapping_1_n13), .Z(SR_OUT1[122]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U14 ( .A(SB_15_sbox_InvUnmappedxD[14]), 
        .B(SB_15_sbox_InvUnmappedxD[8]), .Z(SR_OUT1[125]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U13 ( .A(SB_15_sbox_InvUnmappedxD[15]), 
        .B(SB_15_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[126]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U12 ( .A(SB_15_sbox_InvUnmappedxD[13]), 
        .B(SB_15_sbox_InvUnmappedxD[11]), .Z(SR_OUT1[127]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U11 ( .A(SB_15_sbox_InvUnmappedxD[14]), 
        .B(SB_15_sbox_InvUnmappedxD[12]), .Z(SB_15_sbox_output_mapping_1_n10)
         );
  XOR2_X1 SB_15_sbox_output_mapping_1_U10 ( .A(SB_15_sbox_InvUnmappedxD[9]), 
        .B(SB_15_sbox_output_mapping_1_n10), .Z(SR_OUT1[120]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U9 ( .A(SB_15_sbox_InvUnmappedxD[13]), 
        .B(SB_15_sbox_InvUnmappedxD[12]), .Z(SB_15_sbox_output_mapping_1_n11)
         );
  XOR2_X1 SB_15_sbox_output_mapping_1_U8 ( .A(SB_15_sbox_InvUnmappedxD[9]), 
        .B(SB_15_sbox_output_mapping_1_n11), .Z(SR_OUT1[121]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U7 ( .A(SB_15_sbox_InvUnmappedxD[15]), 
        .B(SB_15_sbox_InvUnmappedxD[13]), .Z(SB_15_sbox_output_mapping_1_n18)
         );
  XOR2_X1 SB_15_sbox_output_mapping_1_U6 ( .A(SB_15_sbox_InvUnmappedxD[11]), 
        .B(SB_15_sbox_output_mapping_1_n18), .Z(SR_OUT1[124]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U5 ( .A(SB_15_sbox_InvUnmappedxD[15]), 
        .B(SB_15_sbox_InvUnmappedxD[14]), .Z(SB_15_sbox_output_mapping_1_n15)
         );
  XOR2_X1 SB_15_sbox_output_mapping_1_U4 ( .A(SB_15_sbox_InvUnmappedxD[13]), 
        .B(SB_15_sbox_output_mapping_1_n15), .Z(
        SB_15_sbox_output_mapping_1_n17) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U3 ( .A(SB_15_sbox_InvUnmappedxD[12]), 
        .B(SB_15_sbox_InvUnmappedxD[11]), .Z(SB_15_sbox_output_mapping_1_n16)
         );
  XOR2_X1 SB_15_sbox_output_mapping_1_U2 ( .A(SB_15_sbox_output_mapping_1_n17), 
        .B(SB_15_sbox_output_mapping_1_n16), .Z(SR_OUT1[123]) );
  XOR2_X1 SB_15_sbox_output_mapping_1_U1 ( .A(SB_15_sbox_InvUnmappedxD[14]), 
        .B(SB_15_sbox_InvUnmappedxD[13]), .Z(SB_15_sbox_output_mapping_1_n12)
         );
  XOR2_X1 SB_15_sbox_input_mapping_0_U20 ( .A(SB_15_sbox_mappedxD[2]), .B(
        KA_OUT0[127]), .Z(SB_15_sbox_input_mapping_0_n17) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U19 ( .A(KA_OUT0[123]), .B(KA_OUT0[121]), 
        .Z(SB_15_sbox_input_mapping_0_n18) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U18 ( .A(KA_OUT0[124]), .B(
        SB_15_sbox_input_mapping_0_n17), .Z(SB_15_sbox_input_mapping_0_n19) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U17 ( .A(SB_15_sbox_input_mapping_0_n19), 
        .B(SB_15_sbox_input_mapping_0_n18), .Z(SB_15_sbox_mappedxD[3]) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U16 ( .A(SB_15_sbox_mappedxD[2]), .B(
        KA_OUT0[126]), .Z(SB_15_sbox_input_mapping_0_n14) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U15 ( .A(KA_OUT0[122]), .B(KA_OUT0[121]), 
        .Z(SB_15_sbox_input_mapping_0_n15) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U14 ( .A(KA_OUT0[123]), .B(
        SB_15_sbox_input_mapping_0_n14), .Z(SB_15_sbox_input_mapping_0_n16) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U13 ( .A(SB_15_sbox_input_mapping_0_n16), 
        .B(SB_15_sbox_input_mapping_0_n15), .Z(SB_15_sbox_mappedxD[0]) );
  XNOR2_X1 SB_15_sbox_input_mapping_0_U12 ( .A(KA_OUT0[122]), .B(
        SB_15_sbox_mappedxD[2]), .ZN(SB_15_sbox_input_mapping_0_n26) );
  XNOR2_X1 SB_15_sbox_input_mapping_0_U11 ( .A(SB_15_sbox_input_mapping_0_n24), 
        .B(KA_OUT0[121]), .ZN(SB_15_sbox_input_mapping_0_n25) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U10 ( .A(SB_15_sbox_input_mapping_0_n26), 
        .B(SB_15_sbox_input_mapping_0_n25), .Z(SB_15_sbox_mappedxD[7]) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U9 ( .A(SB_15_sbox_mappedxD[2]), .B(
        KA_OUT0[124]), .Z(SB_15_sbox_input_mapping_0_n22) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U8 ( .A(SB_15_sbox_input_mapping_0_n23), 
        .B(SB_15_sbox_input_mapping_0_n22), .Z(SB_15_sbox_mappedxD[6]) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U7 ( .A(SB_15_sbox_mappedxD[2]), .B(
        KA_OUT0[121]), .Z(SB_15_sbox_input_mapping_0_n21) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U6 ( .A(SB_15_sbox_input_mapping_0_n23), 
        .B(SB_15_sbox_input_mapping_0_n21), .Z(SB_15_sbox_mappedxD[5]) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U5 ( .A(SB_15_sbox_mappedxD[2]), .B(
        SB_15_sbox_input_mapping_0_n24), .Z(SB_15_sbox_mappedxD[4]) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U4 ( .A(SB_15_sbox_mappedxD[2]), .B(
        SB_15_sbox_input_mapping_0_n23), .Z(SB_15_sbox_mappedxD[1]) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U3 ( .A(KA_OUT0[127]), .B(KA_OUT0[126]), 
        .Z(SB_15_sbox_input_mapping_0_n20) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U2 ( .A(KA_OUT0[125]), .B(
        SB_15_sbox_input_mapping_0_n20), .Z(SB_15_sbox_input_mapping_0_n24) );
  XOR2_X1 SB_15_sbox_input_mapping_0_U1 ( .A(KA_OUT0[125]), .B(KA_OUT0[126]), 
        .Z(SB_15_sbox_input_mapping_0_n23) );
  XOR2_X1 SB_15_sbox_square_scaler_gf24_0_U3 ( .A(SB_15_sbox_Y0xorY1xD[2]), 
        .B(SB_15_sbox_Y0xorY1xD[0]), .Z(SB_15_sbox_Y0xorY12xD[2]) );
  XOR2_X1 SB_15_sbox_square_scaler_gf24_0_U2 ( .A(SB_15_sbox_Y0xorY12xD[0]), 
        .B(SB_15_sbox_Y0xorY1xD[1]), .Z(SB_15_sbox_Y0xorY12xD[3]) );
  XOR2_X1 SB_15_sbox_square_scaler_gf24_0_U1 ( .A(SB_15_sbox_Y0xorY12xD[0]), 
        .B(SB_15_sbox_Y0xorY1xD[0]), .Z(SB_15_sbox_Y0xorY12xD[1]) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U17 ( .A(SB_15_sbox_InvUnmappedxD[3]), 
        .B(SB_15_sbox_output_mapping_0_n12), .Z(
        SB_15_sbox_output_mapping_0_n14) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U16 ( .A(SB_15_sbox_InvUnmappedxD[2]), 
        .B(SB_15_sbox_InvUnmappedxD[0]), .Z(SB_15_sbox_output_mapping_0_n13)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U15 ( .A(SB_15_sbox_output_mapping_0_n14), .B(SB_15_sbox_output_mapping_0_n13), .Z(SR_OUT0[122]) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U14 ( .A(SB_15_sbox_InvUnmappedxD[5]), 
        .B(SB_15_sbox_InvUnmappedxD[3]), .Z(SR_OUT0[127]) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U13 ( .A(SB_15_sbox_InvUnmappedxD[6]), 
        .B(SB_15_sbox_InvUnmappedxD[0]), .Z(SB_15_sbox_InvMappedxD_0__5_) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U12 ( .A(SB_15_sbox_InvUnmappedxD[7]), 
        .B(SB_15_sbox_InvUnmappedxD[3]), .Z(SB_15_sbox_InvMappedxD_0__6_) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U11 ( .A(SB_15_sbox_InvUnmappedxD[7]), 
        .B(SB_15_sbox_InvUnmappedxD[5]), .Z(SB_15_sbox_output_mapping_0_n18)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U10 ( .A(SB_15_sbox_InvUnmappedxD[3]), 
        .B(SB_15_sbox_output_mapping_0_n18), .Z(SR_OUT0[124]) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U9 ( .A(SB_15_sbox_InvUnmappedxD[6]), 
        .B(SB_15_sbox_InvUnmappedxD[4]), .Z(SB_15_sbox_output_mapping_0_n10)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U8 ( .A(SB_15_sbox_InvUnmappedxD[1]), 
        .B(SB_15_sbox_output_mapping_0_n10), .Z(SB_15_sbox_InvMappedxD_0__0_)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U7 ( .A(SB_15_sbox_InvUnmappedxD[5]), 
        .B(SB_15_sbox_InvUnmappedxD[4]), .Z(SB_15_sbox_output_mapping_0_n11)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U6 ( .A(SB_15_sbox_InvUnmappedxD[1]), 
        .B(SB_15_sbox_output_mapping_0_n11), .Z(SB_15_sbox_InvMappedxD_0__1_)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U5 ( .A(SB_15_sbox_InvUnmappedxD[7]), 
        .B(SB_15_sbox_InvUnmappedxD[6]), .Z(SB_15_sbox_output_mapping_0_n15)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U4 ( .A(SB_15_sbox_InvUnmappedxD[5]), 
        .B(SB_15_sbox_output_mapping_0_n15), .Z(
        SB_15_sbox_output_mapping_0_n17) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U3 ( .A(SB_15_sbox_InvUnmappedxD[4]), 
        .B(SB_15_sbox_InvUnmappedxD[3]), .Z(SB_15_sbox_output_mapping_0_n16)
         );
  XOR2_X1 SB_15_sbox_output_mapping_0_U2 ( .A(SB_15_sbox_output_mapping_0_n17), 
        .B(SB_15_sbox_output_mapping_0_n16), .Z(SR_OUT0[123]) );
  XOR2_X1 SB_15_sbox_output_mapping_0_U1 ( .A(SB_15_sbox_InvUnmappedxD[6]), 
        .B(SB_15_sbox_InvUnmappedxD[5]), .Z(SB_15_sbox_output_mapping_0_n12)
         );
  XOR2_X1 SB_15_sbox_mul_y0y1_U18 ( .A(SB_15_sbox_mul_y0y1_FFxDP[15]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[11]), .Z(SB_15_sbox_Y0mulY1xD[7]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U17 ( .A(SB_15_sbox_mul_y0y1_FFxDP[14]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[10]), .Z(SB_15_sbox_Y0mulY1xD[6]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U16 ( .A(SB_15_sbox_mul_y0y1_FFxDP[13]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[9]), .Z(SB_15_sbox_Y0mulY1xD[5]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U15 ( .A(SB_15_sbox_mul_y0y1_FFxDP[12]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[8]), .Z(SB_15_sbox_Y0mulY1xD[4]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U14 ( .A(SB_15_sbox_mul_y0y1_FFxDP[7]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[3]), .Z(SB_15_sbox_Y0mulY1xD[3]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U13 ( .A(SB_15_sbox_mul_y0y1_FFxDP[6]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[2]), .Z(SB_15_sbox_Y0mulY1xD[2]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U12 ( .A(SB_15_sbox_mul_y0y1_FFxDP[5]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[1]), .Z(SB_15_sbox_Y0mulY1xD[1]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U11 ( .A(SB_15_sbox_mul_y0y1_FFxDP[4]), .B(
        SB_15_sbox_mul_y0y1_FFxDP[0]), .Z(SB_15_sbox_Y0mulY1xD[0]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U10 ( .A(RAND[287]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__3_), .Z(SB_15_sbox_mul_y0y1_FFxDN[11]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U9 ( .A(RAND[285]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__1_), .Z(SB_15_sbox_mul_y0y1_FFxDN[9])
         );
  XOR2_X1 SB_15_sbox_mul_y0y1_U8 ( .A(RAND[287]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__3_), .Z(SB_15_sbox_mul_y0y1_FFxDN[7])
         );
  XOR2_X1 SB_15_sbox_mul_y0y1_U7 ( .A(RAND[285]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__1_), .Z(SB_15_sbox_mul_y0y1_FFxDN[5])
         );
  XOR2_X1 SB_15_sbox_mul_y0y1_U6 ( .A(RAND[286]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__2_), .Z(SB_15_sbox_mul_y0y1_FFxDN[10]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_U5 ( .A(RAND[284]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__0_), .Z(SB_15_sbox_mul_y0y1_FFxDN[8])
         );
  XOR2_X1 SB_15_sbox_mul_y0y1_U4 ( .A(RAND[286]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__2_), .Z(SB_15_sbox_mul_y0y1_FFxDN[6])
         );
  XOR2_X1 SB_15_sbox_mul_y0y1_U3 ( .A(RAND[284]), .B(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__0_), .Z(SB_15_sbox_mul_y0y1_FFxDN[4])
         );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_0__0_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[0]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_0__1_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[1]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_0__2_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[2]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_0__3_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[3]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_1__0_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[4]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[4]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_1__1_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[5]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[5]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_1__2_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[6]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[6]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_1__3_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[7]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[7]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_2__0_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[8]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[8]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_2__1_ ( .D(SB_15_sbox_mul_y0y1_FFxDN[9]), .CK(CLK), .Q(SB_15_sbox_mul_y0y1_FFxDP[9]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_2__2_ ( .D(
        SB_15_sbox_mul_y0y1_FFxDN[10]), .CK(CLK), .Q(
        SB_15_sbox_mul_y0y1_FFxDP[10]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_2__3_ ( .D(
        SB_15_sbox_mul_y0y1_FFxDN[11]), .CK(CLK), .Q(
        SB_15_sbox_mul_y0y1_FFxDP[11]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_3__0_ ( .D(
        SB_15_sbox_mul_y0y1_FFxDN[12]), .CK(CLK), .Q(
        SB_15_sbox_mul_y0y1_FFxDP[12]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_3__1_ ( .D(
        SB_15_sbox_mul_y0y1_FFxDN[13]), .CK(CLK), .Q(
        SB_15_sbox_mul_y0y1_FFxDP[13]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_3__2_ ( .D(
        SB_15_sbox_mul_y0y1_FFxDN[14]), .CK(CLK), .Q(
        SB_15_sbox_mul_y0y1_FFxDP[14]), .QN() );
  DFF_X1 SB_15_sbox_mul_y0y1_FFxDP_reg_3__3_ ( .D(
        SB_15_sbox_mul_y0y1_FFxDN[15]), .CK(CLK), .Q(
        SB_15_sbox_mul_y0y1_FFxDP[15]), .QN() );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U30 ( .A(SB_15_sbox_Y0xD[5]), .B(
        SB_15_sbox_Y0xD[4]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n37) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U29 ( .A(SB_15_sbox_Y1xD[5]), .B(
        SB_15_sbox_Y1xD[4]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n38) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U28 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n38), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n37), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n42) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U27 ( .A(SB_15_sbox_Y0xD[7]), .B(
        SB_15_sbox_Y0xD[6]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n44) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U26 ( .A(SB_15_sbox_Y1xD[7]), .B(
        SB_15_sbox_Y1xD[6]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n45) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U25 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n45), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n44), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n50) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U24 ( .A1(SB_15_sbox_Y1xD[7]), .A2(
        SB_15_sbox_Y0xD[7]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n49) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U23 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n49), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U22 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n51), .ZN(
        SB_15_sbox_mul_y0y1_FFxDN[15]) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U21 ( .A1(SB_15_sbox_Y1xD[5]), .A2(
        SB_15_sbox_Y0xD[5]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n41) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U20 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n41), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U19 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n43), .ZN(
        SB_15_sbox_mul_y0y1_FFxDN[13]) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U18 ( .A(SB_15_sbox_Y1xD[4]), .B(
        SB_15_sbox_Y1xD[6]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U17 ( .A(SB_15_sbox_Y0xD[4]), .B(
        SB_15_sbox_Y0xD[6]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n30) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U16 ( .A(SB_15_sbox_Y1xD[5]), .B(
        SB_15_sbox_Y1xD[7]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n33) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U15 ( .A1(SB_15_sbox_Y1xD[6]), .A2(
        SB_15_sbox_Y0xD[6]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n46) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U14 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n46), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n47) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U13 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n47), .Z(SB_15_sbox_mul_y0y1_FFxDN[14]) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U12 ( .A1(SB_15_sbox_Y1xD[4]), .A2(
        SB_15_sbox_Y0xD[4]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n39) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U11 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n39), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n40) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U10 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n40), .Z(SB_15_sbox_mul_y0y1_FFxDN[12]) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U9 ( .A(SB_15_sbox_Y0xD[5]), .B(
        SB_15_sbox_Y0xD[7]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_1_n32) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U8 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n30), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n27) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U7 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n29), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n33), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n28) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U6 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n28), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n27), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n35) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U5 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n33), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n34) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U4 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n34), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U3 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n36), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n48) );
  NOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U2 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n30), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n29), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n31) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_1_U1 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n31), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_1_n52) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U30 ( .A(SB_15_sbox_Y0xD[1]), .B(
        SB_15_sbox_Y0xD[0]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n37) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U29 ( .A(SB_15_sbox_Y1xD[5]), .B(
        SB_15_sbox_Y1xD[4]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n38) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U28 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n38), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n37), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n42) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U27 ( .A(SB_15_sbox_Y0xD[3]), .B(
        SB_15_sbox_Y0xD[2]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n44) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U26 ( .A(SB_15_sbox_Y1xD[7]), .B(
        SB_15_sbox_Y1xD[6]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n45) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U25 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n45), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n44), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n50) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U24 ( .A1(SB_15_sbox_Y1xD[7]), .A2(
        SB_15_sbox_Y0xD[3]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n49) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U23 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n49), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U22 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n51), .ZN(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U21 ( .A1(SB_15_sbox_Y1xD[5]), .A2(
        SB_15_sbox_Y0xD[1]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n41) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U20 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n41), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U19 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n43), .ZN(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__1_) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U18 ( .A(SB_15_sbox_Y1xD[4]), .B(
        SB_15_sbox_Y1xD[6]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U17 ( .A(SB_15_sbox_Y0xD[0]), .B(
        SB_15_sbox_Y0xD[2]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n30) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U16 ( .A(SB_15_sbox_Y1xD[5]), .B(
        SB_15_sbox_Y1xD[7]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n33) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U15 ( .A1(SB_15_sbox_Y1xD[6]), .A2(
        SB_15_sbox_Y0xD[2]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n46) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U14 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n46), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n47) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U13 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n47), .Z(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U12 ( .A1(SB_15_sbox_Y1xD[4]), .A2(
        SB_15_sbox_Y0xD[0]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n39) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U11 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n39), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n40) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U10 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n40), .Z(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U9 ( .A(SB_15_sbox_Y0xD[1]), .B(
        SB_15_sbox_Y0xD[3]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_1_0_n32) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U8 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n30), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n27) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U7 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n29), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n33), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n28) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U6 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n28), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n27), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n35) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U5 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n33), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n34) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U4 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n34), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U3 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n36), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n48) );
  NOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U2 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n30), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n29), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n31) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_1_0_U1 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n31), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_1_0_n52) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U30 ( .A(SB_15_sbox_Y0xD[5]), .B(
        SB_15_sbox_Y0xD[4]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n37) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U29 ( .A(SB_15_sbox_Y1xD[1]), .B(
        SB_15_sbox_Y1xD[0]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n38) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U28 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n38), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n37), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n42) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U27 ( .A(SB_15_sbox_Y0xD[7]), .B(
        SB_15_sbox_Y0xD[6]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n44) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U26 ( .A(SB_15_sbox_Y1xD[3]), .B(
        SB_15_sbox_Y1xD[2]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n45) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U25 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n45), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n44), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n50) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U24 ( .A1(SB_15_sbox_Y1xD[3]), .A2(
        SB_15_sbox_Y0xD[7]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n49) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U23 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n49), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U22 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n51), .ZN(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U21 ( .A1(SB_15_sbox_Y1xD[1]), .A2(
        SB_15_sbox_Y0xD[5]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n41) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U20 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n41), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U19 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n43), .ZN(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__1_) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U18 ( .A(SB_15_sbox_Y1xD[0]), .B(
        SB_15_sbox_Y1xD[2]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U17 ( .A(SB_15_sbox_Y0xD[4]), .B(
        SB_15_sbox_Y0xD[6]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n30) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U16 ( .A(SB_15_sbox_Y1xD[1]), .B(
        SB_15_sbox_Y1xD[3]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n33) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U15 ( .A1(SB_15_sbox_Y1xD[2]), .A2(
        SB_15_sbox_Y0xD[6]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n46) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U14 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n46), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n47) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U13 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n47), .Z(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U12 ( .A1(SB_15_sbox_Y1xD[0]), .A2(
        SB_15_sbox_Y0xD[4]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n39) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U11 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n39), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n40) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U10 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n40), .Z(
        SB_15_sbox_mul_y0y1_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U9 ( .A(SB_15_sbox_Y0xD[5]), .B(
        SB_15_sbox_Y0xD[7]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_1_n32) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U8 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n30), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n27) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U7 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n29), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n33), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n28) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U6 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n28), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n27), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n35) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U5 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n33), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n34) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U4 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n34), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U3 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n36), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n48) );
  NOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U2 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n30), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n29), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n31) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_1_U1 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n31), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_1_n52) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U30 ( .A(SB_15_sbox_Y0xD[1]), .B(
        SB_15_sbox_Y0xD[0]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n37) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U29 ( .A(SB_15_sbox_Y1xD[1]), .B(
        SB_15_sbox_Y1xD[0]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n38) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U28 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n38), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n37), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n42) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U27 ( .A(SB_15_sbox_Y0xD[3]), .B(
        SB_15_sbox_Y0xD[2]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n44) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U26 ( .A(SB_15_sbox_Y1xD[3]), .B(
        SB_15_sbox_Y1xD[2]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n45) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U25 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n45), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n44), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n50) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U24 ( .A1(SB_15_sbox_Y1xD[3]), .A2(
        SB_15_sbox_Y0xD[3]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n49) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U23 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n49), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U22 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n51), .ZN(SB_15_sbox_mul_y0y1_FFxDN[3]) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U21 ( .A1(SB_15_sbox_Y1xD[1]), .A2(
        SB_15_sbox_Y0xD[1]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n41) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U20 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n41), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U19 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n43), .ZN(SB_15_sbox_mul_y0y1_FFxDN[1]) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U18 ( .A(SB_15_sbox_Y1xD[0]), .B(
        SB_15_sbox_Y1xD[2]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U17 ( .A(SB_15_sbox_Y0xD[0]), .B(
        SB_15_sbox_Y0xD[2]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n30) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U16 ( .A(SB_15_sbox_Y1xD[1]), .B(
        SB_15_sbox_Y1xD[3]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n33) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U15 ( .A1(SB_15_sbox_Y1xD[2]), .A2(
        SB_15_sbox_Y0xD[2]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n46) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U14 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n50), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n46), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n47) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U13 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n47), .Z(SB_15_sbox_mul_y0y1_FFxDN[2])
         );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U12 ( .A1(SB_15_sbox_Y1xD[0]), .A2(
        SB_15_sbox_Y0xD[0]), .ZN(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n39) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U11 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n42), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n39), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n40) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U10 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n48), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n40), .Z(SB_15_sbox_mul_y0y1_FFxDN[0])
         );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U9 ( .A(SB_15_sbox_Y0xD[1]), .B(
        SB_15_sbox_Y0xD[3]), .Z(SB_15_sbox_mul_y0y1_gf4_mul_0_0_n32) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U8 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n30), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n27) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U7 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n29), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n33), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n28) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U6 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n28), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n27), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n35) );
  NAND2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U5 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n33), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n32), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n34) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U4 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n34), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U3 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n36), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n48) );
  NOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U2 ( .A1(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n30), .A2(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n29), .ZN(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n31) );
  XOR2_X1 SB_15_sbox_mul_y0y1_gf4_mul_0_0_U1 ( .A(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n35), .B(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n31), .Z(
        SB_15_sbox_mul_y0y1_gf4_mul_0_0_n52) );
  XOR2_X1 SB_15_sbox_inverter_gf24_U12 ( .A(SB_15_sbox_inverter_gf24_CxDP[2]), 
        .B(SB_15_sbox_inverter_gf24_AmulBxD[2]), .Z(
        SB_15_sbox_inverter_gf24_ExD[3]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_U11 ( .A(SB_15_sbox_inverter_gf24_CxDP[3]), 
        .B(SB_15_sbox_inverter_gf24_AmulBxD[3]), .Z(
        SB_15_sbox_inverter_gf24_ExD[2]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_U10 ( .A(SB_15_sbox_inverter_gf24_CxDP[0]), 
        .B(SB_15_sbox_inverter_gf24_AmulBxD[0]), .Z(
        SB_15_sbox_inverter_gf24_ExD[1]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_U9 ( .A(SB_15_sbox_inverter_gf24_CxDP[1]), 
        .B(SB_15_sbox_inverter_gf24_AmulBxD[1]), .Z(
        SB_15_sbox_inverter_gf24_ExD[0]) );
  XNOR2_X1 SB_15_sbox_inverter_gf24_U8 ( .A(SB_15_sbox_InverterInxDP[6]), .B(
        SB_15_sbox_InverterInxDP[4]), .ZN(SB_15_sbox_inverter_gf24_n4) );
  XNOR2_X1 SB_15_sbox_inverter_gf24_U7 ( .A(SB_15_sbox_inverter_gf24_d_1__0_), 
        .B(SB_15_sbox_inverter_gf24_n4), .ZN(
        SB_15_sbox_inverter_gf24_CxD_1__0_) );
  XNOR2_X1 SB_15_sbox_inverter_gf24_U6 ( .A(SB_15_sbox_InverterInxDP[2]), .B(
        SB_15_sbox_InverterInxDP[0]), .ZN(SB_15_sbox_inverter_gf24_n3) );
  XNOR2_X1 SB_15_sbox_inverter_gf24_U5 ( .A(SB_15_sbox_inverter_gf24_d_0__0_), 
        .B(SB_15_sbox_inverter_gf24_n3), .ZN(
        SB_15_sbox_inverter_gf24_CxD_0__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_U4 ( .A(SB_15_sbox_InverterInxDP[7]), .B(
        SB_15_sbox_InverterInxDP[5]), .Z(SB_15_sbox_inverter_gf24_d_1__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_U3 ( .A(SB_15_sbox_InverterInxDP[3]), .B(
        SB_15_sbox_InverterInxDP[1]), .Z(SB_15_sbox_inverter_gf24_d_0__0_) );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedAxDP_reg_0__0_ ( .D(
        SB_15_sbox_inverter_gf24_AxDP[0]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedAxDP_reg_0__1_ ( .D(
        SB_15_sbox_inverter_gf24_AxDP[1]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedAxDP_reg_1__0_ ( .D(
        SB_15_sbox_inverter_gf24_AxDP[2]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedAxDP_reg_1__1_ ( .D(
        SB_15_sbox_inverter_gf24_AxDP[3]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_ExDP_reg_0__0_ ( .D(
        SB_15_sbox_inverter_gf24_ExD[0]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_ExDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_ExDP_reg_0__1_ ( .D(
        SB_15_sbox_inverter_gf24_ExD[1]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_ExDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_ExDP_reg_1__0_ ( .D(
        SB_15_sbox_inverter_gf24_ExD[2]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_ExDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_ExDP_reg_1__1_ ( .D(
        SB_15_sbox_inverter_gf24_ExD[3]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_ExDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_CxDP_reg_0__0_ ( .D(
        SB_15_sbox_inverter_gf24_CxD_0__0_), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_CxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_CxDP_reg_0__1_ ( .D(
        SB_15_sbox_inverter_gf24_d_0__0_), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_CxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_CxDP_reg_1__0_ ( .D(
        SB_15_sbox_inverter_gf24_CxD_1__0_), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_CxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_CxDP_reg_1__1_ ( .D(
        SB_15_sbox_inverter_gf24_d_1__0_), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_CxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedBxDP_reg_0__0_ ( .D(
        SB_15_sbox_inverter_gf24_BxDP[0]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_BxDP_reg_0__0_ ( .D(
        SB_15_sbox_InverterInxDP[0]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_BxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedBxDP_reg_0__1_ ( .D(
        SB_15_sbox_inverter_gf24_BxDP[1]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_BxDP_reg_0__1_ ( .D(
        SB_15_sbox_InverterInxDP[1]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_BxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedBxDP_reg_1__0_ ( .D(
        SB_15_sbox_inverter_gf24_BxDP[2]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_BxDP_reg_1__0_ ( .D(
        SB_15_sbox_InverterInxDP[4]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_BxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_pipelinedBxDP_reg_1__1_ ( .D(
        SB_15_sbox_inverter_gf24_BxDP[3]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_BxDP_reg_1__1_ ( .D(
        SB_15_sbox_InverterInxDP[5]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_BxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_AxDP_reg_0__0_ ( .D(
        SB_15_sbox_InverterInxDP[2]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_AxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_AxDP_reg_0__1_ ( .D(
        SB_15_sbox_InverterInxDP[3]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_AxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_AxDP_reg_1__0_ ( .D(
        SB_15_sbox_InverterInxDP[6]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_AxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_AxDP_reg_1__1_ ( .D(
        SB_15_sbox_InverterInxDP[7]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_AxDP[3]), .QN() );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U10 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .Z(
        SB_15_sbox_inverter_gf24_AmulBxD[2]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U9 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .Z(
        SB_15_sbox_inverter_gf24_AmulBxD[3]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U8 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .Z(
        SB_15_sbox_inverter_gf24_AmulBxD[0]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U7 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .Z(
        SB_15_sbox_inverter_gf24_AmulBxD[1]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U6 ( .A(RAND[275]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[5]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U5 ( .A(RAND[274]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[4]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U4 ( .A(RAND[275]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[3]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_U3 ( .A(RAND[274]), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[2]) );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[0]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_0__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[1]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[2]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_1__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[3]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[4]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[4]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_2__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[5]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[5]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[6]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[6]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_b_FFxDP_reg_3__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[7]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDP[7]), .QN() );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U7 ( .A1(
        SB_15_sbox_InverterInxDP[7]), .A2(SB_15_sbox_InverterInxDP[5]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[7]) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U5 ( .A1(
        SB_15_sbox_InverterInxDP[6]), .A2(SB_15_sbox_InverterInxDP[4]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[6]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U3 ( .A(
        SB_15_sbox_InverterInxDP[5]), .B(SB_15_sbox_InverterInxDP[4]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U2 ( .A(
        SB_15_sbox_InverterInxDP[7]), .B(SB_15_sbox_InverterInxDP[6]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_1_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U7 ( .A1(
        SB_15_sbox_InverterInxDP[7]), .A2(SB_15_sbox_InverterInxDP[1]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U5 ( .A1(
        SB_15_sbox_InverterInxDP[6]), .A2(SB_15_sbox_InverterInxDP[0]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U3 ( .A(
        SB_15_sbox_InverterInxDP[1]), .B(SB_15_sbox_InverterInxDP[0]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U2 ( .A(
        SB_15_sbox_InverterInxDP[7]), .B(SB_15_sbox_InverterInxDP[6]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_1_0_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U7 ( .A1(
        SB_15_sbox_InverterInxDP[3]), .A2(SB_15_sbox_InverterInxDP[5]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U5 ( .A1(
        SB_15_sbox_InverterInxDP[2]), .A2(SB_15_sbox_InverterInxDP[4]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U3 ( .A(
        SB_15_sbox_InverterInxDP[5]), .B(SB_15_sbox_InverterInxDP[4]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U2 ( .A(
        SB_15_sbox_InverterInxDP[3]), .B(SB_15_sbox_InverterInxDP[2]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_1_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U7 ( .A1(
        SB_15_sbox_InverterInxDP[3]), .A2(SB_15_sbox_InverterInxDP[1]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[1]) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U5 ( .A1(
        SB_15_sbox_InverterInxDP[2]), .A2(SB_15_sbox_InverterInxDP[0]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_FFxDN[0]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U3 ( .A(
        SB_15_sbox_InverterInxDP[1]), .B(SB_15_sbox_InverterInxDP[0]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U2 ( .A(
        SB_15_sbox_InverterInxDP[3]), .B(SB_15_sbox_InverterInxDP[2]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_b_gf2_mul_0_0_n10) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_U10 ( .A(RAND[273]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[5]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_U9 ( .A(RAND[272]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[4]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_U8 ( .A(RAND[273]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[3]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_U7 ( .A(RAND[272]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[2]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_a_mul_e_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .Z(
        SB_15_sbox_InverterOutxD[0]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_a_mul_e_U5 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .Z(
        SB_15_sbox_InverterOutxD[1]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_a_mul_e_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .Z(
        SB_15_sbox_InverterOutxD[4]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_a_mul_e_U3 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .Z(
        SB_15_sbox_InverterOutxD[5]) );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_a_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[7]) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[6]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[3]), .B(SB_15_sbox_inverter_gf24_ExDP[2]), .Z(SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[3]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[2]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[1]), .B(SB_15_sbox_inverter_gf24_ExDP[0]), .Z(SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[3]), .B(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[2]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[3]), .B(SB_15_sbox_inverter_gf24_ExDP[2]), .Z(SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[1]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n9), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[1]) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[0]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10), .B(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n8), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_FFxDN[0]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[1]), .B(SB_15_sbox_inverter_gf24_ExDP[0]), .Z(SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[1]), .B(
        SB_15_sbox_inverter_gf24_pipelinedAxDP[0]), .Z(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n7), .A2(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_15_sbox_inverter_gf24_a_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_U10 ( .A(RAND[271]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[5]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_U9 ( .A(RAND[270]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[4]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_U8 ( .A(RAND[271]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[3]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_U7 ( .A(RAND[270]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[2]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_b_mul_e_U6 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .Z(
        SB_15_sbox_InverterOutxD[2]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_b_mul_e_U5 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .Z(
        SB_15_sbox_InverterOutxD[3]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_b_mul_e_U4 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .Z(
        SB_15_sbox_InverterOutxD[6]) );
  XOR2_X2 SB_15_sbox_inverter_gf24_b_mul_e_U3 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .Z(
        SB_15_sbox_InverterOutxD[7]) );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__0_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[0]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_0__1_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[1]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__0_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[2]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_1__1_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[3]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__0_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[4]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[4]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_2__1_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[5]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[5]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__0_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[6]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[6]), .QN() );
  DFF_X1 SB_15_sbox_inverter_gf24_b_mul_e_FFxDP_reg_3__1_ ( .D(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[7]), .CK(CLK), .Q(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDP[7]), .QN() );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U6 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n9), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[7]) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U4 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n8), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[6]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[3]), .B(SB_15_sbox_inverter_gf24_ExDP[2]), .Z(SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_U1 ( .A1(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n7), .A2(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n6), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_1_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[3]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U6 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n9), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[2]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U4 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n8), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_2__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[1]), .B(SB_15_sbox_inverter_gf24_ExDP[0]), .Z(SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[3]), .B(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[2]), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_U1 ( .A1(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n7), .A2(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n6), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_1_0_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[3]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U6 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n9), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[2]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U4 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n8), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_Xi_mul_Yj_1__0_) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[3]), .B(SB_15_sbox_inverter_gf24_ExDP[2]), .Z(SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_U1 ( .A1(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n7), .A2(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n6), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_1_n10) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U7 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[1]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[1]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U6 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n9), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[1]) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U5 ( .A1(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[0]), .A2(
        SB_15_sbox_inverter_gf24_ExDP[0]), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U4 ( .A(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10), .B(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n8), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_FFxDN[0]) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U3 ( .A(
        SB_15_sbox_inverter_gf24_ExDP[1]), .B(SB_15_sbox_inverter_gf24_ExDP[0]), .Z(SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6) );
  XOR2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U2 ( .A(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[1]), .B(
        SB_15_sbox_inverter_gf24_pipelinedBxDP[0]), .Z(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7) );
  NAND2_X1 SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_U1 ( .A1(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n7), .A2(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n6), .ZN(
        SB_15_sbox_inverter_gf24_b_mul_e_gf2_mul_0_0_n10) );
  XOR2_X1 SB_15_sbox_mult_msb_U18 ( .A(SB_15_sbox_mult_msb_FFxDP[12]), .B(
        SB_15_sbox_mult_msb_FFxDP[8]), .Z(SB_15_sbox_InvUnmappedxD[12]) );
  XOR2_X1 SB_15_sbox_mult_msb_U17 ( .A(SB_15_sbox_mult_msb_FFxDP[4]), .B(
        SB_15_sbox_mult_msb_FFxDP[0]), .Z(SB_15_sbox_InvUnmappedxD[4]) );
  XOR2_X1 SB_15_sbox_mult_msb_U16 ( .A(SB_15_sbox_mult_msb_FFxDP[7]), .B(
        SB_15_sbox_mult_msb_FFxDP[3]), .Z(SB_15_sbox_InvUnmappedxD[7]) );
  XOR2_X1 SB_15_sbox_mult_msb_U15 ( .A(SB_15_sbox_mult_msb_FFxDP[15]), .B(
        SB_15_sbox_mult_msb_FFxDP[11]), .Z(SB_15_sbox_InvUnmappedxD[15]) );
  XOR2_X1 SB_15_sbox_mult_msb_U14 ( .A(SB_15_sbox_mult_msb_FFxDP[6]), .B(
        SB_15_sbox_mult_msb_FFxDP[2]), .Z(SB_15_sbox_InvUnmappedxD[6]) );
  XOR2_X1 SB_15_sbox_mult_msb_U13 ( .A(SB_15_sbox_mult_msb_FFxDP[14]), .B(
        SB_15_sbox_mult_msb_FFxDP[10]), .Z(SB_15_sbox_InvUnmappedxD[14]) );
  XOR2_X1 SB_15_sbox_mult_msb_U12 ( .A(RAND[283]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__3_), .Z(SB_15_sbox_mult_msb_FFxDN[11]) );
  XOR2_X1 SB_15_sbox_mult_msb_U11 ( .A(RAND[281]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__1_), .Z(SB_15_sbox_mult_msb_FFxDN[9])
         );
  XOR2_X1 SB_15_sbox_mult_msb_U10 ( .A(RAND[283]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__3_), .Z(SB_15_sbox_mult_msb_FFxDN[7])
         );
  XOR2_X1 SB_15_sbox_mult_msb_U9 ( .A(RAND[281]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__1_), .Z(SB_15_sbox_mult_msb_FFxDN[5])
         );
  XOR2_X1 SB_15_sbox_mult_msb_U8 ( .A(RAND[282]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__2_), .Z(SB_15_sbox_mult_msb_FFxDN[10]) );
  XOR2_X1 SB_15_sbox_mult_msb_U7 ( .A(RAND[280]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__0_), .Z(SB_15_sbox_mult_msb_FFxDN[8])
         );
  XOR2_X1 SB_15_sbox_mult_msb_U6 ( .A(RAND[282]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__2_), .Z(SB_15_sbox_mult_msb_FFxDN[6])
         );
  XOR2_X1 SB_15_sbox_mult_msb_U5 ( .A(RAND[280]), .B(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__0_), .Z(SB_15_sbox_mult_msb_FFxDN[4])
         );
  XOR2_X1 SB_15_sbox_mult_msb_U4 ( .A(SB_15_sbox_mult_msb_FFxDP[5]), .B(
        SB_15_sbox_mult_msb_FFxDP[1]), .Z(SB_15_sbox_InvUnmappedxD[5]) );
  XOR2_X1 SB_15_sbox_mult_msb_U3 ( .A(SB_15_sbox_mult_msb_FFxDP[13]), .B(
        SB_15_sbox_mult_msb_FFxDP[9]), .Z(SB_15_sbox_InvUnmappedxD[13]) );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_0__0_ ( .D(SB_15_sbox_mult_msb_FFxDN[0]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_0__1_ ( .D(SB_15_sbox_mult_msb_FFxDN[1]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_0__2_ ( .D(SB_15_sbox_mult_msb_FFxDN[2]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_0__3_ ( .D(SB_15_sbox_mult_msb_FFxDN[3]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_1__0_ ( .D(SB_15_sbox_mult_msb_FFxDN[4]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[4]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_1__1_ ( .D(SB_15_sbox_mult_msb_FFxDN[5]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[5]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_1__2_ ( .D(SB_15_sbox_mult_msb_FFxDN[6]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[6]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_1__3_ ( .D(SB_15_sbox_mult_msb_FFxDN[7]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[7]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_2__0_ ( .D(SB_15_sbox_mult_msb_FFxDN[8]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[8]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_2__1_ ( .D(SB_15_sbox_mult_msb_FFxDN[9]), .CK(CLK), .Q(SB_15_sbox_mult_msb_FFxDP[9]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_2__2_ ( .D(
        SB_15_sbox_mult_msb_FFxDN[10]), .CK(CLK), .Q(
        SB_15_sbox_mult_msb_FFxDP[10]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_2__3_ ( .D(
        SB_15_sbox_mult_msb_FFxDN[11]), .CK(CLK), .Q(
        SB_15_sbox_mult_msb_FFxDP[11]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_3__0_ ( .D(
        SB_15_sbox_mult_msb_FFxDN[12]), .CK(CLK), .Q(
        SB_15_sbox_mult_msb_FFxDP[12]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_3__1_ ( .D(
        SB_15_sbox_mult_msb_FFxDN[13]), .CK(CLK), .Q(
        SB_15_sbox_mult_msb_FFxDP[13]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_3__2_ ( .D(
        SB_15_sbox_mult_msb_FFxDN[14]), .CK(CLK), .Q(
        SB_15_sbox_mult_msb_FFxDP[14]), .QN() );
  DFF_X1 SB_15_sbox_mult_msb_FFxDP_reg_3__3_ ( .D(
        SB_15_sbox_mult_msb_FFxDN[15]), .CK(CLK), .Q(
        SB_15_sbox_mult_msb_FFxDP[15]), .QN() );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U30 ( .A(SB_15_sbox_InverterOutxD[5]), .B(SB_15_sbox_InverterOutxD[4]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U29 ( .A(SB_15_sbox_Y0_4xDP[5]), .B(
        SB_15_sbox_Y0_4xDP[4]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U28 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n38), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n37), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U27 ( .A(SB_15_sbox_InverterOutxD[7]), .B(SB_15_sbox_InverterOutxD[6]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U26 ( .A(SB_15_sbox_Y0_4xDP[7]), .B(
        SB_15_sbox_Y0_4xDP[6]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U25 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n45), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n44), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U24 ( .A(SB_15_sbox_Y0_4xDP[4]), 
        .B(SB_15_sbox_Y0_4xDP[6]), .ZN(SB_15_sbox_mult_msb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U23 ( .A(SB_15_sbox_Y0_4xDP[5]), .B(
        SB_15_sbox_Y0_4xDP[7]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U22 ( .A1(
        SB_15_sbox_InverterOutxD[7]), .A2(SB_15_sbox_Y0_4xDP[7]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U21 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n49), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U20 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n51), .ZN(
        SB_15_sbox_mult_msb_FFxDN[15]) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U19 ( .A1(
        SB_15_sbox_InverterOutxD[5]), .A2(SB_15_sbox_Y0_4xDP[5]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U18 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n41), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U17 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n43), .ZN(
        SB_15_sbox_mult_msb_FFxDN[13]) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U16 ( .A1(
        SB_15_sbox_InverterOutxD[6]), .A2(SB_15_sbox_Y0_4xDP[6]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U15 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n46), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U14 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n47), .Z(SB_15_sbox_mult_msb_FFxDN[14]) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U13 ( .A1(
        SB_15_sbox_InverterOutxD[4]), .A2(SB_15_sbox_Y0_4xDP[4]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U12 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n39), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U11 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n40), .Z(SB_15_sbox_mult_msb_FFxDN[12]) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U10 ( .A(
        SB_15_sbox_InverterOutxD[4]), .B(SB_15_sbox_InverterOutxD[6]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U9 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n29), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n33), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U8 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n30), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U7 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n28), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n27), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U6 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n33), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U5 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n34), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U4 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n36), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U3 ( .A(SB_15_sbox_InverterOutxD[5]), 
        .B(SB_15_sbox_InverterOutxD[7]), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U2 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n30), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n29), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_1_U1 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n31), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U30 ( .A(SB_15_sbox_InverterOutxD[5]), .B(SB_15_sbox_InverterOutxD[4]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U29 ( .A(SB_15_sbox_Y0_4xDP[1]), .B(
        SB_15_sbox_Y0_4xDP[0]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U28 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n38), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n37), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U27 ( .A(SB_15_sbox_InverterOutxD[7]), .B(SB_15_sbox_InverterOutxD[6]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U26 ( .A(SB_15_sbox_Y0_4xDP[3]), .B(
        SB_15_sbox_Y0_4xDP[2]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U25 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n45), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n44), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U24 ( .A(SB_15_sbox_Y0_4xDP[0]), 
        .B(SB_15_sbox_Y0_4xDP[2]), .ZN(SB_15_sbox_mult_msb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U23 ( .A(SB_15_sbox_Y0_4xDP[1]), .B(
        SB_15_sbox_Y0_4xDP[3]), .Z(SB_15_sbox_mult_msb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U22 ( .A1(
        SB_15_sbox_InverterOutxD[7]), .A2(SB_15_sbox_Y0_4xDP[3]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U21 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n49), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U20 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n51), .ZN(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U19 ( .A1(
        SB_15_sbox_InverterOutxD[5]), .A2(SB_15_sbox_Y0_4xDP[1]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U18 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n41), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U17 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n43), .ZN(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U16 ( .A1(
        SB_15_sbox_InverterOutxD[6]), .A2(SB_15_sbox_Y0_4xDP[2]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U15 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n46), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U14 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n47), .Z(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U13 ( .A1(
        SB_15_sbox_InverterOutxD[4]), .A2(SB_15_sbox_Y0_4xDP[0]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U12 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n39), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U11 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n40), .Z(
        SB_15_sbox_mult_msb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U10 ( .A(
        SB_15_sbox_InverterOutxD[4]), .B(SB_15_sbox_InverterOutxD[6]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U9 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n29), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n33), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U8 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n30), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U7 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n28), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n27), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U6 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n33), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U5 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n34), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U4 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n36), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U3 ( .A(SB_15_sbox_InverterOutxD[5]), 
        .B(SB_15_sbox_InverterOutxD[7]), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U2 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n30), .A2(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n29), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_1_0_U1 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n31), .Z(
        SB_15_sbox_mult_msb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U30 ( .A(SB_15_sbox_InverterOutxD[1]), .B(SB_15_sbox_InverterOutxD[0]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U29 ( .A(SB_15_sbox_Y0_4xDP[5]), .B(
        SB_15_sbox_Y0_4xDP[4]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U28 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n38), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n37), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U27 ( .A(SB_15_sbox_InverterOutxD[3]), .B(SB_15_sbox_InverterOutxD[2]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U26 ( .A(SB_15_sbox_Y0_4xDP[7]), .B(
        SB_15_sbox_Y0_4xDP[6]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U25 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n45), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n44), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U24 ( .A(SB_15_sbox_Y0_4xDP[4]), 
        .B(SB_15_sbox_Y0_4xDP[6]), .ZN(SB_15_sbox_mult_msb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U23 ( .A(SB_15_sbox_Y0_4xDP[5]), .B(
        SB_15_sbox_Y0_4xDP[7]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U22 ( .A1(
        SB_15_sbox_InverterOutxD[3]), .A2(SB_15_sbox_Y0_4xDP[7]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U21 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n49), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U20 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n51), .ZN(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U19 ( .A1(
        SB_15_sbox_InverterOutxD[1]), .A2(SB_15_sbox_Y0_4xDP[5]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U18 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n41), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U17 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n43), .ZN(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U16 ( .A1(
        SB_15_sbox_InverterOutxD[2]), .A2(SB_15_sbox_Y0_4xDP[6]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U15 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n46), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U14 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n47), .Z(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U13 ( .A1(
        SB_15_sbox_InverterOutxD[0]), .A2(SB_15_sbox_Y0_4xDP[4]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U12 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n39), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U11 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n40), .Z(
        SB_15_sbox_mult_msb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U10 ( .A(
        SB_15_sbox_InverterOutxD[0]), .B(SB_15_sbox_InverterOutxD[2]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U9 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n29), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n33), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U8 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n30), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U7 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n28), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n27), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U6 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n33), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U5 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n34), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U4 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n36), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U3 ( .A(SB_15_sbox_InverterOutxD[1]), 
        .B(SB_15_sbox_InverterOutxD[3]), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U2 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n30), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n29), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_1_U1 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n31), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U30 ( .A(SB_15_sbox_InverterOutxD[1]), .B(SB_15_sbox_InverterOutxD[0]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U29 ( .A(SB_15_sbox_Y0_4xDP[1]), .B(
        SB_15_sbox_Y0_4xDP[0]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U28 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n38), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n37), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U27 ( .A(SB_15_sbox_InverterOutxD[3]), .B(SB_15_sbox_InverterOutxD[2]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U26 ( .A(SB_15_sbox_Y0_4xDP[3]), .B(
        SB_15_sbox_Y0_4xDP[2]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U25 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n45), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n44), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U24 ( .A(SB_15_sbox_Y0_4xDP[0]), 
        .B(SB_15_sbox_Y0_4xDP[2]), .ZN(SB_15_sbox_mult_msb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U23 ( .A(SB_15_sbox_Y0_4xDP[1]), .B(
        SB_15_sbox_Y0_4xDP[3]), .Z(SB_15_sbox_mult_msb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U22 ( .A1(
        SB_15_sbox_InverterOutxD[3]), .A2(SB_15_sbox_Y0_4xDP[3]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U21 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n49), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U20 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n51), .ZN(SB_15_sbox_mult_msb_FFxDN[3]) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U19 ( .A1(
        SB_15_sbox_InverterOutxD[1]), .A2(SB_15_sbox_Y0_4xDP[1]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U18 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n41), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U17 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n43), .ZN(SB_15_sbox_mult_msb_FFxDN[1]) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U16 ( .A1(
        SB_15_sbox_InverterOutxD[2]), .A2(SB_15_sbox_Y0_4xDP[2]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U15 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n50), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n46), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U14 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n47), .Z(SB_15_sbox_mult_msb_FFxDN[2])
         );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U13 ( .A1(
        SB_15_sbox_InverterOutxD[0]), .A2(SB_15_sbox_Y0_4xDP[0]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U12 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n42), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n39), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U11 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n48), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n40), .Z(SB_15_sbox_mult_msb_FFxDN[0])
         );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U10 ( .A(
        SB_15_sbox_InverterOutxD[0]), .B(SB_15_sbox_InverterOutxD[2]), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U9 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n29), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n33), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U8 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n30), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U7 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n28), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n27), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U6 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n33), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n32), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U5 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n34), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U4 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n36), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U3 ( .A(SB_15_sbox_InverterOutxD[1]), 
        .B(SB_15_sbox_InverterOutxD[3]), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U2 ( .A1(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n30), .A2(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n29), .ZN(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_15_sbox_mult_msb_gf4_mul_0_0_U1 ( .A(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n35), .B(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n31), .Z(
        SB_15_sbox_mult_msb_gf4_mul_0_0_n52) );
  XOR2_X1 SB_15_sbox_mult_lsb_U18 ( .A(SB_15_sbox_mult_lsb_FFxDP[13]), .B(
        SB_15_sbox_mult_lsb_FFxDP[9]), .Z(SB_15_sbox_InvUnmappedxD[9]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U17 ( .A(SB_15_sbox_mult_lsb_FFxDP[5]), .B(
        SB_15_sbox_mult_lsb_FFxDP[1]), .Z(SB_15_sbox_InvUnmappedxD[1]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U16 ( .A(SB_15_sbox_mult_lsb_FFxDP[4]), .B(
        SB_15_sbox_mult_lsb_FFxDP[0]), .Z(SB_15_sbox_InvUnmappedxD[0]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U15 ( .A(SB_15_sbox_mult_lsb_FFxDP[12]), .B(
        SB_15_sbox_mult_lsb_FFxDP[8]), .Z(SB_15_sbox_InvUnmappedxD[8]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U14 ( .A(SB_15_sbox_mult_lsb_FFxDP[6]), .B(
        SB_15_sbox_mult_lsb_FFxDP[2]), .Z(SB_15_sbox_InvUnmappedxD[2]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U13 ( .A(SB_15_sbox_mult_lsb_FFxDP[14]), .B(
        SB_15_sbox_mult_lsb_FFxDP[10]), .Z(SB_15_sbox_InvUnmappedxD[10]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U12 ( .A(RAND[279]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__3_), .Z(SB_15_sbox_mult_lsb_FFxDN[11]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U11 ( .A(RAND[277]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__1_), .Z(SB_15_sbox_mult_lsb_FFxDN[9])
         );
  XOR2_X1 SB_15_sbox_mult_lsb_U10 ( .A(RAND[279]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__3_), .Z(SB_15_sbox_mult_lsb_FFxDN[7])
         );
  XOR2_X1 SB_15_sbox_mult_lsb_U9 ( .A(RAND[277]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__1_), .Z(SB_15_sbox_mult_lsb_FFxDN[5])
         );
  XOR2_X1 SB_15_sbox_mult_lsb_U8 ( .A(RAND[278]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__2_), .Z(SB_15_sbox_mult_lsb_FFxDN[10]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U7 ( .A(RAND[276]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__0_), .Z(SB_15_sbox_mult_lsb_FFxDN[8])
         );
  XOR2_X1 SB_15_sbox_mult_lsb_U6 ( .A(RAND[278]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__2_), .Z(SB_15_sbox_mult_lsb_FFxDN[6])
         );
  XOR2_X1 SB_15_sbox_mult_lsb_U5 ( .A(RAND[276]), .B(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__0_), .Z(SB_15_sbox_mult_lsb_FFxDN[4])
         );
  XOR2_X1 SB_15_sbox_mult_lsb_U4 ( .A(SB_15_sbox_mult_lsb_FFxDP[7]), .B(
        SB_15_sbox_mult_lsb_FFxDP[3]), .Z(SB_15_sbox_InvUnmappedxD[3]) );
  XOR2_X1 SB_15_sbox_mult_lsb_U3 ( .A(SB_15_sbox_mult_lsb_FFxDP[15]), .B(
        SB_15_sbox_mult_lsb_FFxDP[11]), .Z(SB_15_sbox_InvUnmappedxD[11]) );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_0__0_ ( .D(SB_15_sbox_mult_lsb_FFxDN[0]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[0]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_0__1_ ( .D(SB_15_sbox_mult_lsb_FFxDN[1]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[1]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_0__2_ ( .D(SB_15_sbox_mult_lsb_FFxDN[2]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[2]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_0__3_ ( .D(SB_15_sbox_mult_lsb_FFxDN[3]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[3]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_1__0_ ( .D(SB_15_sbox_mult_lsb_FFxDN[4]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[4]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_1__1_ ( .D(SB_15_sbox_mult_lsb_FFxDN[5]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[5]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_1__2_ ( .D(SB_15_sbox_mult_lsb_FFxDN[6]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[6]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_1__3_ ( .D(SB_15_sbox_mult_lsb_FFxDN[7]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[7]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_2__0_ ( .D(SB_15_sbox_mult_lsb_FFxDN[8]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[8]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_2__1_ ( .D(SB_15_sbox_mult_lsb_FFxDN[9]), .CK(CLK), .Q(SB_15_sbox_mult_lsb_FFxDP[9]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_2__2_ ( .D(
        SB_15_sbox_mult_lsb_FFxDN[10]), .CK(CLK), .Q(
        SB_15_sbox_mult_lsb_FFxDP[10]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_2__3_ ( .D(
        SB_15_sbox_mult_lsb_FFxDN[11]), .CK(CLK), .Q(
        SB_15_sbox_mult_lsb_FFxDP[11]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_3__0_ ( .D(
        SB_15_sbox_mult_lsb_FFxDN[12]), .CK(CLK), .Q(
        SB_15_sbox_mult_lsb_FFxDP[12]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_3__1_ ( .D(
        SB_15_sbox_mult_lsb_FFxDN[13]), .CK(CLK), .Q(
        SB_15_sbox_mult_lsb_FFxDP[13]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_3__2_ ( .D(
        SB_15_sbox_mult_lsb_FFxDN[14]), .CK(CLK), .Q(
        SB_15_sbox_mult_lsb_FFxDP[14]), .QN() );
  DFF_X1 SB_15_sbox_mult_lsb_FFxDP_reg_3__3_ ( .D(
        SB_15_sbox_mult_lsb_FFxDN[15]), .CK(CLK), .Q(
        SB_15_sbox_mult_lsb_FFxDP[15]), .QN() );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U30 ( .A(SB_15_sbox_InverterOutxD[5]), .B(SB_15_sbox_InverterOutxD[4]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_1_n38) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U29 ( .A(SB_15_sbox_Y1_4xDP[5]), .B(
        SB_15_sbox_Y1_4xDP[4]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_1_n37) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U28 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n38), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n37), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n42) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U27 ( .A(SB_15_sbox_InverterOutxD[7]), .B(SB_15_sbox_InverterOutxD[6]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_1_n45) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U26 ( .A(SB_15_sbox_Y1_4xDP[7]), .B(
        SB_15_sbox_Y1_4xDP[6]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_1_n44) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U25 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n45), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n44), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n50) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U24 ( .A(SB_15_sbox_Y1_4xDP[4]), 
        .B(SB_15_sbox_Y1_4xDP[6]), .ZN(SB_15_sbox_mult_lsb_gf4_mul_1_1_n30) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U23 ( .A(SB_15_sbox_Y1_4xDP[5]), .B(
        SB_15_sbox_Y1_4xDP[7]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_1_n32) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U22 ( .A1(
        SB_15_sbox_InverterOutxD[7]), .A2(SB_15_sbox_Y1_4xDP[7]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n49) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U21 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n49), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n51) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U20 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n51), .ZN(
        SB_15_sbox_mult_lsb_FFxDN[15]) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U19 ( .A1(
        SB_15_sbox_InverterOutxD[5]), .A2(SB_15_sbox_Y1_4xDP[5]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n41) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U18 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n41), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n43) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U17 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n43), .ZN(
        SB_15_sbox_mult_lsb_FFxDN[13]) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U16 ( .A1(
        SB_15_sbox_InverterOutxD[6]), .A2(SB_15_sbox_Y1_4xDP[6]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n46) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U15 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n46), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n47) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U14 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n47), .Z(SB_15_sbox_mult_lsb_FFxDN[14]) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U13 ( .A1(
        SB_15_sbox_InverterOutxD[4]), .A2(SB_15_sbox_Y1_4xDP[4]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n39) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U12 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n39), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n40) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U11 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n40), .Z(SB_15_sbox_mult_lsb_FFxDN[12]) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U10 ( .A(
        SB_15_sbox_InverterOutxD[4]), .B(SB_15_sbox_InverterOutxD[6]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n29) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U9 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n29), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n33), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n28) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U8 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n30), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n27) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U7 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n28), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n27), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n35) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U6 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n33), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n34) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U5 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n34), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n36) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U4 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n36), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n48) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U3 ( .A(SB_15_sbox_InverterOutxD[5]), 
        .B(SB_15_sbox_InverterOutxD[7]), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n33) );
  NOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U2 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n30), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n29), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n31) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_1_U1 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n31), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_1_n52) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U30 ( .A(SB_15_sbox_InverterOutxD[5]), .B(SB_15_sbox_InverterOutxD[4]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_0_n38) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U29 ( .A(SB_15_sbox_Y1_4xDP[1]), .B(
        SB_15_sbox_Y1_4xDP[0]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_0_n37) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U28 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n38), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n37), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n42) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U27 ( .A(SB_15_sbox_InverterOutxD[7]), .B(SB_15_sbox_InverterOutxD[6]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_0_n45) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U26 ( .A(SB_15_sbox_Y1_4xDP[3]), .B(
        SB_15_sbox_Y1_4xDP[2]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_0_n44) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U25 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n45), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n44), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n50) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U24 ( .A(SB_15_sbox_Y1_4xDP[0]), 
        .B(SB_15_sbox_Y1_4xDP[2]), .ZN(SB_15_sbox_mult_lsb_gf4_mul_1_0_n30) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U23 ( .A(SB_15_sbox_Y1_4xDP[1]), .B(
        SB_15_sbox_Y1_4xDP[3]), .Z(SB_15_sbox_mult_lsb_gf4_mul_1_0_n32) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U22 ( .A1(
        SB_15_sbox_InverterOutxD[7]), .A2(SB_15_sbox_Y1_4xDP[3]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n49) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U21 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n49), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n51) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U20 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n51), .ZN(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__3_) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U19 ( .A1(
        SB_15_sbox_InverterOutxD[5]), .A2(SB_15_sbox_Y1_4xDP[1]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n41) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U18 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n41), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n43) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U17 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n43), .ZN(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__1_) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U16 ( .A1(
        SB_15_sbox_InverterOutxD[6]), .A2(SB_15_sbox_Y1_4xDP[2]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n46) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U15 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n46), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n47) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U14 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n47), .Z(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__2_) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U13 ( .A1(
        SB_15_sbox_InverterOutxD[4]), .A2(SB_15_sbox_Y1_4xDP[0]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n39) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U12 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n39), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n40) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U11 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n40), .Z(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_2__0_) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U10 ( .A(
        SB_15_sbox_InverterOutxD[4]), .B(SB_15_sbox_InverterOutxD[6]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n29) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U9 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n29), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n33), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n28) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U8 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n30), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n27) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U7 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n28), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n27), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n35) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U6 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n33), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n34) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U5 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n34), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n36) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U4 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n36), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n48) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U3 ( .A(SB_15_sbox_InverterOutxD[5]), 
        .B(SB_15_sbox_InverterOutxD[7]), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n33) );
  NOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U2 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n30), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n29), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n31) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_1_0_U1 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n31), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_1_0_n52) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U30 ( .A(SB_15_sbox_InverterOutxD[1]), .B(SB_15_sbox_InverterOutxD[0]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_1_n38) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U29 ( .A(SB_15_sbox_Y1_4xDP[5]), .B(
        SB_15_sbox_Y1_4xDP[4]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_1_n37) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U28 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n38), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n37), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n42) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U27 ( .A(SB_15_sbox_InverterOutxD[3]), .B(SB_15_sbox_InverterOutxD[2]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_1_n45) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U26 ( .A(SB_15_sbox_Y1_4xDP[7]), .B(
        SB_15_sbox_Y1_4xDP[6]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_1_n44) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U25 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n45), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n44), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n50) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U24 ( .A(SB_15_sbox_Y1_4xDP[4]), 
        .B(SB_15_sbox_Y1_4xDP[6]), .ZN(SB_15_sbox_mult_lsb_gf4_mul_0_1_n30) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U23 ( .A(SB_15_sbox_Y1_4xDP[5]), .B(
        SB_15_sbox_Y1_4xDP[7]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_1_n32) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U22 ( .A1(
        SB_15_sbox_InverterOutxD[3]), .A2(SB_15_sbox_Y1_4xDP[7]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n49) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U21 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n49), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n51) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U20 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n51), .ZN(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__3_) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U19 ( .A1(
        SB_15_sbox_InverterOutxD[1]), .A2(SB_15_sbox_Y1_4xDP[5]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n41) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U18 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n41), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n43) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U17 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n43), .ZN(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__1_) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U16 ( .A1(
        SB_15_sbox_InverterOutxD[2]), .A2(SB_15_sbox_Y1_4xDP[6]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n46) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U15 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n46), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n47) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U14 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n47), .Z(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__2_) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U13 ( .A1(
        SB_15_sbox_InverterOutxD[0]), .A2(SB_15_sbox_Y1_4xDP[4]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n39) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U12 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n39), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n40) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U11 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n40), .Z(
        SB_15_sbox_mult_lsb_Xi_mul_Yj_1__0_) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U10 ( .A(
        SB_15_sbox_InverterOutxD[0]), .B(SB_15_sbox_InverterOutxD[2]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n29) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U9 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n29), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n33), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n28) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U8 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n30), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n27) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U7 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n28), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n27), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n35) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U6 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n33), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n34) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U5 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n34), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n36) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U4 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n36), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n48) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U3 ( .A(SB_15_sbox_InverterOutxD[1]), 
        .B(SB_15_sbox_InverterOutxD[3]), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n33) );
  NOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U2 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n30), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n29), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n31) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_1_U1 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n31), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_1_n52) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U30 ( .A(SB_15_sbox_InverterOutxD[1]), .B(SB_15_sbox_InverterOutxD[0]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_0_n38) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U29 ( .A(SB_15_sbox_Y1_4xDP[1]), .B(
        SB_15_sbox_Y1_4xDP[0]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_0_n37) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U28 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n38), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n37), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n42) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U27 ( .A(SB_15_sbox_InverterOutxD[3]), .B(SB_15_sbox_InverterOutxD[2]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_0_n45) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U26 ( .A(SB_15_sbox_Y1_4xDP[3]), .B(
        SB_15_sbox_Y1_4xDP[2]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_0_n44) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U25 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n45), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n44), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n50) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U24 ( .A(SB_15_sbox_Y1_4xDP[0]), 
        .B(SB_15_sbox_Y1_4xDP[2]), .ZN(SB_15_sbox_mult_lsb_gf4_mul_0_0_n30) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U23 ( .A(SB_15_sbox_Y1_4xDP[1]), .B(
        SB_15_sbox_Y1_4xDP[3]), .Z(SB_15_sbox_mult_lsb_gf4_mul_0_0_n32) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U22 ( .A1(
        SB_15_sbox_InverterOutxD[3]), .A2(SB_15_sbox_Y1_4xDP[3]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n49) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U21 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n49), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n51) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U20 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n51), .ZN(SB_15_sbox_mult_lsb_FFxDN[3]) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U19 ( .A1(
        SB_15_sbox_InverterOutxD[1]), .A2(SB_15_sbox_Y1_4xDP[1]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n41) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U18 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n41), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n43) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U17 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n43), .ZN(SB_15_sbox_mult_lsb_FFxDN[1]) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U16 ( .A1(
        SB_15_sbox_InverterOutxD[2]), .A2(SB_15_sbox_Y1_4xDP[2]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n46) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U15 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n50), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n46), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n47) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U14 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n47), .Z(SB_15_sbox_mult_lsb_FFxDN[2])
         );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U13 ( .A1(
        SB_15_sbox_InverterOutxD[0]), .A2(SB_15_sbox_Y1_4xDP[0]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n39) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U12 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n42), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n39), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n40) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U11 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n48), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n40), .Z(SB_15_sbox_mult_lsb_FFxDN[0])
         );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U10 ( .A(
        SB_15_sbox_InverterOutxD[0]), .B(SB_15_sbox_InverterOutxD[2]), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n29) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U9 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n29), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n33), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n28) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U8 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n30), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n27) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U7 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n28), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n27), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n35) );
  NAND2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U6 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n33), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n32), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n34) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U5 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n34), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n36) );
  XNOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U4 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n52), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n36), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n48) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U3 ( .A(SB_15_sbox_InverterOutxD[1]), 
        .B(SB_15_sbox_InverterOutxD[3]), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n33) );
  NOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U2 ( .A1(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n30), .A2(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n29), .ZN(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n31) );
  XOR2_X1 SB_15_sbox_mult_lsb_gf4_mul_0_0_U1 ( .A(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n35), .B(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n31), .Z(
        SB_15_sbox_mult_lsb_gf4_mul_0_0_n52) );
  DFF_X1 MC_BUFFER0_Q_reg_0_ ( .D(SR_OUT0[0]), .CK(CLK), .Q(MC_IN0[0]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_1_ ( .D(SR_OUT0[1]), .CK(CLK), .Q(MC_IN0[1]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_2_ ( .D(SR_OUT0[2]), .CK(CLK), .Q(MC_IN0[2]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_3_ ( .D(SR_OUT0[3]), .CK(CLK), .Q(MC_IN0[3]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_4_ ( .D(SR_OUT0[4]), .CK(CLK), .Q(MC_IN0[4]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_5_ ( .D(SR_OUT0[5]), .CK(CLK), .Q(MC_IN0[5]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_6_ ( .D(SR_OUT0[6]), .CK(CLK), .Q(MC_IN0[6]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_7_ ( .D(SR_OUT0[7]), .CK(CLK), .Q(MC_IN0[7]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_8_ ( .D(SR_OUT0[8]), .CK(CLK), .Q(MC_IN0[8]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_9_ ( .D(SR_OUT0[9]), .CK(CLK), .Q(MC_IN0[9]), .QN()
         );
  DFF_X1 MC_BUFFER0_Q_reg_10_ ( .D(SR_OUT0[10]), .CK(CLK), .Q(MC_IN0[10]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_11_ ( .D(SR_OUT0[11]), .CK(CLK), .Q(MC_IN0[11]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_12_ ( .D(SR_OUT0[12]), .CK(CLK), .Q(MC_IN0[12]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_13_ ( .D(SR_OUT0[13]), .CK(CLK), .Q(MC_IN0[13]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_14_ ( .D(SR_OUT0[14]), .CK(CLK), .Q(MC_IN0[14]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_15_ ( .D(SR_OUT0[15]), .CK(CLK), .Q(MC_IN0[15]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_16_ ( .D(SR_OUT0[16]), .CK(CLK), .Q(MC_IN0[16]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_17_ ( .D(SR_OUT0[17]), .CK(CLK), .Q(MC_IN0[17]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_18_ ( .D(SR_OUT0[18]), .CK(CLK), .Q(MC_IN0[18]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_19_ ( .D(SR_OUT0[19]), .CK(CLK), .Q(MC_IN0[19]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_20_ ( .D(SR_OUT0[20]), .CK(CLK), .Q(MC_IN0[20]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_21_ ( .D(SR_OUT0[21]), .CK(CLK), .Q(MC_IN0[21]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_22_ ( .D(SR_OUT0[22]), .CK(CLK), .Q(MC_IN0[22]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_23_ ( .D(SR_OUT0[23]), .CK(CLK), .Q(MC_IN0[23]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_24_ ( .D(SR_OUT0[24]), .CK(CLK), .Q(MC_IN0[24]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_25_ ( .D(SR_OUT0[25]), .CK(CLK), .Q(MC_IN0[25]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_26_ ( .D(SR_OUT0[26]), .CK(CLK), .Q(MC_IN0[26]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_27_ ( .D(SR_OUT0[27]), .CK(CLK), .Q(MC_IN0[27]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_28_ ( .D(SR_OUT0[28]), .CK(CLK), .Q(MC_IN0[28]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_29_ ( .D(SR_OUT0[29]), .CK(CLK), .Q(MC_IN0[29]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_30_ ( .D(SR_OUT0[30]), .CK(CLK), .Q(MC_IN0[30]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_31_ ( .D(SR_OUT0[31]), .CK(CLK), .Q(MC_IN0[31]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_32_ ( .D(SR_OUT0[32]), .CK(CLK), .Q(MC_IN0[32]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_33_ ( .D(SR_OUT0[33]), .CK(CLK), .Q(MC_IN0[33]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_34_ ( .D(SR_OUT0[34]), .CK(CLK), .Q(MC_IN0[34]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_35_ ( .D(SR_OUT0[35]), .CK(CLK), .Q(MC_IN0[35]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_36_ ( .D(SR_OUT0[36]), .CK(CLK), .Q(MC_IN0[36]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_37_ ( .D(SR_OUT0[37]), .CK(CLK), .Q(MC_IN0[37]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_38_ ( .D(SR_OUT0[38]), .CK(CLK), .Q(MC_IN0[38]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_39_ ( .D(SR_OUT0[39]), .CK(CLK), .Q(MC_IN0[39]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_40_ ( .D(SR_OUT0[40]), .CK(CLK), .Q(MC_IN0[40]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_41_ ( .D(SR_OUT0[41]), .CK(CLK), .Q(MC_IN0[41]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_42_ ( .D(SR_OUT0[42]), .CK(CLK), .Q(MC_IN0[42]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_43_ ( .D(SR_OUT0[43]), .CK(CLK), .Q(MC_IN0[43]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_44_ ( .D(SR_OUT0[44]), .CK(CLK), .Q(MC_IN0[44]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_45_ ( .D(SR_OUT0[45]), .CK(CLK), .Q(MC_IN0[45]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_46_ ( .D(SR_OUT0[46]), .CK(CLK), .Q(MC_IN0[46]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_47_ ( .D(SR_OUT0[47]), .CK(CLK), .Q(MC_IN0[47]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_48_ ( .D(SR_OUT0[48]), .CK(CLK), .Q(MC_IN0[48]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_49_ ( .D(SR_OUT0[49]), .CK(CLK), .Q(MC_IN0[49]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_50_ ( .D(SR_OUT0[50]), .CK(CLK), .Q(MC_IN0[50]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_51_ ( .D(SR_OUT0[51]), .CK(CLK), .Q(MC_IN0[51]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_52_ ( .D(SR_OUT0[52]), .CK(CLK), .Q(MC_IN0[52]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_53_ ( .D(SR_OUT0[53]), .CK(CLK), .Q(MC_IN0[53]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_54_ ( .D(SR_OUT0[54]), .CK(CLK), .Q(MC_IN0[54]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_55_ ( .D(SR_OUT0[55]), .CK(CLK), .Q(MC_IN0[55]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_56_ ( .D(SR_OUT0[56]), .CK(CLK), .Q(MC_IN0[56]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_57_ ( .D(SR_OUT0[57]), .CK(CLK), .Q(MC_IN0[57]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_58_ ( .D(SR_OUT0[58]), .CK(CLK), .Q(MC_IN0[58]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_59_ ( .D(SR_OUT0[59]), .CK(CLK), .Q(MC_IN0[59]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_60_ ( .D(SR_OUT0[60]), .CK(CLK), .Q(MC_IN0[60]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_61_ ( .D(SR_OUT0[61]), .CK(CLK), .Q(MC_IN0[61]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_62_ ( .D(SR_OUT0[62]), .CK(CLK), .Q(MC_IN0[62]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_63_ ( .D(SR_OUT0[63]), .CK(CLK), .Q(MC_IN0[63]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_64_ ( .D(SR_OUT0[64]), .CK(CLK), .Q(MC_IN0[64]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_65_ ( .D(SR_OUT0[65]), .CK(CLK), .Q(MC_IN0[65]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_66_ ( .D(SR_OUT0[66]), .CK(CLK), .Q(MC_IN0[66]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_67_ ( .D(SR_OUT0[67]), .CK(CLK), .Q(MC_IN0[67]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_68_ ( .D(SR_OUT0[68]), .CK(CLK), .Q(MC_IN0[68]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_69_ ( .D(SR_OUT0[69]), .CK(CLK), .Q(MC_IN0[69]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_70_ ( .D(SR_OUT0[70]), .CK(CLK), .Q(MC_IN0[70]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_71_ ( .D(SR_OUT0[71]), .CK(CLK), .Q(MC_IN0[71]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_72_ ( .D(SR_OUT0[72]), .CK(CLK), .Q(MC_IN0[72]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_73_ ( .D(SR_OUT0[73]), .CK(CLK), .Q(MC_IN0[73]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_74_ ( .D(SR_OUT0[74]), .CK(CLK), .Q(MC_IN0[74]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_75_ ( .D(SR_OUT0[75]), .CK(CLK), .Q(MC_IN0[75]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_76_ ( .D(SR_OUT0[76]), .CK(CLK), .Q(MC_IN0[76]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_77_ ( .D(SR_OUT0[77]), .CK(CLK), .Q(MC_IN0[77]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_78_ ( .D(SR_OUT0[78]), .CK(CLK), .Q(MC_IN0[78]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_79_ ( .D(SR_OUT0[79]), .CK(CLK), .Q(MC_IN0[79]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_80_ ( .D(SR_OUT0[80]), .CK(CLK), .Q(MC_IN0[80]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_81_ ( .D(SR_OUT0[81]), .CK(CLK), .Q(MC_IN0[81]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_82_ ( .D(SR_OUT0[82]), .CK(CLK), .Q(MC_IN0[82]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_83_ ( .D(SR_OUT0[83]), .CK(CLK), .Q(MC_IN0[83]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_84_ ( .D(SR_OUT0[84]), .CK(CLK), .Q(MC_IN0[84]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_85_ ( .D(SR_OUT0[85]), .CK(CLK), .Q(MC_IN0[85]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_86_ ( .D(SR_OUT0[86]), .CK(CLK), .Q(MC_IN0[86]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_87_ ( .D(SR_OUT0[87]), .CK(CLK), .Q(MC_IN0[87]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_88_ ( .D(SR_OUT0[88]), .CK(CLK), .Q(MC_IN0[88]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_89_ ( .D(SR_OUT0[89]), .CK(CLK), .Q(MC_IN0[89]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_90_ ( .D(SR_OUT0[90]), .CK(CLK), .Q(MC_IN0[90]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_91_ ( .D(SR_OUT0[91]), .CK(CLK), .Q(MC_IN0[91]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_92_ ( .D(SR_OUT0[92]), .CK(CLK), .Q(MC_IN0[92]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_93_ ( .D(SR_OUT0[93]), .CK(CLK), .Q(MC_IN0[93]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_94_ ( .D(SR_OUT0[94]), .CK(CLK), .Q(MC_IN0[94]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_95_ ( .D(SR_OUT0[95]), .CK(CLK), .Q(MC_IN0[95]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_96_ ( .D(SR_OUT0[96]), .CK(CLK), .Q(MC_IN0[96]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_97_ ( .D(SR_OUT0[97]), .CK(CLK), .Q(MC_IN0[97]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_98_ ( .D(SR_OUT0[98]), .CK(CLK), .Q(MC_IN0[98]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_99_ ( .D(SR_OUT0[99]), .CK(CLK), .Q(MC_IN0[99]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_100_ ( .D(SR_OUT0[100]), .CK(CLK), .Q(MC_IN0[100]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_101_ ( .D(SR_OUT0[101]), .CK(CLK), .Q(MC_IN0[101]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_102_ ( .D(SR_OUT0[102]), .CK(CLK), .Q(MC_IN0[102]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_103_ ( .D(SR_OUT0[103]), .CK(CLK), .Q(MC_IN0[103]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_104_ ( .D(SR_OUT0[104]), .CK(CLK), .Q(MC_IN0[104]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_105_ ( .D(SR_OUT0[105]), .CK(CLK), .Q(MC_IN0[105]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_106_ ( .D(SR_OUT0[106]), .CK(CLK), .Q(MC_IN0[106]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_107_ ( .D(SR_OUT0[107]), .CK(CLK), .Q(MC_IN0[107]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_108_ ( .D(SR_OUT0[108]), .CK(CLK), .Q(MC_IN0[108]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_109_ ( .D(SR_OUT0[109]), .CK(CLK), .Q(MC_IN0[109]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_110_ ( .D(SR_OUT0[110]), .CK(CLK), .Q(MC_IN0[110]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_111_ ( .D(SR_OUT0[111]), .CK(CLK), .Q(MC_IN0[111]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_112_ ( .D(SR_OUT0[112]), .CK(CLK), .Q(MC_IN0[112]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_113_ ( .D(SR_OUT0[113]), .CK(CLK), .Q(MC_IN0[113]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_114_ ( .D(SR_OUT0[114]), .CK(CLK), .Q(MC_IN0[114]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_115_ ( .D(SR_OUT0[115]), .CK(CLK), .Q(MC_IN0[115]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_116_ ( .D(SR_OUT0[116]), .CK(CLK), .Q(MC_IN0[116]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_117_ ( .D(SR_OUT0[117]), .CK(CLK), .Q(MC_IN0[117]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_118_ ( .D(SR_OUT0[118]), .CK(CLK), .Q(MC_IN0[118]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_119_ ( .D(SR_OUT0[119]), .CK(CLK), .Q(MC_IN0[119]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_120_ ( .D(SR_OUT0[120]), .CK(CLK), .Q(MC_IN0[120]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_121_ ( .D(SR_OUT0[121]), .CK(CLK), .Q(MC_IN0[121]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_122_ ( .D(SR_OUT0[122]), .CK(CLK), .Q(MC_IN0[122]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_123_ ( .D(SR_OUT0[123]), .CK(CLK), .Q(MC_IN0[123]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_124_ ( .D(SR_OUT0[124]), .CK(CLK), .Q(MC_IN0[124]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_125_ ( .D(SR_OUT0[125]), .CK(CLK), .Q(MC_IN0[125]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_126_ ( .D(SR_OUT0[126]), .CK(CLK), .Q(MC_IN0[126]), 
        .QN() );
  DFF_X1 MC_BUFFER0_Q_reg_127_ ( .D(SR_OUT0[127]), .CK(CLK), .Q(MC_IN0[127]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_0_ ( .D(SR_OUT1[0]), .CK(CLK), .Q(MC_IN1[0]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_1_ ( .D(SR_OUT1[1]), .CK(CLK), .Q(MC_IN1[1]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_2_ ( .D(SR_OUT1[2]), .CK(CLK), .Q(MC_IN1[2]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_3_ ( .D(SR_OUT1[3]), .CK(CLK), .Q(MC_IN1[3]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_4_ ( .D(SR_OUT1[4]), .CK(CLK), .Q(MC_IN1[4]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_5_ ( .D(SR_OUT1[5]), .CK(CLK), .Q(MC_IN1[5]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_6_ ( .D(SR_OUT1[6]), .CK(CLK), .Q(MC_IN1[6]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_7_ ( .D(SR_OUT1[7]), .CK(CLK), .Q(MC_IN1[7]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_8_ ( .D(SR_OUT1[8]), .CK(CLK), .Q(MC_IN1[8]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_9_ ( .D(SR_OUT1[9]), .CK(CLK), .Q(MC_IN1[9]), .QN()
         );
  DFF_X1 MC_BUFFER1_Q_reg_10_ ( .D(SR_OUT1[10]), .CK(CLK), .Q(MC_IN1[10]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_11_ ( .D(SR_OUT1[11]), .CK(CLK), .Q(MC_IN1[11]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_12_ ( .D(SR_OUT1[12]), .CK(CLK), .Q(MC_IN1[12]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_13_ ( .D(SR_OUT1[13]), .CK(CLK), .Q(MC_IN1[13]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_14_ ( .D(SR_OUT1[14]), .CK(CLK), .Q(MC_IN1[14]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_15_ ( .D(SR_OUT1[15]), .CK(CLK), .Q(MC_IN1[15]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_16_ ( .D(SR_OUT1[16]), .CK(CLK), .Q(MC_IN1[16]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_17_ ( .D(SR_OUT1[17]), .CK(CLK), .Q(MC_IN1[17]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_18_ ( .D(SR_OUT1[18]), .CK(CLK), .Q(MC_IN1[18]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_19_ ( .D(SR_OUT1[19]), .CK(CLK), .Q(MC_IN1[19]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_20_ ( .D(SR_OUT1[20]), .CK(CLK), .Q(MC_IN1[20]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_21_ ( .D(SR_OUT1[21]), .CK(CLK), .Q(MC_IN1[21]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_22_ ( .D(SR_OUT1[22]), .CK(CLK), .Q(MC_IN1[22]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_23_ ( .D(SR_OUT1[23]), .CK(CLK), .Q(MC_IN1[23]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_24_ ( .D(SR_OUT1[24]), .CK(CLK), .Q(MC_IN1[24]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_25_ ( .D(SR_OUT1[25]), .CK(CLK), .Q(MC_IN1[25]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_26_ ( .D(SR_OUT1[26]), .CK(CLK), .Q(MC_IN1[26]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_27_ ( .D(SR_OUT1[27]), .CK(CLK), .Q(MC_IN1[27]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_28_ ( .D(SR_OUT1[28]), .CK(CLK), .Q(MC_IN1[28]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_29_ ( .D(SR_OUT1[29]), .CK(CLK), .Q(MC_IN1[29]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_30_ ( .D(SR_OUT1[30]), .CK(CLK), .Q(MC_IN1[30]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_31_ ( .D(SR_OUT1[31]), .CK(CLK), .Q(MC_IN1[31]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_32_ ( .D(SR_OUT1[32]), .CK(CLK), .Q(MC_IN1[32]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_33_ ( .D(SR_OUT1[33]), .CK(CLK), .Q(MC_IN1[33]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_34_ ( .D(SR_OUT1[34]), .CK(CLK), .Q(MC_IN1[34]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_35_ ( .D(SR_OUT1[35]), .CK(CLK), .Q(MC_IN1[35]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_36_ ( .D(SR_OUT1[36]), .CK(CLK), .Q(MC_IN1[36]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_37_ ( .D(SR_OUT1[37]), .CK(CLK), .Q(MC_IN1[37]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_38_ ( .D(SR_OUT1[38]), .CK(CLK), .Q(MC_IN1[38]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_39_ ( .D(SR_OUT1[39]), .CK(CLK), .Q(MC_IN1[39]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_40_ ( .D(SR_OUT1[40]), .CK(CLK), .Q(MC_IN1[40]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_41_ ( .D(SR_OUT1[41]), .CK(CLK), .Q(MC_IN1[41]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_42_ ( .D(SR_OUT1[42]), .CK(CLK), .Q(MC_IN1[42]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_43_ ( .D(SR_OUT1[43]), .CK(CLK), .Q(MC_IN1[43]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_44_ ( .D(SR_OUT1[44]), .CK(CLK), .Q(MC_IN1[44]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_45_ ( .D(SR_OUT1[45]), .CK(CLK), .Q(MC_IN1[45]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_46_ ( .D(SR_OUT1[46]), .CK(CLK), .Q(MC_IN1[46]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_47_ ( .D(SR_OUT1[47]), .CK(CLK), .Q(MC_IN1[47]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_48_ ( .D(SR_OUT1[48]), .CK(CLK), .Q(MC_IN1[48]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_49_ ( .D(SR_OUT1[49]), .CK(CLK), .Q(MC_IN1[49]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_50_ ( .D(SR_OUT1[50]), .CK(CLK), .Q(MC_IN1[50]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_51_ ( .D(SR_OUT1[51]), .CK(CLK), .Q(MC_IN1[51]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_52_ ( .D(SR_OUT1[52]), .CK(CLK), .Q(MC_IN1[52]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_53_ ( .D(SR_OUT1[53]), .CK(CLK), .Q(MC_IN1[53]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_54_ ( .D(SR_OUT1[54]), .CK(CLK), .Q(MC_IN1[54]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_55_ ( .D(SR_OUT1[55]), .CK(CLK), .Q(MC_IN1[55]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_56_ ( .D(SR_OUT1[56]), .CK(CLK), .Q(MC_IN1[56]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_57_ ( .D(SR_OUT1[57]), .CK(CLK), .Q(MC_IN1[57]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_58_ ( .D(SR_OUT1[58]), .CK(CLK), .Q(MC_IN1[58]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_59_ ( .D(SR_OUT1[59]), .CK(CLK), .Q(MC_IN1[59]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_60_ ( .D(SR_OUT1[60]), .CK(CLK), .Q(MC_IN1[60]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_61_ ( .D(SR_OUT1[61]), .CK(CLK), .Q(MC_IN1[61]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_62_ ( .D(SR_OUT1[62]), .CK(CLK), .Q(MC_IN1[62]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_63_ ( .D(SR_OUT1[63]), .CK(CLK), .Q(MC_IN1[63]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_64_ ( .D(SR_OUT1[64]), .CK(CLK), .Q(MC_IN1[64]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_65_ ( .D(SR_OUT1[65]), .CK(CLK), .Q(MC_IN1[65]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_66_ ( .D(SR_OUT1[66]), .CK(CLK), .Q(MC_IN1[66]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_67_ ( .D(SR_OUT1[67]), .CK(CLK), .Q(MC_IN1[67]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_68_ ( .D(SR_OUT1[68]), .CK(CLK), .Q(MC_IN1[68]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_69_ ( .D(SR_OUT1[69]), .CK(CLK), .Q(MC_IN1[69]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_70_ ( .D(SR_OUT1[70]), .CK(CLK), .Q(MC_IN1[70]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_71_ ( .D(SR_OUT1[71]), .CK(CLK), .Q(MC_IN1[71]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_72_ ( .D(SR_OUT1[72]), .CK(CLK), .Q(MC_IN1[72]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_73_ ( .D(SR_OUT1[73]), .CK(CLK), .Q(MC_IN1[73]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_74_ ( .D(SR_OUT1[74]), .CK(CLK), .Q(MC_IN1[74]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_75_ ( .D(SR_OUT1[75]), .CK(CLK), .Q(MC_IN1[75]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_76_ ( .D(SR_OUT1[76]), .CK(CLK), .Q(MC_IN1[76]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_77_ ( .D(SR_OUT1[77]), .CK(CLK), .Q(MC_IN1[77]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_78_ ( .D(SR_OUT1[78]), .CK(CLK), .Q(MC_IN1[78]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_79_ ( .D(SR_OUT1[79]), .CK(CLK), .Q(MC_IN1[79]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_80_ ( .D(SR_OUT1[80]), .CK(CLK), .Q(MC_IN1[80]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_81_ ( .D(SR_OUT1[81]), .CK(CLK), .Q(MC_IN1[81]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_82_ ( .D(SR_OUT1[82]), .CK(CLK), .Q(MC_IN1[82]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_83_ ( .D(SR_OUT1[83]), .CK(CLK), .Q(MC_IN1[83]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_84_ ( .D(SR_OUT1[84]), .CK(CLK), .Q(MC_IN1[84]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_85_ ( .D(SR_OUT1[85]), .CK(CLK), .Q(MC_IN1[85]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_86_ ( .D(SR_OUT1[86]), .CK(CLK), .Q(MC_IN1[86]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_87_ ( .D(SR_OUT1[87]), .CK(CLK), .Q(MC_IN1[87]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_88_ ( .D(SR_OUT1[88]), .CK(CLK), .Q(MC_IN1[88]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_89_ ( .D(SR_OUT1[89]), .CK(CLK), .Q(MC_IN1[89]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_90_ ( .D(SR_OUT1[90]), .CK(CLK), .Q(MC_IN1[90]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_91_ ( .D(SR_OUT1[91]), .CK(CLK), .Q(MC_IN1[91]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_92_ ( .D(SR_OUT1[92]), .CK(CLK), .Q(MC_IN1[92]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_93_ ( .D(SR_OUT1[93]), .CK(CLK), .Q(MC_IN1[93]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_94_ ( .D(SR_OUT1[94]), .CK(CLK), .Q(MC_IN1[94]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_95_ ( .D(SR_OUT1[95]), .CK(CLK), .Q(MC_IN1[95]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_96_ ( .D(SR_OUT1[96]), .CK(CLK), .Q(MC_IN1[96]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_97_ ( .D(SR_OUT1[97]), .CK(CLK), .Q(MC_IN1[97]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_98_ ( .D(SR_OUT1[98]), .CK(CLK), .Q(MC_IN1[98]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_99_ ( .D(SR_OUT1[99]), .CK(CLK), .Q(MC_IN1[99]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_100_ ( .D(SR_OUT1[100]), .CK(CLK), .Q(MC_IN1[100]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_101_ ( .D(SR_OUT1[101]), .CK(CLK), .Q(MC_IN1[101]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_102_ ( .D(SR_OUT1[102]), .CK(CLK), .Q(MC_IN1[102]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_103_ ( .D(SR_OUT1[103]), .CK(CLK), .Q(MC_IN1[103]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_104_ ( .D(SR_OUT1[104]), .CK(CLK), .Q(MC_IN1[104]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_105_ ( .D(SR_OUT1[105]), .CK(CLK), .Q(MC_IN1[105]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_106_ ( .D(SR_OUT1[106]), .CK(CLK), .Q(MC_IN1[106]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_107_ ( .D(SR_OUT1[107]), .CK(CLK), .Q(MC_IN1[107]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_108_ ( .D(SR_OUT1[108]), .CK(CLK), .Q(MC_IN1[108]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_109_ ( .D(SR_OUT1[109]), .CK(CLK), .Q(MC_IN1[109]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_110_ ( .D(SR_OUT1[110]), .CK(CLK), .Q(MC_IN1[110]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_111_ ( .D(SR_OUT1[111]), .CK(CLK), .Q(MC_IN1[111]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_112_ ( .D(SR_OUT1[112]), .CK(CLK), .Q(MC_IN1[112]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_113_ ( .D(SR_OUT1[113]), .CK(CLK), .Q(MC_IN1[113]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_114_ ( .D(SR_OUT1[114]), .CK(CLK), .Q(MC_IN1[114]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_115_ ( .D(SR_OUT1[115]), .CK(CLK), .Q(MC_IN1[115]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_116_ ( .D(SR_OUT1[116]), .CK(CLK), .Q(MC_IN1[116]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_117_ ( .D(SR_OUT1[117]), .CK(CLK), .Q(MC_IN1[117]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_118_ ( .D(SR_OUT1[118]), .CK(CLK), .Q(MC_IN1[118]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_119_ ( .D(SR_OUT1[119]), .CK(CLK), .Q(MC_IN1[119]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_120_ ( .D(SR_OUT1[120]), .CK(CLK), .Q(MC_IN1[120]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_121_ ( .D(SR_OUT1[121]), .CK(CLK), .Q(MC_IN1[121]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_122_ ( .D(SR_OUT1[122]), .CK(CLK), .Q(MC_IN1[122]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_123_ ( .D(SR_OUT1[123]), .CK(CLK), .Q(MC_IN1[123]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_124_ ( .D(SR_OUT1[124]), .CK(CLK), .Q(MC_IN1[124]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_125_ ( .D(SR_OUT1[125]), .CK(CLK), .Q(MC_IN1[125]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_126_ ( .D(SR_OUT1[126]), .CK(CLK), .Q(MC_IN1[126]), 
        .QN() );
  DFF_X1 MC_BUFFER1_Q_reg_127_ ( .D(SR_OUT1[127]), .CK(CLK), .Q(MC_IN1[127]), 
        .QN() );
  XOR2_X1 MC0_Column1_U131 ( .A(MC_IN0[100]), .B(MC_IN0[116]), .Z(
        MC0_Column1_n42) );
  XOR2_X1 MC0_Column1_U130 ( .A(MC0_Column1_n19), .B(MC0_Column1_n41), .Z(
        MC0_Column1_n40) );
  XOR2_X1 MC0_Column1_U129 ( .A(MC_IN0[108]), .B(MC0_Column1_n42), .Z(
        MC0_Column1_n39) );
  XOR2_X1 MC0_Column1_U128 ( .A(MC0_Column1_n39), .B(MC0_Column1_n40), .Z(
        ROUND_OUT0[124]) );
  XOR2_X1 MC0_Column1_U127 ( .A(MC_IN0[99]), .B(MC_IN0[115]), .Z(
        MC0_Column1_n46) );
  XOR2_X1 MC0_Column1_U126 ( .A(MC0_Column1_n24), .B(MC0_Column1_n45), .Z(
        MC0_Column1_n44) );
  XOR2_X1 MC0_Column1_U125 ( .A(MC_IN0[107]), .B(MC0_Column1_n46), .Z(
        MC0_Column1_n43) );
  XOR2_X1 MC0_Column1_U124 ( .A(MC0_Column1_n43), .B(MC0_Column1_n44), .Z(
        ROUND_OUT0[123]) );
  XOR2_X1 MC0_Column1_U123 ( .A(MC_IN0[124]), .B(MC_IN0[116]), .Z(
        MC0_Column1_n21) );
  XOR2_X1 MC0_Column1_U122 ( .A(MC0_Column1_n19), .B(MC0_Column1_n20), .Z(
        MC0_Column1_n18) );
  XOR2_X1 MC0_Column1_U121 ( .A(MC_IN0[108]), .B(MC0_Column1_n21), .Z(
        MC0_Column1_n17) );
  XOR2_X1 MC0_Column1_U120 ( .A(MC0_Column1_n17), .B(MC0_Column1_n18), .Z(
        ROUND_OUT0[100]) );
  XOR2_X1 MC0_Column1_U119 ( .A(MC_IN0[123]), .B(MC_IN0[115]), .Z(
        MC0_Column1_n26) );
  XOR2_X1 MC0_Column1_U118 ( .A(MC0_Column1_n24), .B(MC0_Column1_n25), .Z(
        MC0_Column1_n23) );
  XOR2_X1 MC0_Column1_U117 ( .A(MC_IN0[107]), .B(MC0_Column1_n26), .Z(
        MC0_Column1_n22) );
  XOR2_X1 MC0_Column1_U116 ( .A(MC0_Column1_n22), .B(MC0_Column1_n23), .Z(
        ROUND_OUT0[99]) );
  XOR2_X1 MC0_Column1_U115 ( .A(MC_IN0[104]), .B(MC_IN0[127]), .Z(
        MC0_Column1_n55) );
  XOR2_X1 MC0_Column1_U114 ( .A(MC_IN0[96]), .B(MC0_Column1_n52), .Z(
        MC0_Column1_n56) );
  XOR2_X1 MC0_Column1_U113 ( .A(MC0_Column1_n55), .B(MC0_Column1_n56), .Z(
        ROUND_OUT0[120]) );
  XOR2_X1 MC0_Column1_U112 ( .A(MC0_Column1_n41), .B(MC0_Column1_n68), .Z(
        MC0_Column1_n67) );
  XOR2_X1 MC0_Column1_U111 ( .A(MC_IN0[108]), .B(MC0_Column1_n69), .Z(
        MC0_Column1_n66) );
  XOR2_X1 MC0_Column1_U110 ( .A(MC0_Column1_n66), .B(MC0_Column1_n67), .Z(
        ROUND_OUT0[116]) );
  XOR2_X1 MC0_Column1_U109 ( .A(MC0_Column1_n45), .B(MC0_Column1_n75), .Z(
        MC0_Column1_n74) );
  XOR2_X1 MC0_Column1_U108 ( .A(MC_IN0[107]), .B(MC0_Column1_n76), .Z(
        MC0_Column1_n73) );
  XOR2_X1 MC0_Column1_U107 ( .A(MC0_Column1_n73), .B(MC0_Column1_n74), .Z(
        ROUND_OUT0[115]) );
  XOR2_X1 MC0_Column1_U106 ( .A(MC_IN0[120]), .B(MC_IN0[119]), .Z(
        MC0_Column1_n80) );
  XOR2_X1 MC0_Column1_U105 ( .A(MC_IN0[96]), .B(MC0_Column1_n4), .Z(
        MC0_Column1_n81) );
  XOR2_X1 MC0_Column1_U104 ( .A(MC0_Column1_n80), .B(MC0_Column1_n81), .Z(
        ROUND_OUT0[112]) );
  XOR2_X1 MC0_Column1_U103 ( .A(MC0_Column1_n20), .B(MC0_Column1_n68), .Z(
        MC0_Column1_n92) );
  XOR2_X1 MC0_Column1_U102 ( .A(MC_IN0[116]), .B(MC0_Column1_n69), .Z(
        MC0_Column1_n91) );
  XOR2_X1 MC0_Column1_U101 ( .A(MC0_Column1_n91), .B(MC0_Column1_n92), .Z(
        ROUND_OUT0[108]) );
  XOR2_X1 MC0_Column1_U100 ( .A(MC0_Column1_n25), .B(MC0_Column1_n75), .Z(
        MC0_Column1_n94) );
  XOR2_X1 MC0_Column1_U99 ( .A(MC_IN0[115]), .B(MC0_Column1_n76), .Z(
        MC0_Column1_n93) );
  XOR2_X1 MC0_Column1_U98 ( .A(MC0_Column1_n93), .B(MC0_Column1_n94), .Z(
        ROUND_OUT0[107]) );
  XOR2_X1 MC0_Column1_U97 ( .A(MC_IN0[104]), .B(MC_IN0[103]), .Z(
        MC0_Column1_n97) );
  XOR2_X1 MC0_Column1_U96 ( .A(MC_IN0[112]), .B(MC0_Column1_n53), .Z(
        MC0_Column1_n98) );
  XOR2_X1 MC0_Column1_U95 ( .A(MC0_Column1_n97), .B(MC0_Column1_n98), .Z(
        ROUND_OUT0[96]) );
  XOR2_X1 MC0_Column1_U94 ( .A(MC_IN0[121]), .B(MC_IN0[97]), .Z(MC0_Column1_n5) );
  XOR2_X1 MC0_Column1_U93 ( .A(MC0_Column1_n3), .B(MC0_Column1_n4), .Z(
        MC0_Column1_n2) );
  XOR2_X1 MC0_Column1_U92 ( .A(MC_IN0[113]), .B(MC0_Column1_n5), .Z(
        MC0_Column1_n1) );
  XOR2_X1 MC0_Column1_U91 ( .A(MC0_Column1_n1), .B(MC0_Column1_n2), .Z(
        ROUND_OUT0[105]) );
  XOR2_X1 MC0_Column1_U90 ( .A(MC0_Column1_n3), .B(MC0_Column1_n53), .Z(
        MC0_Column1_n71) );
  XOR2_X1 MC0_Column1_U89 ( .A(MC_IN0[113]), .B(MC0_Column1_n72), .Z(
        MC0_Column1_n70) );
  XOR2_X1 MC0_Column1_U88 ( .A(MC0_Column1_n70), .B(MC0_Column1_n71), .Z(
        ROUND_OUT0[97]) );
  XOR2_X1 MC0_Column1_U87 ( .A(MC_IN0[105]), .B(MC_IN0[97]), .Z(
        MC0_Column1_n54) );
  XOR2_X1 MC0_Column1_U86 ( .A(MC0_Column1_n52), .B(MC0_Column1_n53), .Z(
        MC0_Column1_n51) );
  XOR2_X1 MC0_Column1_U85 ( .A(MC_IN0[113]), .B(MC0_Column1_n54), .Z(
        MC0_Column1_n50) );
  XOR2_X1 MC0_Column1_U84 ( .A(MC0_Column1_n50), .B(MC0_Column1_n51), .Z(
        ROUND_OUT0[121]) );
  XOR2_X1 MC0_Column1_U83 ( .A(MC0_Column1_n4), .B(MC0_Column1_n52), .Z(
        MC0_Column1_n79) );
  XOR2_X1 MC0_Column1_U82 ( .A(MC_IN0[97]), .B(MC0_Column1_n72), .Z(
        MC0_Column1_n78) );
  XOR2_X1 MC0_Column1_U81 ( .A(MC0_Column1_n78), .B(MC0_Column1_n79), .Z(
        ROUND_OUT0[113]) );
  XOR2_X1 MC0_Column1_U80 ( .A(MC_IN0[122]), .B(MC_IN0[121]), .Z(
        MC0_Column1_n35) );
  XOR2_X1 MC0_Column1_U79 ( .A(MC_IN0[114]), .B(MC_IN0[106]), .Z(
        MC0_Column1_n34) );
  XOR2_X1 MC0_Column1_U78 ( .A(MC_IN0[97]), .B(MC0_Column1_n35), .Z(
        MC0_Column1_n33) );
  XOR2_X1 MC0_Column1_U77 ( .A(MC0_Column1_n33), .B(MC0_Column1_n34), .Z(
        ROUND_OUT0[98]) );
  XOR2_X1 MC0_Column1_U76 ( .A(MC_IN0[102]), .B(MC_IN0[125]), .Z(
        MC0_Column1_n32) );
  XOR2_X1 MC0_Column1_U75 ( .A(MC_IN0[117]), .B(MC_IN0[110]), .Z(
        MC0_Column1_n31) );
  XOR2_X1 MC0_Column1_U74 ( .A(MC_IN0[118]), .B(MC0_Column1_n32), .Z(
        MC0_Column1_n30) );
  XOR2_X1 MC0_Column1_U73 ( .A(MC0_Column1_n30), .B(MC0_Column1_n31), .Z(
        ROUND_OUT0[126]) );
  XOR2_X1 MC0_Column1_U72 ( .A(MC_IN0[102]), .B(MC_IN0[101]), .Z(
        MC0_Column1_n87) );
  XOR2_X1 MC0_Column1_U71 ( .A(MC_IN0[118]), .B(MC_IN0[109]), .Z(
        MC0_Column1_n86) );
  XOR2_X1 MC0_Column1_U70 ( .A(MC_IN0[126]), .B(MC0_Column1_n87), .Z(
        MC0_Column1_n85) );
  XOR2_X1 MC0_Column1_U69 ( .A(MC0_Column1_n85), .B(MC0_Column1_n86), .Z(
        ROUND_OUT0[110]) );
  XOR2_X1 MC0_Column1_U68 ( .A(MC_IN0[101]), .B(MC_IN0[100]), .Z(
        MC0_Column1_n90) );
  XOR2_X1 MC0_Column1_U67 ( .A(MC_IN0[117]), .B(MC_IN0[108]), .Z(
        MC0_Column1_n89) );
  XOR2_X1 MC0_Column1_U66 ( .A(MC_IN0[125]), .B(MC0_Column1_n90), .Z(
        MC0_Column1_n88) );
  XOR2_X1 MC0_Column1_U65 ( .A(MC0_Column1_n88), .B(MC0_Column1_n89), .Z(
        ROUND_OUT0[109]) );
  XOR2_X1 MC0_Column1_U64 ( .A(MC_IN0[101]), .B(MC_IN0[126]), .Z(
        MC0_Column1_n13) );
  XOR2_X1 MC0_Column1_U63 ( .A(MC_IN0[118]), .B(MC_IN0[110]), .Z(
        MC0_Column1_n12) );
  XOR2_X1 MC0_Column1_U62 ( .A(MC_IN0[125]), .B(MC0_Column1_n13), .Z(
        MC0_Column1_n11) );
  XOR2_X1 MC0_Column1_U61 ( .A(MC0_Column1_n11), .B(MC0_Column1_n12), .Z(
        ROUND_OUT0[102]) );
  XOR2_X1 MC0_Column1_U60 ( .A(MC_IN0[100]), .B(MC_IN0[125]), .Z(
        MC0_Column1_n16) );
  XOR2_X1 MC0_Column1_U59 ( .A(MC_IN0[117]), .B(MC_IN0[109]), .Z(
        MC0_Column1_n15) );
  XOR2_X1 MC0_Column1_U58 ( .A(MC_IN0[124]), .B(MC0_Column1_n16), .Z(
        MC0_Column1_n14) );
  XOR2_X1 MC0_Column1_U57 ( .A(MC0_Column1_n14), .B(MC0_Column1_n15), .Z(
        ROUND_OUT0[101]) );
  XOR2_X1 MC0_Column1_U56 ( .A(MC_IN0[101]), .B(MC_IN0[124]), .Z(
        MC0_Column1_n38) );
  XOR2_X1 MC0_Column1_U55 ( .A(MC_IN0[116]), .B(MC_IN0[109]), .Z(
        MC0_Column1_n37) );
  XOR2_X1 MC0_Column1_U54 ( .A(MC_IN0[117]), .B(MC0_Column1_n38), .Z(
        MC0_Column1_n36) );
  XOR2_X1 MC0_Column1_U53 ( .A(MC0_Column1_n36), .B(MC0_Column1_n37), .Z(
        ROUND_OUT0[125]) );
  XOR2_X1 MC0_Column1_U52 ( .A(MC_IN0[97]), .B(MC_IN0[114]), .Z(
        MC0_Column1_n95) );
  XOR2_X1 MC0_Column1_U51 ( .A(MC0_Column1_n77), .B(MC0_Column1_n95), .Z(
        ROUND_OUT0[106]) );
  XOR2_X1 MC0_Column1_U50 ( .A(MC_IN0[102]), .B(MC_IN0[126]), .Z(
        MC0_Column1_n62) );
  XOR2_X1 MC0_Column1_U49 ( .A(MC_IN0[110]), .B(MC_IN0[109]), .Z(
        MC0_Column1_n61) );
  XOR2_X1 MC0_Column1_U48 ( .A(MC_IN0[117]), .B(MC0_Column1_n62), .Z(
        MC0_Column1_n60) );
  XOR2_X1 MC0_Column1_U47 ( .A(MC0_Column1_n60), .B(MC0_Column1_n61), .Z(
        ROUND_OUT0[118]) );
  XOR2_X1 MC0_Column1_U46 ( .A(MC_IN0[101]), .B(MC_IN0[125]), .Z(
        MC0_Column1_n65) );
  XOR2_X1 MC0_Column1_U45 ( .A(MC_IN0[109]), .B(MC_IN0[108]), .Z(
        MC0_Column1_n64) );
  XOR2_X1 MC0_Column1_U44 ( .A(MC_IN0[116]), .B(MC0_Column1_n65), .Z(
        MC0_Column1_n63) );
  XOR2_X1 MC0_Column1_U43 ( .A(MC0_Column1_n63), .B(MC0_Column1_n64), .Z(
        ROUND_OUT0[117]) );
  XOR2_X1 MC0_Column1_U42 ( .A(MC_IN0[103]), .B(MC_IN0[126]), .Z(
        MC0_Column1_n29) );
  XOR2_X1 MC0_Column1_U41 ( .A(MC_IN0[118]), .B(MC_IN0[111]), .Z(
        MC0_Column1_n28) );
  XOR2_X1 MC0_Column1_U40 ( .A(MC_IN0[119]), .B(MC0_Column1_n29), .Z(
        MC0_Column1_n27) );
  XOR2_X1 MC0_Column1_U39 ( .A(MC0_Column1_n27), .B(MC0_Column1_n28), .Z(
        ROUND_OUT0[127]) );
  XOR2_X1 MC0_Column1_U38 ( .A(MC_IN0[98]), .B(MC_IN0[121]), .Z(
        MC0_Column1_n49) );
  XOR2_X1 MC0_Column1_U37 ( .A(MC_IN0[114]), .B(MC0_Column1_n49), .Z(
        MC0_Column1_n47) );
  XOR2_X1 MC0_Column1_U36 ( .A(MC0_Column1_n47), .B(MC0_Column1_n48), .Z(
        ROUND_OUT0[122]) );
  XOR2_X1 MC0_Column1_U35 ( .A(MC_IN0[103]), .B(MC_IN0[102]), .Z(
        MC0_Column1_n84) );
  XOR2_X1 MC0_Column1_U34 ( .A(MC_IN0[127]), .B(MC0_Column1_n84), .Z(
        MC0_Column1_n82) );
  XOR2_X1 MC0_Column1_U33 ( .A(MC_IN0[119]), .B(MC_IN0[110]), .Z(
        MC0_Column1_n83) );
  XOR2_X1 MC0_Column1_U32 ( .A(MC0_Column1_n82), .B(MC0_Column1_n83), .Z(
        ROUND_OUT0[111]) );
  XOR2_X1 MC0_Column1_U31 ( .A(MC_IN0[102]), .B(MC_IN0[127]), .Z(
        MC0_Column1_n10) );
  XOR2_X1 MC0_Column1_U30 ( .A(MC_IN0[119]), .B(MC_IN0[111]), .Z(
        MC0_Column1_n9) );
  XOR2_X1 MC0_Column1_U29 ( .A(MC_IN0[126]), .B(MC0_Column1_n10), .Z(
        MC0_Column1_n8) );
  XOR2_X1 MC0_Column1_U28 ( .A(MC0_Column1_n8), .B(MC0_Column1_n9), .Z(
        ROUND_OUT0[103]) );
  XOR2_X1 MC0_Column1_U27 ( .A(MC_IN0[103]), .B(MC_IN0[127]), .Z(
        MC0_Column1_n59) );
  XOR2_X1 MC0_Column1_U26 ( .A(MC_IN0[111]), .B(MC_IN0[110]), .Z(
        MC0_Column1_n58) );
  XOR2_X1 MC0_Column1_U25 ( .A(MC_IN0[118]), .B(MC0_Column1_n59), .Z(
        MC0_Column1_n57) );
  XOR2_X1 MC0_Column1_U24 ( .A(MC0_Column1_n57), .B(MC0_Column1_n58), .Z(
        ROUND_OUT0[119]) );
  XOR2_X1 MC0_Column1_U23 ( .A(MC_IN0[111]), .B(MC0_Column1_n3), .Z(
        MC0_Column1_n7) );
  XOR2_X1 MC0_Column1_U22 ( .A(MC_IN0[120]), .B(MC_IN0[112]), .Z(
        MC0_Column1_n6) );
  XOR2_X1 MC0_Column1_U21 ( .A(MC0_Column1_n6), .B(MC0_Column1_n7), .Z(
        ROUND_OUT0[104]) );
  XOR2_X1 MC0_Column1_U20 ( .A(MC_IN0[105]), .B(MC_IN0[98]), .Z(
        MC0_Column1_n96) );
  XOR2_X1 MC0_Column1_U19 ( .A(MC_IN0[122]), .B(MC0_Column1_n96), .Z(
        MC0_Column1_n77) );
  XOR2_X1 MC0_Column1_U18 ( .A(MC_IN0[113]), .B(MC_IN0[106]), .Z(
        MC0_Column1_n48) );
  XOR2_X1 MC0_Column1_U17 ( .A(MC_IN0[99]), .B(MC_IN0[123]), .Z(
        MC0_Column1_n76) );
  XOR2_X1 MC0_Column1_U16 ( .A(MC_IN0[100]), .B(MC_IN0[124]), .Z(
        MC0_Column1_n69) );
  XOR2_X1 MC0_Column1_U15 ( .A(MC_IN0[105]), .B(MC_IN0[121]), .Z(
        MC0_Column1_n72) );
  XOR2_X1 MC0_Column1_U14 ( .A(MC_IN0[123]), .B(MC_IN0[127]), .Z(
        MC0_Column1_n19) );
  XOR2_X1 MC0_Column1_U13 ( .A(MC_IN0[122]), .B(MC_IN0[127]), .Z(
        MC0_Column1_n24) );
  XOR2_X1 MC0_Column1_U12 ( .A(MC_IN0[115]), .B(MC_IN0[119]), .Z(
        MC0_Column1_n41) );
  XOR2_X1 MC0_Column1_U11 ( .A(MC_IN0[114]), .B(MC_IN0[119]), .Z(
        MC0_Column1_n45) );
  XOR2_X1 MC0_Column1_U10 ( .A(MC_IN0[99]), .B(MC_IN0[103]), .Z(
        MC0_Column1_n20) );
  XOR2_X1 MC0_Column1_U9 ( .A(MC_IN0[98]), .B(MC_IN0[103]), .Z(MC0_Column1_n25) );
  XOR2_X1 MC0_Column1_U8 ( .A(MC_IN0[107]), .B(MC_IN0[111]), .Z(
        MC0_Column1_n68) );
  XOR2_X1 MC0_Column1_U7 ( .A(MC_IN0[106]), .B(MC_IN0[111]), .Z(
        MC0_Column1_n75) );
  XOR2_X1 MC0_Column1_U6 ( .A(MC_IN0[96]), .B(MC_IN0[103]), .Z(MC0_Column1_n3)
         );
  XOR2_X1 MC0_Column1_U5 ( .A(MC_IN0[112]), .B(MC_IN0[119]), .Z(
        MC0_Column1_n52) );
  XOR2_X1 MC0_Column1_U4 ( .A(MC_IN0[104]), .B(MC_IN0[111]), .Z(MC0_Column1_n4) );
  XOR2_X1 MC0_Column1_U3 ( .A(MC_IN0[120]), .B(MC_IN0[127]), .Z(
        MC0_Column1_n53) );
  XOR2_X1 MC0_Column1_U2 ( .A(MC0_Column1_n77), .B(MC0_Column1_n48), .Z(
        ROUND_OUT0[114]) );
  XOR2_X1 MC0_Column2_U131 ( .A(MC_IN0[68]), .B(MC_IN0[84]), .Z(
        MC0_Column2_n155) );
  XOR2_X1 MC0_Column2_U130 ( .A(MC0_Column2_n178), .B(MC0_Column2_n156), .Z(
        MC0_Column2_n157) );
  XOR2_X1 MC0_Column2_U129 ( .A(MC_IN0[76]), .B(MC0_Column2_n155), .Z(
        MC0_Column2_n158) );
  XOR2_X1 MC0_Column2_U128 ( .A(MC0_Column2_n158), .B(MC0_Column2_n157), .Z(
        ROUND_OUT0[92]) );
  XOR2_X1 MC0_Column2_U127 ( .A(MC_IN0[67]), .B(MC_IN0[83]), .Z(
        MC0_Column2_n151) );
  XOR2_X1 MC0_Column2_U126 ( .A(MC0_Column2_n173), .B(MC0_Column2_n152), .Z(
        MC0_Column2_n153) );
  XOR2_X1 MC0_Column2_U125 ( .A(MC_IN0[75]), .B(MC0_Column2_n151), .Z(
        MC0_Column2_n154) );
  XOR2_X1 MC0_Column2_U124 ( .A(MC0_Column2_n154), .B(MC0_Column2_n153), .Z(
        ROUND_OUT0[91]) );
  XOR2_X1 MC0_Column2_U123 ( .A(MC_IN0[92]), .B(MC_IN0[84]), .Z(
        MC0_Column2_n176) );
  XOR2_X1 MC0_Column2_U122 ( .A(MC0_Column2_n178), .B(MC0_Column2_n177), .Z(
        MC0_Column2_n179) );
  XOR2_X1 MC0_Column2_U121 ( .A(MC_IN0[76]), .B(MC0_Column2_n176), .Z(
        MC0_Column2_n180) );
  XOR2_X1 MC0_Column2_U120 ( .A(MC0_Column2_n180), .B(MC0_Column2_n179), .Z(
        ROUND_OUT0[68]) );
  XOR2_X1 MC0_Column2_U119 ( .A(MC_IN0[91]), .B(MC_IN0[83]), .Z(
        MC0_Column2_n171) );
  XOR2_X1 MC0_Column2_U118 ( .A(MC0_Column2_n173), .B(MC0_Column2_n172), .Z(
        MC0_Column2_n174) );
  XOR2_X1 MC0_Column2_U117 ( .A(MC_IN0[75]), .B(MC0_Column2_n171), .Z(
        MC0_Column2_n175) );
  XOR2_X1 MC0_Column2_U116 ( .A(MC0_Column2_n175), .B(MC0_Column2_n174), .Z(
        ROUND_OUT0[67]) );
  XOR2_X1 MC0_Column2_U115 ( .A(MC_IN0[72]), .B(MC_IN0[95]), .Z(
        MC0_Column2_n142) );
  XOR2_X1 MC0_Column2_U114 ( .A(MC_IN0[64]), .B(MC0_Column2_n145), .Z(
        MC0_Column2_n141) );
  XOR2_X1 MC0_Column2_U113 ( .A(MC0_Column2_n142), .B(MC0_Column2_n141), .Z(
        ROUND_OUT0[88]) );
  XOR2_X1 MC0_Column2_U112 ( .A(MC0_Column2_n156), .B(MC0_Column2_n129), .Z(
        MC0_Column2_n130) );
  XOR2_X1 MC0_Column2_U111 ( .A(MC_IN0[76]), .B(MC0_Column2_n128), .Z(
        MC0_Column2_n131) );
  XOR2_X1 MC0_Column2_U110 ( .A(MC0_Column2_n131), .B(MC0_Column2_n130), .Z(
        ROUND_OUT0[84]) );
  XOR2_X1 MC0_Column2_U109 ( .A(MC0_Column2_n152), .B(MC0_Column2_n122), .Z(
        MC0_Column2_n123) );
  XOR2_X1 MC0_Column2_U108 ( .A(MC_IN0[75]), .B(MC0_Column2_n121), .Z(
        MC0_Column2_n124) );
  XOR2_X1 MC0_Column2_U107 ( .A(MC0_Column2_n124), .B(MC0_Column2_n123), .Z(
        ROUND_OUT0[83]) );
  XOR2_X1 MC0_Column2_U106 ( .A(MC_IN0[88]), .B(MC_IN0[87]), .Z(
        MC0_Column2_n117) );
  XOR2_X1 MC0_Column2_U105 ( .A(MC_IN0[64]), .B(MC0_Column2_n193), .Z(
        MC0_Column2_n116) );
  XOR2_X1 MC0_Column2_U104 ( .A(MC0_Column2_n117), .B(MC0_Column2_n116), .Z(
        ROUND_OUT0[80]) );
  XOR2_X1 MC0_Column2_U103 ( .A(MC0_Column2_n177), .B(MC0_Column2_n129), .Z(
        MC0_Column2_n105) );
  XOR2_X1 MC0_Column2_U102 ( .A(MC_IN0[84]), .B(MC0_Column2_n128), .Z(
        MC0_Column2_n106) );
  XOR2_X1 MC0_Column2_U101 ( .A(MC0_Column2_n106), .B(MC0_Column2_n105), .Z(
        ROUND_OUT0[76]) );
  XOR2_X1 MC0_Column2_U100 ( .A(MC0_Column2_n172), .B(MC0_Column2_n122), .Z(
        MC0_Column2_n103) );
  XOR2_X1 MC0_Column2_U99 ( .A(MC_IN0[83]), .B(MC0_Column2_n121), .Z(
        MC0_Column2_n104) );
  XOR2_X1 MC0_Column2_U98 ( .A(MC0_Column2_n104), .B(MC0_Column2_n103), .Z(
        ROUND_OUT0[75]) );
  XOR2_X1 MC0_Column2_U97 ( .A(MC_IN0[72]), .B(MC_IN0[71]), .Z(
        MC0_Column2_n100) );
  XOR2_X1 MC0_Column2_U96 ( .A(MC_IN0[80]), .B(MC0_Column2_n144), .Z(
        MC0_Column2_n99) );
  XOR2_X1 MC0_Column2_U95 ( .A(MC0_Column2_n100), .B(MC0_Column2_n99), .Z(
        ROUND_OUT0[64]) );
  XOR2_X1 MC0_Column2_U94 ( .A(MC_IN0[89]), .B(MC_IN0[65]), .Z(
        MC0_Column2_n192) );
  XOR2_X1 MC0_Column2_U93 ( .A(MC0_Column2_n194), .B(MC0_Column2_n193), .Z(
        MC0_Column2_n195) );
  XOR2_X1 MC0_Column2_U92 ( .A(MC_IN0[81]), .B(MC0_Column2_n192), .Z(
        MC0_Column2_n196) );
  XOR2_X1 MC0_Column2_U91 ( .A(MC0_Column2_n196), .B(MC0_Column2_n195), .Z(
        ROUND_OUT0[73]) );
  XOR2_X1 MC0_Column2_U90 ( .A(MC0_Column2_n194), .B(MC0_Column2_n144), .Z(
        MC0_Column2_n126) );
  XOR2_X1 MC0_Column2_U89 ( .A(MC_IN0[81]), .B(MC0_Column2_n125), .Z(
        MC0_Column2_n127) );
  XOR2_X1 MC0_Column2_U88 ( .A(MC0_Column2_n127), .B(MC0_Column2_n126), .Z(
        ROUND_OUT0[65]) );
  XOR2_X1 MC0_Column2_U87 ( .A(MC_IN0[73]), .B(MC_IN0[65]), .Z(
        MC0_Column2_n143) );
  XOR2_X1 MC0_Column2_U86 ( .A(MC0_Column2_n145), .B(MC0_Column2_n144), .Z(
        MC0_Column2_n146) );
  XOR2_X1 MC0_Column2_U85 ( .A(MC_IN0[81]), .B(MC0_Column2_n143), .Z(
        MC0_Column2_n147) );
  XOR2_X1 MC0_Column2_U84 ( .A(MC0_Column2_n147), .B(MC0_Column2_n146), .Z(
        ROUND_OUT0[89]) );
  XOR2_X1 MC0_Column2_U83 ( .A(MC0_Column2_n193), .B(MC0_Column2_n145), .Z(
        MC0_Column2_n118) );
  XOR2_X1 MC0_Column2_U82 ( .A(MC_IN0[65]), .B(MC0_Column2_n125), .Z(
        MC0_Column2_n119) );
  XOR2_X1 MC0_Column2_U81 ( .A(MC0_Column2_n119), .B(MC0_Column2_n118), .Z(
        ROUND_OUT0[81]) );
  XOR2_X1 MC0_Column2_U80 ( .A(MC_IN0[90]), .B(MC_IN0[89]), .Z(
        MC0_Column2_n162) );
  XOR2_X1 MC0_Column2_U79 ( .A(MC_IN0[82]), .B(MC_IN0[74]), .Z(
        MC0_Column2_n163) );
  XOR2_X1 MC0_Column2_U78 ( .A(MC_IN0[65]), .B(MC0_Column2_n162), .Z(
        MC0_Column2_n164) );
  XOR2_X1 MC0_Column2_U77 ( .A(MC0_Column2_n164), .B(MC0_Column2_n163), .Z(
        ROUND_OUT0[66]) );
  XOR2_X1 MC0_Column2_U76 ( .A(MC_IN0[70]), .B(MC_IN0[93]), .Z(
        MC0_Column2_n165) );
  XOR2_X1 MC0_Column2_U75 ( .A(MC_IN0[85]), .B(MC_IN0[78]), .Z(
        MC0_Column2_n166) );
  XOR2_X1 MC0_Column2_U74 ( .A(MC_IN0[86]), .B(MC0_Column2_n165), .Z(
        MC0_Column2_n167) );
  XOR2_X1 MC0_Column2_U73 ( .A(MC0_Column2_n167), .B(MC0_Column2_n166), .Z(
        ROUND_OUT0[94]) );
  XOR2_X1 MC0_Column2_U72 ( .A(MC_IN0[70]), .B(MC_IN0[69]), .Z(
        MC0_Column2_n110) );
  XOR2_X1 MC0_Column2_U71 ( .A(MC_IN0[86]), .B(MC_IN0[77]), .Z(
        MC0_Column2_n111) );
  XOR2_X1 MC0_Column2_U70 ( .A(MC_IN0[94]), .B(MC0_Column2_n110), .Z(
        MC0_Column2_n112) );
  XOR2_X1 MC0_Column2_U69 ( .A(MC0_Column2_n112), .B(MC0_Column2_n111), .Z(
        ROUND_OUT0[78]) );
  XOR2_X1 MC0_Column2_U68 ( .A(MC_IN0[69]), .B(MC_IN0[68]), .Z(
        MC0_Column2_n107) );
  XOR2_X1 MC0_Column2_U67 ( .A(MC_IN0[85]), .B(MC_IN0[76]), .Z(
        MC0_Column2_n108) );
  XOR2_X1 MC0_Column2_U66 ( .A(MC_IN0[93]), .B(MC0_Column2_n107), .Z(
        MC0_Column2_n109) );
  XOR2_X1 MC0_Column2_U65 ( .A(MC0_Column2_n109), .B(MC0_Column2_n108), .Z(
        ROUND_OUT0[77]) );
  XOR2_X1 MC0_Column2_U64 ( .A(MC_IN0[69]), .B(MC_IN0[94]), .Z(
        MC0_Column2_n184) );
  XOR2_X1 MC0_Column2_U63 ( .A(MC_IN0[86]), .B(MC_IN0[78]), .Z(
        MC0_Column2_n185) );
  XOR2_X1 MC0_Column2_U62 ( .A(MC_IN0[93]), .B(MC0_Column2_n184), .Z(
        MC0_Column2_n186) );
  XOR2_X1 MC0_Column2_U61 ( .A(MC0_Column2_n186), .B(MC0_Column2_n185), .Z(
        ROUND_OUT0[70]) );
  XOR2_X1 MC0_Column2_U60 ( .A(MC_IN0[68]), .B(MC_IN0[93]), .Z(
        MC0_Column2_n181) );
  XOR2_X1 MC0_Column2_U59 ( .A(MC_IN0[85]), .B(MC_IN0[77]), .Z(
        MC0_Column2_n182) );
  XOR2_X1 MC0_Column2_U58 ( .A(MC_IN0[92]), .B(MC0_Column2_n181), .Z(
        MC0_Column2_n183) );
  XOR2_X1 MC0_Column2_U57 ( .A(MC0_Column2_n183), .B(MC0_Column2_n182), .Z(
        ROUND_OUT0[69]) );
  XOR2_X1 MC0_Column2_U56 ( .A(MC_IN0[69]), .B(MC_IN0[92]), .Z(
        MC0_Column2_n159) );
  XOR2_X1 MC0_Column2_U55 ( .A(MC_IN0[84]), .B(MC_IN0[77]), .Z(
        MC0_Column2_n160) );
  XOR2_X1 MC0_Column2_U54 ( .A(MC_IN0[85]), .B(MC0_Column2_n159), .Z(
        MC0_Column2_n161) );
  XOR2_X1 MC0_Column2_U53 ( .A(MC0_Column2_n161), .B(MC0_Column2_n160), .Z(
        ROUND_OUT0[93]) );
  XOR2_X1 MC0_Column2_U52 ( .A(MC_IN0[65]), .B(MC_IN0[82]), .Z(
        MC0_Column2_n102) );
  XOR2_X1 MC0_Column2_U51 ( .A(MC0_Column2_n120), .B(MC0_Column2_n102), .Z(
        ROUND_OUT0[74]) );
  XOR2_X1 MC0_Column2_U50 ( .A(MC_IN0[70]), .B(MC_IN0[94]), .Z(
        MC0_Column2_n135) );
  XOR2_X1 MC0_Column2_U49 ( .A(MC_IN0[78]), .B(MC_IN0[77]), .Z(
        MC0_Column2_n136) );
  XOR2_X1 MC0_Column2_U48 ( .A(MC_IN0[85]), .B(MC0_Column2_n135), .Z(
        MC0_Column2_n137) );
  XOR2_X1 MC0_Column2_U47 ( .A(MC0_Column2_n137), .B(MC0_Column2_n136), .Z(
        ROUND_OUT0[86]) );
  XOR2_X1 MC0_Column2_U46 ( .A(MC_IN0[69]), .B(MC_IN0[93]), .Z(
        MC0_Column2_n132) );
  XOR2_X1 MC0_Column2_U45 ( .A(MC_IN0[77]), .B(MC_IN0[76]), .Z(
        MC0_Column2_n133) );
  XOR2_X1 MC0_Column2_U44 ( .A(MC_IN0[84]), .B(MC0_Column2_n132), .Z(
        MC0_Column2_n134) );
  XOR2_X1 MC0_Column2_U43 ( .A(MC0_Column2_n134), .B(MC0_Column2_n133), .Z(
        ROUND_OUT0[85]) );
  XOR2_X1 MC0_Column2_U42 ( .A(MC_IN0[71]), .B(MC_IN0[94]), .Z(
        MC0_Column2_n168) );
  XOR2_X1 MC0_Column2_U41 ( .A(MC_IN0[86]), .B(MC_IN0[79]), .Z(
        MC0_Column2_n169) );
  XOR2_X1 MC0_Column2_U40 ( .A(MC_IN0[87]), .B(MC0_Column2_n168), .Z(
        MC0_Column2_n170) );
  XOR2_X1 MC0_Column2_U39 ( .A(MC0_Column2_n170), .B(MC0_Column2_n169), .Z(
        ROUND_OUT0[95]) );
  XOR2_X1 MC0_Column2_U38 ( .A(MC_IN0[66]), .B(MC_IN0[89]), .Z(
        MC0_Column2_n148) );
  XOR2_X1 MC0_Column2_U37 ( .A(MC_IN0[82]), .B(MC0_Column2_n148), .Z(
        MC0_Column2_n150) );
  XOR2_X1 MC0_Column2_U36 ( .A(MC0_Column2_n150), .B(MC0_Column2_n149), .Z(
        ROUND_OUT0[90]) );
  XOR2_X1 MC0_Column2_U35 ( .A(MC_IN0[71]), .B(MC_IN0[70]), .Z(
        MC0_Column2_n113) );
  XOR2_X1 MC0_Column2_U34 ( .A(MC_IN0[95]), .B(MC0_Column2_n113), .Z(
        MC0_Column2_n115) );
  XOR2_X1 MC0_Column2_U33 ( .A(MC_IN0[87]), .B(MC_IN0[78]), .Z(
        MC0_Column2_n114) );
  XOR2_X1 MC0_Column2_U32 ( .A(MC0_Column2_n115), .B(MC0_Column2_n114), .Z(
        ROUND_OUT0[79]) );
  XOR2_X1 MC0_Column2_U31 ( .A(MC_IN0[70]), .B(MC_IN0[95]), .Z(
        MC0_Column2_n187) );
  XOR2_X1 MC0_Column2_U30 ( .A(MC_IN0[87]), .B(MC_IN0[79]), .Z(
        MC0_Column2_n188) );
  XOR2_X1 MC0_Column2_U29 ( .A(MC_IN0[94]), .B(MC0_Column2_n187), .Z(
        MC0_Column2_n189) );
  XOR2_X1 MC0_Column2_U28 ( .A(MC0_Column2_n189), .B(MC0_Column2_n188), .Z(
        ROUND_OUT0[71]) );
  XOR2_X1 MC0_Column2_U27 ( .A(MC_IN0[71]), .B(MC_IN0[95]), .Z(
        MC0_Column2_n138) );
  XOR2_X1 MC0_Column2_U26 ( .A(MC_IN0[79]), .B(MC_IN0[78]), .Z(
        MC0_Column2_n139) );
  XOR2_X1 MC0_Column2_U25 ( .A(MC_IN0[86]), .B(MC0_Column2_n138), .Z(
        MC0_Column2_n140) );
  XOR2_X1 MC0_Column2_U24 ( .A(MC0_Column2_n140), .B(MC0_Column2_n139), .Z(
        ROUND_OUT0[87]) );
  XOR2_X1 MC0_Column2_U23 ( .A(MC_IN0[79]), .B(MC0_Column2_n194), .Z(
        MC0_Column2_n190) );
  XOR2_X1 MC0_Column2_U22 ( .A(MC_IN0[88]), .B(MC_IN0[80]), .Z(
        MC0_Column2_n191) );
  XOR2_X1 MC0_Column2_U21 ( .A(MC0_Column2_n191), .B(MC0_Column2_n190), .Z(
        ROUND_OUT0[72]) );
  XOR2_X1 MC0_Column2_U20 ( .A(MC_IN0[73]), .B(MC_IN0[66]), .Z(
        MC0_Column2_n101) );
  XOR2_X1 MC0_Column2_U19 ( .A(MC_IN0[90]), .B(MC0_Column2_n101), .Z(
        MC0_Column2_n120) );
  XOR2_X1 MC0_Column2_U18 ( .A(MC_IN0[81]), .B(MC_IN0[74]), .Z(
        MC0_Column2_n149) );
  XOR2_X1 MC0_Column2_U17 ( .A(MC_IN0[67]), .B(MC_IN0[91]), .Z(
        MC0_Column2_n121) );
  XOR2_X1 MC0_Column2_U16 ( .A(MC_IN0[68]), .B(MC_IN0[92]), .Z(
        MC0_Column2_n128) );
  XOR2_X1 MC0_Column2_U15 ( .A(MC_IN0[73]), .B(MC_IN0[89]), .Z(
        MC0_Column2_n125) );
  XOR2_X1 MC0_Column2_U14 ( .A(MC_IN0[91]), .B(MC_IN0[95]), .Z(
        MC0_Column2_n178) );
  XOR2_X1 MC0_Column2_U13 ( .A(MC_IN0[90]), .B(MC_IN0[95]), .Z(
        MC0_Column2_n173) );
  XOR2_X1 MC0_Column2_U12 ( .A(MC_IN0[83]), .B(MC_IN0[87]), .Z(
        MC0_Column2_n156) );
  XOR2_X1 MC0_Column2_U11 ( .A(MC_IN0[82]), .B(MC_IN0[87]), .Z(
        MC0_Column2_n152) );
  XOR2_X1 MC0_Column2_U10 ( .A(MC_IN0[67]), .B(MC_IN0[71]), .Z(
        MC0_Column2_n177) );
  XOR2_X1 MC0_Column2_U9 ( .A(MC_IN0[66]), .B(MC_IN0[71]), .Z(MC0_Column2_n172) );
  XOR2_X1 MC0_Column2_U8 ( .A(MC_IN0[75]), .B(MC_IN0[79]), .Z(MC0_Column2_n129) );
  XOR2_X1 MC0_Column2_U7 ( .A(MC_IN0[74]), .B(MC_IN0[79]), .Z(MC0_Column2_n122) );
  XOR2_X1 MC0_Column2_U6 ( .A(MC_IN0[64]), .B(MC_IN0[71]), .Z(MC0_Column2_n194) );
  XOR2_X1 MC0_Column2_U5 ( .A(MC_IN0[80]), .B(MC_IN0[87]), .Z(MC0_Column2_n145) );
  XOR2_X1 MC0_Column2_U4 ( .A(MC_IN0[72]), .B(MC_IN0[79]), .Z(MC0_Column2_n193) );
  XOR2_X1 MC0_Column2_U3 ( .A(MC_IN0[88]), .B(MC_IN0[95]), .Z(MC0_Column2_n144) );
  XOR2_X1 MC0_Column2_U2 ( .A(MC0_Column2_n120), .B(MC0_Column2_n149), .Z(
        ROUND_OUT0[82]) );
  XOR2_X1 MC0_Column3_U131 ( .A(MC_IN0[36]), .B(MC_IN0[52]), .Z(
        MC0_Column3_n155) );
  XOR2_X1 MC0_Column3_U130 ( .A(MC0_Column3_n178), .B(MC0_Column3_n156), .Z(
        MC0_Column3_n157) );
  XOR2_X1 MC0_Column3_U129 ( .A(MC_IN0[44]), .B(MC0_Column3_n155), .Z(
        MC0_Column3_n158) );
  XOR2_X1 MC0_Column3_U128 ( .A(MC0_Column3_n158), .B(MC0_Column3_n157), .Z(
        ROUND_OUT0[60]) );
  XOR2_X1 MC0_Column3_U127 ( .A(MC_IN0[35]), .B(MC_IN0[51]), .Z(
        MC0_Column3_n151) );
  XOR2_X1 MC0_Column3_U126 ( .A(MC0_Column3_n173), .B(MC0_Column3_n152), .Z(
        MC0_Column3_n153) );
  XOR2_X1 MC0_Column3_U125 ( .A(MC_IN0[43]), .B(MC0_Column3_n151), .Z(
        MC0_Column3_n154) );
  XOR2_X1 MC0_Column3_U124 ( .A(MC0_Column3_n154), .B(MC0_Column3_n153), .Z(
        ROUND_OUT0[59]) );
  XOR2_X1 MC0_Column3_U123 ( .A(MC_IN0[60]), .B(MC_IN0[52]), .Z(
        MC0_Column3_n176) );
  XOR2_X1 MC0_Column3_U122 ( .A(MC0_Column3_n178), .B(MC0_Column3_n177), .Z(
        MC0_Column3_n179) );
  XOR2_X1 MC0_Column3_U121 ( .A(MC_IN0[44]), .B(MC0_Column3_n176), .Z(
        MC0_Column3_n180) );
  XOR2_X1 MC0_Column3_U120 ( .A(MC0_Column3_n180), .B(MC0_Column3_n179), .Z(
        ROUND_OUT0[36]) );
  XOR2_X1 MC0_Column3_U119 ( .A(MC_IN0[59]), .B(MC_IN0[51]), .Z(
        MC0_Column3_n171) );
  XOR2_X1 MC0_Column3_U118 ( .A(MC0_Column3_n173), .B(MC0_Column3_n172), .Z(
        MC0_Column3_n174) );
  XOR2_X1 MC0_Column3_U117 ( .A(MC_IN0[43]), .B(MC0_Column3_n171), .Z(
        MC0_Column3_n175) );
  XOR2_X1 MC0_Column3_U116 ( .A(MC0_Column3_n175), .B(MC0_Column3_n174), .Z(
        ROUND_OUT0[35]) );
  XOR2_X1 MC0_Column3_U115 ( .A(MC_IN0[40]), .B(MC_IN0[63]), .Z(
        MC0_Column3_n142) );
  XOR2_X1 MC0_Column3_U114 ( .A(MC_IN0[32]), .B(MC0_Column3_n145), .Z(
        MC0_Column3_n141) );
  XOR2_X1 MC0_Column3_U113 ( .A(MC0_Column3_n142), .B(MC0_Column3_n141), .Z(
        ROUND_OUT0[56]) );
  XOR2_X1 MC0_Column3_U112 ( .A(MC0_Column3_n156), .B(MC0_Column3_n129), .Z(
        MC0_Column3_n130) );
  XOR2_X1 MC0_Column3_U111 ( .A(MC_IN0[44]), .B(MC0_Column3_n128), .Z(
        MC0_Column3_n131) );
  XOR2_X1 MC0_Column3_U110 ( .A(MC0_Column3_n131), .B(MC0_Column3_n130), .Z(
        ROUND_OUT0[52]) );
  XOR2_X1 MC0_Column3_U109 ( .A(MC0_Column3_n152), .B(MC0_Column3_n122), .Z(
        MC0_Column3_n123) );
  XOR2_X1 MC0_Column3_U108 ( .A(MC_IN0[43]), .B(MC0_Column3_n121), .Z(
        MC0_Column3_n124) );
  XOR2_X1 MC0_Column3_U107 ( .A(MC0_Column3_n124), .B(MC0_Column3_n123), .Z(
        ROUND_OUT0[51]) );
  XOR2_X1 MC0_Column3_U106 ( .A(MC_IN0[56]), .B(MC_IN0[55]), .Z(
        MC0_Column3_n117) );
  XOR2_X1 MC0_Column3_U105 ( .A(MC_IN0[32]), .B(MC0_Column3_n193), .Z(
        MC0_Column3_n116) );
  XOR2_X1 MC0_Column3_U104 ( .A(MC0_Column3_n117), .B(MC0_Column3_n116), .Z(
        ROUND_OUT0[48]) );
  XOR2_X1 MC0_Column3_U103 ( .A(MC0_Column3_n177), .B(MC0_Column3_n129), .Z(
        MC0_Column3_n105) );
  XOR2_X1 MC0_Column3_U102 ( .A(MC_IN0[52]), .B(MC0_Column3_n128), .Z(
        MC0_Column3_n106) );
  XOR2_X1 MC0_Column3_U101 ( .A(MC0_Column3_n106), .B(MC0_Column3_n105), .Z(
        ROUND_OUT0[44]) );
  XOR2_X1 MC0_Column3_U100 ( .A(MC0_Column3_n172), .B(MC0_Column3_n122), .Z(
        MC0_Column3_n103) );
  XOR2_X1 MC0_Column3_U99 ( .A(MC_IN0[51]), .B(MC0_Column3_n121), .Z(
        MC0_Column3_n104) );
  XOR2_X1 MC0_Column3_U98 ( .A(MC0_Column3_n104), .B(MC0_Column3_n103), .Z(
        ROUND_OUT0[43]) );
  XOR2_X1 MC0_Column3_U97 ( .A(MC_IN0[40]), .B(MC_IN0[39]), .Z(
        MC0_Column3_n100) );
  XOR2_X1 MC0_Column3_U96 ( .A(MC_IN0[48]), .B(MC0_Column3_n144), .Z(
        MC0_Column3_n99) );
  XOR2_X1 MC0_Column3_U95 ( .A(MC0_Column3_n100), .B(MC0_Column3_n99), .Z(
        ROUND_OUT0[32]) );
  XOR2_X1 MC0_Column3_U94 ( .A(MC_IN0[57]), .B(MC_IN0[33]), .Z(
        MC0_Column3_n192) );
  XOR2_X1 MC0_Column3_U93 ( .A(MC0_Column3_n194), .B(MC0_Column3_n193), .Z(
        MC0_Column3_n195) );
  XOR2_X1 MC0_Column3_U92 ( .A(MC_IN0[49]), .B(MC0_Column3_n192), .Z(
        MC0_Column3_n196) );
  XOR2_X1 MC0_Column3_U91 ( .A(MC0_Column3_n196), .B(MC0_Column3_n195), .Z(
        ROUND_OUT0[41]) );
  XOR2_X1 MC0_Column3_U90 ( .A(MC0_Column3_n194), .B(MC0_Column3_n144), .Z(
        MC0_Column3_n126) );
  XOR2_X1 MC0_Column3_U89 ( .A(MC_IN0[49]), .B(MC0_Column3_n125), .Z(
        MC0_Column3_n127) );
  XOR2_X1 MC0_Column3_U88 ( .A(MC0_Column3_n127), .B(MC0_Column3_n126), .Z(
        ROUND_OUT0[33]) );
  XOR2_X1 MC0_Column3_U87 ( .A(MC_IN0[41]), .B(MC_IN0[33]), .Z(
        MC0_Column3_n143) );
  XOR2_X1 MC0_Column3_U86 ( .A(MC0_Column3_n145), .B(MC0_Column3_n144), .Z(
        MC0_Column3_n146) );
  XOR2_X1 MC0_Column3_U85 ( .A(MC_IN0[49]), .B(MC0_Column3_n143), .Z(
        MC0_Column3_n147) );
  XOR2_X1 MC0_Column3_U84 ( .A(MC0_Column3_n147), .B(MC0_Column3_n146), .Z(
        ROUND_OUT0[57]) );
  XOR2_X1 MC0_Column3_U83 ( .A(MC0_Column3_n193), .B(MC0_Column3_n145), .Z(
        MC0_Column3_n118) );
  XOR2_X1 MC0_Column3_U82 ( .A(MC_IN0[33]), .B(MC0_Column3_n125), .Z(
        MC0_Column3_n119) );
  XOR2_X1 MC0_Column3_U81 ( .A(MC0_Column3_n119), .B(MC0_Column3_n118), .Z(
        ROUND_OUT0[49]) );
  XOR2_X1 MC0_Column3_U80 ( .A(MC_IN0[58]), .B(MC_IN0[57]), .Z(
        MC0_Column3_n162) );
  XOR2_X1 MC0_Column3_U79 ( .A(MC_IN0[50]), .B(MC_IN0[42]), .Z(
        MC0_Column3_n163) );
  XOR2_X1 MC0_Column3_U78 ( .A(MC_IN0[33]), .B(MC0_Column3_n162), .Z(
        MC0_Column3_n164) );
  XOR2_X1 MC0_Column3_U77 ( .A(MC0_Column3_n164), .B(MC0_Column3_n163), .Z(
        ROUND_OUT0[34]) );
  XOR2_X1 MC0_Column3_U76 ( .A(MC_IN0[38]), .B(MC_IN0[61]), .Z(
        MC0_Column3_n165) );
  XOR2_X1 MC0_Column3_U75 ( .A(MC_IN0[53]), .B(MC_IN0[46]), .Z(
        MC0_Column3_n166) );
  XOR2_X1 MC0_Column3_U74 ( .A(MC_IN0[54]), .B(MC0_Column3_n165), .Z(
        MC0_Column3_n167) );
  XOR2_X1 MC0_Column3_U73 ( .A(MC0_Column3_n167), .B(MC0_Column3_n166), .Z(
        ROUND_OUT0[62]) );
  XOR2_X1 MC0_Column3_U72 ( .A(MC_IN0[38]), .B(MC_IN0[37]), .Z(
        MC0_Column3_n110) );
  XOR2_X1 MC0_Column3_U71 ( .A(MC_IN0[54]), .B(MC_IN0[45]), .Z(
        MC0_Column3_n111) );
  XOR2_X1 MC0_Column3_U70 ( .A(MC_IN0[62]), .B(MC0_Column3_n110), .Z(
        MC0_Column3_n112) );
  XOR2_X1 MC0_Column3_U69 ( .A(MC0_Column3_n112), .B(MC0_Column3_n111), .Z(
        ROUND_OUT0[46]) );
  XOR2_X1 MC0_Column3_U68 ( .A(MC_IN0[37]), .B(MC_IN0[36]), .Z(
        MC0_Column3_n107) );
  XOR2_X1 MC0_Column3_U67 ( .A(MC_IN0[53]), .B(MC_IN0[44]), .Z(
        MC0_Column3_n108) );
  XOR2_X1 MC0_Column3_U66 ( .A(MC_IN0[61]), .B(MC0_Column3_n107), .Z(
        MC0_Column3_n109) );
  XOR2_X1 MC0_Column3_U65 ( .A(MC0_Column3_n109), .B(MC0_Column3_n108), .Z(
        ROUND_OUT0[45]) );
  XOR2_X1 MC0_Column3_U64 ( .A(MC_IN0[37]), .B(MC_IN0[62]), .Z(
        MC0_Column3_n184) );
  XOR2_X1 MC0_Column3_U63 ( .A(MC_IN0[54]), .B(MC_IN0[46]), .Z(
        MC0_Column3_n185) );
  XOR2_X1 MC0_Column3_U62 ( .A(MC_IN0[61]), .B(MC0_Column3_n184), .Z(
        MC0_Column3_n186) );
  XOR2_X1 MC0_Column3_U61 ( .A(MC0_Column3_n186), .B(MC0_Column3_n185), .Z(
        ROUND_OUT0[38]) );
  XOR2_X1 MC0_Column3_U60 ( .A(MC_IN0[36]), .B(MC_IN0[61]), .Z(
        MC0_Column3_n181) );
  XOR2_X1 MC0_Column3_U59 ( .A(MC_IN0[53]), .B(MC_IN0[45]), .Z(
        MC0_Column3_n182) );
  XOR2_X1 MC0_Column3_U58 ( .A(MC_IN0[60]), .B(MC0_Column3_n181), .Z(
        MC0_Column3_n183) );
  XOR2_X1 MC0_Column3_U57 ( .A(MC0_Column3_n183), .B(MC0_Column3_n182), .Z(
        ROUND_OUT0[37]) );
  XOR2_X1 MC0_Column3_U56 ( .A(MC_IN0[37]), .B(MC_IN0[60]), .Z(
        MC0_Column3_n159) );
  XOR2_X1 MC0_Column3_U55 ( .A(MC_IN0[52]), .B(MC_IN0[45]), .Z(
        MC0_Column3_n160) );
  XOR2_X1 MC0_Column3_U54 ( .A(MC_IN0[53]), .B(MC0_Column3_n159), .Z(
        MC0_Column3_n161) );
  XOR2_X1 MC0_Column3_U53 ( .A(MC0_Column3_n161), .B(MC0_Column3_n160), .Z(
        ROUND_OUT0[61]) );
  XOR2_X1 MC0_Column3_U52 ( .A(MC_IN0[33]), .B(MC_IN0[50]), .Z(
        MC0_Column3_n102) );
  XOR2_X1 MC0_Column3_U51 ( .A(MC0_Column3_n120), .B(MC0_Column3_n102), .Z(
        ROUND_OUT0[42]) );
  XOR2_X1 MC0_Column3_U50 ( .A(MC_IN0[38]), .B(MC_IN0[62]), .Z(
        MC0_Column3_n135) );
  XOR2_X1 MC0_Column3_U49 ( .A(MC_IN0[46]), .B(MC_IN0[45]), .Z(
        MC0_Column3_n136) );
  XOR2_X1 MC0_Column3_U48 ( .A(MC_IN0[53]), .B(MC0_Column3_n135), .Z(
        MC0_Column3_n137) );
  XOR2_X1 MC0_Column3_U47 ( .A(MC0_Column3_n137), .B(MC0_Column3_n136), .Z(
        ROUND_OUT0[54]) );
  XOR2_X1 MC0_Column3_U46 ( .A(MC_IN0[37]), .B(MC_IN0[61]), .Z(
        MC0_Column3_n132) );
  XOR2_X1 MC0_Column3_U45 ( .A(MC_IN0[45]), .B(MC_IN0[44]), .Z(
        MC0_Column3_n133) );
  XOR2_X1 MC0_Column3_U44 ( .A(MC_IN0[52]), .B(MC0_Column3_n132), .Z(
        MC0_Column3_n134) );
  XOR2_X1 MC0_Column3_U43 ( .A(MC0_Column3_n134), .B(MC0_Column3_n133), .Z(
        ROUND_OUT0[53]) );
  XOR2_X1 MC0_Column3_U42 ( .A(MC_IN0[39]), .B(MC_IN0[62]), .Z(
        MC0_Column3_n168) );
  XOR2_X1 MC0_Column3_U41 ( .A(MC_IN0[54]), .B(MC_IN0[47]), .Z(
        MC0_Column3_n169) );
  XOR2_X1 MC0_Column3_U40 ( .A(MC_IN0[55]), .B(MC0_Column3_n168), .Z(
        MC0_Column3_n170) );
  XOR2_X1 MC0_Column3_U39 ( .A(MC0_Column3_n170), .B(MC0_Column3_n169), .Z(
        ROUND_OUT0[63]) );
  XOR2_X1 MC0_Column3_U38 ( .A(MC_IN0[34]), .B(MC_IN0[57]), .Z(
        MC0_Column3_n148) );
  XOR2_X1 MC0_Column3_U37 ( .A(MC_IN0[50]), .B(MC0_Column3_n148), .Z(
        MC0_Column3_n150) );
  XOR2_X1 MC0_Column3_U36 ( .A(MC0_Column3_n150), .B(MC0_Column3_n149), .Z(
        ROUND_OUT0[58]) );
  XOR2_X1 MC0_Column3_U35 ( .A(MC_IN0[39]), .B(MC_IN0[38]), .Z(
        MC0_Column3_n113) );
  XOR2_X1 MC0_Column3_U34 ( .A(MC_IN0[63]), .B(MC0_Column3_n113), .Z(
        MC0_Column3_n115) );
  XOR2_X1 MC0_Column3_U33 ( .A(MC_IN0[55]), .B(MC_IN0[46]), .Z(
        MC0_Column3_n114) );
  XOR2_X1 MC0_Column3_U32 ( .A(MC0_Column3_n115), .B(MC0_Column3_n114), .Z(
        ROUND_OUT0[47]) );
  XOR2_X1 MC0_Column3_U31 ( .A(MC_IN0[38]), .B(MC_IN0[63]), .Z(
        MC0_Column3_n187) );
  XOR2_X1 MC0_Column3_U30 ( .A(MC_IN0[55]), .B(MC_IN0[47]), .Z(
        MC0_Column3_n188) );
  XOR2_X1 MC0_Column3_U29 ( .A(MC_IN0[62]), .B(MC0_Column3_n187), .Z(
        MC0_Column3_n189) );
  XOR2_X1 MC0_Column3_U28 ( .A(MC0_Column3_n189), .B(MC0_Column3_n188), .Z(
        ROUND_OUT0[39]) );
  XOR2_X1 MC0_Column3_U27 ( .A(MC_IN0[39]), .B(MC_IN0[63]), .Z(
        MC0_Column3_n138) );
  XOR2_X1 MC0_Column3_U26 ( .A(MC_IN0[47]), .B(MC_IN0[46]), .Z(
        MC0_Column3_n139) );
  XOR2_X1 MC0_Column3_U25 ( .A(MC_IN0[54]), .B(MC0_Column3_n138), .Z(
        MC0_Column3_n140) );
  XOR2_X1 MC0_Column3_U24 ( .A(MC0_Column3_n140), .B(MC0_Column3_n139), .Z(
        ROUND_OUT0[55]) );
  XOR2_X1 MC0_Column3_U23 ( .A(MC_IN0[47]), .B(MC0_Column3_n194), .Z(
        MC0_Column3_n190) );
  XOR2_X1 MC0_Column3_U22 ( .A(MC_IN0[56]), .B(MC_IN0[48]), .Z(
        MC0_Column3_n191) );
  XOR2_X1 MC0_Column3_U21 ( .A(MC0_Column3_n191), .B(MC0_Column3_n190), .Z(
        ROUND_OUT0[40]) );
  XOR2_X1 MC0_Column3_U20 ( .A(MC_IN0[41]), .B(MC_IN0[34]), .Z(
        MC0_Column3_n101) );
  XOR2_X1 MC0_Column3_U19 ( .A(MC_IN0[58]), .B(MC0_Column3_n101), .Z(
        MC0_Column3_n120) );
  XOR2_X1 MC0_Column3_U18 ( .A(MC_IN0[49]), .B(MC_IN0[42]), .Z(
        MC0_Column3_n149) );
  XOR2_X1 MC0_Column3_U17 ( .A(MC_IN0[35]), .B(MC_IN0[59]), .Z(
        MC0_Column3_n121) );
  XOR2_X1 MC0_Column3_U16 ( .A(MC_IN0[36]), .B(MC_IN0[60]), .Z(
        MC0_Column3_n128) );
  XOR2_X1 MC0_Column3_U15 ( .A(MC_IN0[41]), .B(MC_IN0[57]), .Z(
        MC0_Column3_n125) );
  XOR2_X1 MC0_Column3_U14 ( .A(MC_IN0[59]), .B(MC_IN0[63]), .Z(
        MC0_Column3_n178) );
  XOR2_X1 MC0_Column3_U13 ( .A(MC_IN0[58]), .B(MC_IN0[63]), .Z(
        MC0_Column3_n173) );
  XOR2_X1 MC0_Column3_U12 ( .A(MC_IN0[51]), .B(MC_IN0[55]), .Z(
        MC0_Column3_n156) );
  XOR2_X1 MC0_Column3_U11 ( .A(MC_IN0[50]), .B(MC_IN0[55]), .Z(
        MC0_Column3_n152) );
  XOR2_X1 MC0_Column3_U10 ( .A(MC_IN0[35]), .B(MC_IN0[39]), .Z(
        MC0_Column3_n177) );
  XOR2_X1 MC0_Column3_U9 ( .A(MC_IN0[34]), .B(MC_IN0[39]), .Z(MC0_Column3_n172) );
  XOR2_X1 MC0_Column3_U8 ( .A(MC_IN0[43]), .B(MC_IN0[47]), .Z(MC0_Column3_n129) );
  XOR2_X1 MC0_Column3_U7 ( .A(MC_IN0[42]), .B(MC_IN0[47]), .Z(MC0_Column3_n122) );
  XOR2_X1 MC0_Column3_U6 ( .A(MC_IN0[32]), .B(MC_IN0[39]), .Z(MC0_Column3_n194) );
  XOR2_X1 MC0_Column3_U5 ( .A(MC_IN0[48]), .B(MC_IN0[55]), .Z(MC0_Column3_n145) );
  XOR2_X1 MC0_Column3_U4 ( .A(MC_IN0[40]), .B(MC_IN0[47]), .Z(MC0_Column3_n193) );
  XOR2_X1 MC0_Column3_U3 ( .A(MC_IN0[56]), .B(MC_IN0[63]), .Z(MC0_Column3_n144) );
  XOR2_X1 MC0_Column3_U2 ( .A(MC0_Column3_n120), .B(MC0_Column3_n149), .Z(
        ROUND_OUT0[50]) );
  XOR2_X1 MC0_Column4_U131 ( .A(MC_IN0[4]), .B(MC_IN0[20]), .Z(
        MC0_Column4_n155) );
  XOR2_X1 MC0_Column4_U130 ( .A(MC0_Column4_n178), .B(MC0_Column4_n156), .Z(
        MC0_Column4_n157) );
  XOR2_X1 MC0_Column4_U129 ( .A(MC_IN0[12]), .B(MC0_Column4_n155), .Z(
        MC0_Column4_n158) );
  XOR2_X1 MC0_Column4_U128 ( .A(MC0_Column4_n158), .B(MC0_Column4_n157), .Z(
        ROUND_OUT0[28]) );
  XOR2_X1 MC0_Column4_U127 ( .A(MC_IN0[3]), .B(MC_IN0[19]), .Z(
        MC0_Column4_n151) );
  XOR2_X1 MC0_Column4_U126 ( .A(MC0_Column4_n173), .B(MC0_Column4_n152), .Z(
        MC0_Column4_n153) );
  XOR2_X1 MC0_Column4_U125 ( .A(MC_IN0[11]), .B(MC0_Column4_n151), .Z(
        MC0_Column4_n154) );
  XOR2_X1 MC0_Column4_U124 ( .A(MC0_Column4_n154), .B(MC0_Column4_n153), .Z(
        ROUND_OUT0[27]) );
  XOR2_X1 MC0_Column4_U123 ( .A(MC_IN0[28]), .B(MC_IN0[20]), .Z(
        MC0_Column4_n176) );
  XOR2_X1 MC0_Column4_U122 ( .A(MC0_Column4_n178), .B(MC0_Column4_n177), .Z(
        MC0_Column4_n179) );
  XOR2_X1 MC0_Column4_U121 ( .A(MC_IN0[12]), .B(MC0_Column4_n176), .Z(
        MC0_Column4_n180) );
  XOR2_X1 MC0_Column4_U120 ( .A(MC0_Column4_n180), .B(MC0_Column4_n179), .Z(
        ROUND_OUT0[4]) );
  XOR2_X1 MC0_Column4_U119 ( .A(MC_IN0[27]), .B(MC_IN0[19]), .Z(
        MC0_Column4_n171) );
  XOR2_X1 MC0_Column4_U118 ( .A(MC0_Column4_n173), .B(MC0_Column4_n172), .Z(
        MC0_Column4_n174) );
  XOR2_X1 MC0_Column4_U117 ( .A(MC_IN0[11]), .B(MC0_Column4_n171), .Z(
        MC0_Column4_n175) );
  XOR2_X1 MC0_Column4_U116 ( .A(MC0_Column4_n175), .B(MC0_Column4_n174), .Z(
        ROUND_OUT0[3]) );
  XOR2_X1 MC0_Column4_U115 ( .A(MC_IN0[8]), .B(MC_IN0[31]), .Z(
        MC0_Column4_n142) );
  XOR2_X1 MC0_Column4_U114 ( .A(MC_IN0[0]), .B(MC0_Column4_n145), .Z(
        MC0_Column4_n141) );
  XOR2_X1 MC0_Column4_U113 ( .A(MC0_Column4_n142), .B(MC0_Column4_n141), .Z(
        ROUND_OUT0[24]) );
  XOR2_X1 MC0_Column4_U112 ( .A(MC0_Column4_n156), .B(MC0_Column4_n129), .Z(
        MC0_Column4_n130) );
  XOR2_X1 MC0_Column4_U111 ( .A(MC_IN0[12]), .B(MC0_Column4_n128), .Z(
        MC0_Column4_n131) );
  XOR2_X1 MC0_Column4_U110 ( .A(MC0_Column4_n131), .B(MC0_Column4_n130), .Z(
        ROUND_OUT0[20]) );
  XOR2_X1 MC0_Column4_U109 ( .A(MC0_Column4_n152), .B(MC0_Column4_n122), .Z(
        MC0_Column4_n123) );
  XOR2_X1 MC0_Column4_U108 ( .A(MC_IN0[11]), .B(MC0_Column4_n121), .Z(
        MC0_Column4_n124) );
  XOR2_X1 MC0_Column4_U107 ( .A(MC0_Column4_n124), .B(MC0_Column4_n123), .Z(
        ROUND_OUT0[19]) );
  XOR2_X1 MC0_Column4_U106 ( .A(MC_IN0[24]), .B(MC_IN0[23]), .Z(
        MC0_Column4_n117) );
  XOR2_X1 MC0_Column4_U105 ( .A(MC_IN0[0]), .B(MC0_Column4_n193), .Z(
        MC0_Column4_n116) );
  XOR2_X1 MC0_Column4_U104 ( .A(MC0_Column4_n117), .B(MC0_Column4_n116), .Z(
        ROUND_OUT0[16]) );
  XOR2_X1 MC0_Column4_U103 ( .A(MC0_Column4_n177), .B(MC0_Column4_n129), .Z(
        MC0_Column4_n105) );
  XOR2_X1 MC0_Column4_U102 ( .A(MC_IN0[20]), .B(MC0_Column4_n128), .Z(
        MC0_Column4_n106) );
  XOR2_X1 MC0_Column4_U101 ( .A(MC0_Column4_n106), .B(MC0_Column4_n105), .Z(
        ROUND_OUT0[12]) );
  XOR2_X1 MC0_Column4_U100 ( .A(MC0_Column4_n172), .B(MC0_Column4_n122), .Z(
        MC0_Column4_n103) );
  XOR2_X1 MC0_Column4_U99 ( .A(MC_IN0[19]), .B(MC0_Column4_n121), .Z(
        MC0_Column4_n104) );
  XOR2_X1 MC0_Column4_U98 ( .A(MC0_Column4_n104), .B(MC0_Column4_n103), .Z(
        ROUND_OUT0[11]) );
  XOR2_X1 MC0_Column4_U97 ( .A(MC_IN0[8]), .B(MC_IN0[7]), .Z(MC0_Column4_n100)
         );
  XOR2_X1 MC0_Column4_U96 ( .A(MC_IN0[16]), .B(MC0_Column4_n144), .Z(
        MC0_Column4_n99) );
  XOR2_X1 MC0_Column4_U95 ( .A(MC0_Column4_n100), .B(MC0_Column4_n99), .Z(
        ROUND_OUT0[0]) );
  XOR2_X1 MC0_Column4_U94 ( .A(MC_IN0[25]), .B(MC_IN0[1]), .Z(MC0_Column4_n192) );
  XOR2_X1 MC0_Column4_U93 ( .A(MC0_Column4_n194), .B(MC0_Column4_n193), .Z(
        MC0_Column4_n195) );
  XOR2_X1 MC0_Column4_U92 ( .A(MC_IN0[17]), .B(MC0_Column4_n192), .Z(
        MC0_Column4_n196) );
  XOR2_X1 MC0_Column4_U91 ( .A(MC0_Column4_n196), .B(MC0_Column4_n195), .Z(
        ROUND_OUT0[9]) );
  XOR2_X1 MC0_Column4_U90 ( .A(MC0_Column4_n194), .B(MC0_Column4_n144), .Z(
        MC0_Column4_n126) );
  XOR2_X1 MC0_Column4_U89 ( .A(MC_IN0[17]), .B(MC0_Column4_n125), .Z(
        MC0_Column4_n127) );
  XOR2_X1 MC0_Column4_U88 ( .A(MC0_Column4_n127), .B(MC0_Column4_n126), .Z(
        ROUND_OUT0[1]) );
  XOR2_X1 MC0_Column4_U87 ( .A(MC_IN0[9]), .B(MC_IN0[1]), .Z(MC0_Column4_n143)
         );
  XOR2_X1 MC0_Column4_U86 ( .A(MC0_Column4_n145), .B(MC0_Column4_n144), .Z(
        MC0_Column4_n146) );
  XOR2_X1 MC0_Column4_U85 ( .A(MC_IN0[17]), .B(MC0_Column4_n143), .Z(
        MC0_Column4_n147) );
  XOR2_X1 MC0_Column4_U84 ( .A(MC0_Column4_n147), .B(MC0_Column4_n146), .Z(
        ROUND_OUT0[25]) );
  XOR2_X1 MC0_Column4_U83 ( .A(MC0_Column4_n193), .B(MC0_Column4_n145), .Z(
        MC0_Column4_n118) );
  XOR2_X1 MC0_Column4_U82 ( .A(MC_IN0[1]), .B(MC0_Column4_n125), .Z(
        MC0_Column4_n119) );
  XOR2_X1 MC0_Column4_U81 ( .A(MC0_Column4_n119), .B(MC0_Column4_n118), .Z(
        ROUND_OUT0[17]) );
  XOR2_X1 MC0_Column4_U80 ( .A(MC_IN0[26]), .B(MC_IN0[25]), .Z(
        MC0_Column4_n162) );
  XOR2_X1 MC0_Column4_U79 ( .A(MC_IN0[18]), .B(MC_IN0[10]), .Z(
        MC0_Column4_n163) );
  XOR2_X1 MC0_Column4_U78 ( .A(MC_IN0[1]), .B(MC0_Column4_n162), .Z(
        MC0_Column4_n164) );
  XOR2_X1 MC0_Column4_U77 ( .A(MC0_Column4_n164), .B(MC0_Column4_n163), .Z(
        ROUND_OUT0[2]) );
  XOR2_X1 MC0_Column4_U76 ( .A(MC_IN0[6]), .B(MC_IN0[29]), .Z(MC0_Column4_n165) );
  XOR2_X1 MC0_Column4_U75 ( .A(MC_IN0[21]), .B(MC_IN0[14]), .Z(
        MC0_Column4_n166) );
  XOR2_X1 MC0_Column4_U74 ( .A(MC_IN0[22]), .B(MC0_Column4_n165), .Z(
        MC0_Column4_n167) );
  XOR2_X1 MC0_Column4_U73 ( .A(MC0_Column4_n167), .B(MC0_Column4_n166), .Z(
        ROUND_OUT0[30]) );
  XOR2_X1 MC0_Column4_U72 ( .A(MC_IN0[6]), .B(MC_IN0[5]), .Z(MC0_Column4_n110)
         );
  XOR2_X1 MC0_Column4_U71 ( .A(MC_IN0[22]), .B(MC_IN0[13]), .Z(
        MC0_Column4_n111) );
  XOR2_X1 MC0_Column4_U70 ( .A(MC_IN0[30]), .B(MC0_Column4_n110), .Z(
        MC0_Column4_n112) );
  XOR2_X1 MC0_Column4_U69 ( .A(MC0_Column4_n112), .B(MC0_Column4_n111), .Z(
        ROUND_OUT0[14]) );
  XOR2_X1 MC0_Column4_U68 ( .A(MC_IN0[5]), .B(MC_IN0[4]), .Z(MC0_Column4_n107)
         );
  XOR2_X1 MC0_Column4_U67 ( .A(MC_IN0[21]), .B(MC_IN0[12]), .Z(
        MC0_Column4_n108) );
  XOR2_X1 MC0_Column4_U66 ( .A(MC_IN0[29]), .B(MC0_Column4_n107), .Z(
        MC0_Column4_n109) );
  XOR2_X1 MC0_Column4_U65 ( .A(MC0_Column4_n109), .B(MC0_Column4_n108), .Z(
        ROUND_OUT0[13]) );
  XOR2_X1 MC0_Column4_U64 ( .A(MC_IN0[5]), .B(MC_IN0[30]), .Z(MC0_Column4_n184) );
  XOR2_X1 MC0_Column4_U63 ( .A(MC_IN0[22]), .B(MC_IN0[14]), .Z(
        MC0_Column4_n185) );
  XOR2_X1 MC0_Column4_U62 ( .A(MC_IN0[29]), .B(MC0_Column4_n184), .Z(
        MC0_Column4_n186) );
  XOR2_X1 MC0_Column4_U61 ( .A(MC0_Column4_n186), .B(MC0_Column4_n185), .Z(
        ROUND_OUT0[6]) );
  XOR2_X1 MC0_Column4_U60 ( .A(MC_IN0[4]), .B(MC_IN0[29]), .Z(MC0_Column4_n181) );
  XOR2_X1 MC0_Column4_U59 ( .A(MC_IN0[21]), .B(MC_IN0[13]), .Z(
        MC0_Column4_n182) );
  XOR2_X1 MC0_Column4_U58 ( .A(MC_IN0[28]), .B(MC0_Column4_n181), .Z(
        MC0_Column4_n183) );
  XOR2_X1 MC0_Column4_U57 ( .A(MC0_Column4_n183), .B(MC0_Column4_n182), .Z(
        ROUND_OUT0[5]) );
  XOR2_X1 MC0_Column4_U56 ( .A(MC_IN0[5]), .B(MC_IN0[28]), .Z(MC0_Column4_n159) );
  XOR2_X1 MC0_Column4_U55 ( .A(MC_IN0[20]), .B(MC_IN0[13]), .Z(
        MC0_Column4_n160) );
  XOR2_X1 MC0_Column4_U54 ( .A(MC_IN0[21]), .B(MC0_Column4_n159), .Z(
        MC0_Column4_n161) );
  XOR2_X1 MC0_Column4_U53 ( .A(MC0_Column4_n161), .B(MC0_Column4_n160), .Z(
        ROUND_OUT0[29]) );
  XOR2_X1 MC0_Column4_U52 ( .A(MC_IN0[1]), .B(MC_IN0[18]), .Z(MC0_Column4_n102) );
  XOR2_X1 MC0_Column4_U51 ( .A(MC0_Column4_n120), .B(MC0_Column4_n102), .Z(
        ROUND_OUT0[10]) );
  XOR2_X1 MC0_Column4_U50 ( .A(MC_IN0[6]), .B(MC_IN0[30]), .Z(MC0_Column4_n135) );
  XOR2_X1 MC0_Column4_U49 ( .A(MC_IN0[14]), .B(MC_IN0[13]), .Z(
        MC0_Column4_n136) );
  XOR2_X1 MC0_Column4_U48 ( .A(MC_IN0[21]), .B(MC0_Column4_n135), .Z(
        MC0_Column4_n137) );
  XOR2_X1 MC0_Column4_U47 ( .A(MC0_Column4_n137), .B(MC0_Column4_n136), .Z(
        ROUND_OUT0[22]) );
  XOR2_X1 MC0_Column4_U46 ( .A(MC_IN0[5]), .B(MC_IN0[29]), .Z(MC0_Column4_n132) );
  XOR2_X1 MC0_Column4_U45 ( .A(MC_IN0[13]), .B(MC_IN0[12]), .Z(
        MC0_Column4_n133) );
  XOR2_X1 MC0_Column4_U44 ( .A(MC_IN0[20]), .B(MC0_Column4_n132), .Z(
        MC0_Column4_n134) );
  XOR2_X1 MC0_Column4_U43 ( .A(MC0_Column4_n134), .B(MC0_Column4_n133), .Z(
        ROUND_OUT0[21]) );
  XOR2_X1 MC0_Column4_U42 ( .A(MC_IN0[7]), .B(MC_IN0[30]), .Z(MC0_Column4_n168) );
  XOR2_X1 MC0_Column4_U41 ( .A(MC_IN0[22]), .B(MC_IN0[15]), .Z(
        MC0_Column4_n169) );
  XOR2_X1 MC0_Column4_U40 ( .A(MC_IN0[23]), .B(MC0_Column4_n168), .Z(
        MC0_Column4_n170) );
  XOR2_X1 MC0_Column4_U39 ( .A(MC0_Column4_n170), .B(MC0_Column4_n169), .Z(
        ROUND_OUT0[31]) );
  XOR2_X1 MC0_Column4_U38 ( .A(MC_IN0[2]), .B(MC_IN0[25]), .Z(MC0_Column4_n148) );
  XOR2_X1 MC0_Column4_U37 ( .A(MC_IN0[18]), .B(MC0_Column4_n148), .Z(
        MC0_Column4_n150) );
  XOR2_X1 MC0_Column4_U36 ( .A(MC0_Column4_n150), .B(MC0_Column4_n149), .Z(
        ROUND_OUT0[26]) );
  XOR2_X1 MC0_Column4_U35 ( .A(MC_IN0[7]), .B(MC_IN0[6]), .Z(MC0_Column4_n113)
         );
  XOR2_X1 MC0_Column4_U34 ( .A(MC_IN0[31]), .B(MC0_Column4_n113), .Z(
        MC0_Column4_n115) );
  XOR2_X1 MC0_Column4_U33 ( .A(MC_IN0[23]), .B(MC_IN0[14]), .Z(
        MC0_Column4_n114) );
  XOR2_X1 MC0_Column4_U32 ( .A(MC0_Column4_n115), .B(MC0_Column4_n114), .Z(
        ROUND_OUT0[15]) );
  XOR2_X1 MC0_Column4_U31 ( .A(MC_IN0[6]), .B(MC_IN0[31]), .Z(MC0_Column4_n187) );
  XOR2_X1 MC0_Column4_U30 ( .A(MC_IN0[23]), .B(MC_IN0[15]), .Z(
        MC0_Column4_n188) );
  XOR2_X1 MC0_Column4_U29 ( .A(MC_IN0[30]), .B(MC0_Column4_n187), .Z(
        MC0_Column4_n189) );
  XOR2_X1 MC0_Column4_U28 ( .A(MC0_Column4_n189), .B(MC0_Column4_n188), .Z(
        ROUND_OUT0[7]) );
  XOR2_X1 MC0_Column4_U27 ( .A(MC_IN0[7]), .B(MC_IN0[31]), .Z(MC0_Column4_n138) );
  XOR2_X1 MC0_Column4_U26 ( .A(MC_IN0[15]), .B(MC_IN0[14]), .Z(
        MC0_Column4_n139) );
  XOR2_X1 MC0_Column4_U25 ( .A(MC_IN0[22]), .B(MC0_Column4_n138), .Z(
        MC0_Column4_n140) );
  XOR2_X1 MC0_Column4_U24 ( .A(MC0_Column4_n140), .B(MC0_Column4_n139), .Z(
        ROUND_OUT0[23]) );
  XOR2_X1 MC0_Column4_U23 ( .A(MC_IN0[15]), .B(MC0_Column4_n194), .Z(
        MC0_Column4_n190) );
  XOR2_X1 MC0_Column4_U22 ( .A(MC_IN0[24]), .B(MC_IN0[16]), .Z(
        MC0_Column4_n191) );
  XOR2_X1 MC0_Column4_U21 ( .A(MC0_Column4_n191), .B(MC0_Column4_n190), .Z(
        ROUND_OUT0[8]) );
  XOR2_X1 MC0_Column4_U20 ( .A(MC_IN0[9]), .B(MC_IN0[2]), .Z(MC0_Column4_n101)
         );
  XOR2_X1 MC0_Column4_U19 ( .A(MC_IN0[26]), .B(MC0_Column4_n101), .Z(
        MC0_Column4_n120) );
  XOR2_X1 MC0_Column4_U18 ( .A(MC_IN0[17]), .B(MC_IN0[10]), .Z(
        MC0_Column4_n149) );
  XOR2_X1 MC0_Column4_U17 ( .A(MC_IN0[3]), .B(MC_IN0[27]), .Z(MC0_Column4_n121) );
  XOR2_X1 MC0_Column4_U16 ( .A(MC_IN0[4]), .B(MC_IN0[28]), .Z(MC0_Column4_n128) );
  XOR2_X1 MC0_Column4_U15 ( .A(MC_IN0[9]), .B(MC_IN0[25]), .Z(MC0_Column4_n125) );
  XOR2_X1 MC0_Column4_U14 ( .A(MC_IN0[27]), .B(MC_IN0[31]), .Z(
        MC0_Column4_n178) );
  XOR2_X1 MC0_Column4_U13 ( .A(MC_IN0[26]), .B(MC_IN0[31]), .Z(
        MC0_Column4_n173) );
  XOR2_X1 MC0_Column4_U12 ( .A(MC_IN0[19]), .B(MC_IN0[23]), .Z(
        MC0_Column4_n156) );
  XOR2_X1 MC0_Column4_U11 ( .A(MC_IN0[18]), .B(MC_IN0[23]), .Z(
        MC0_Column4_n152) );
  XOR2_X1 MC0_Column4_U10 ( .A(MC_IN0[3]), .B(MC_IN0[7]), .Z(MC0_Column4_n177)
         );
  XOR2_X1 MC0_Column4_U9 ( .A(MC_IN0[2]), .B(MC_IN0[7]), .Z(MC0_Column4_n172)
         );
  XOR2_X1 MC0_Column4_U8 ( .A(MC_IN0[11]), .B(MC_IN0[15]), .Z(MC0_Column4_n129) );
  XOR2_X1 MC0_Column4_U7 ( .A(MC_IN0[10]), .B(MC_IN0[15]), .Z(MC0_Column4_n122) );
  XOR2_X1 MC0_Column4_U6 ( .A(MC_IN0[0]), .B(MC_IN0[7]), .Z(MC0_Column4_n194)
         );
  XOR2_X1 MC0_Column4_U5 ( .A(MC_IN0[16]), .B(MC_IN0[23]), .Z(MC0_Column4_n145) );
  XOR2_X1 MC0_Column4_U4 ( .A(MC_IN0[8]), .B(MC_IN0[15]), .Z(MC0_Column4_n193)
         );
  XOR2_X1 MC0_Column4_U3 ( .A(MC_IN0[24]), .B(MC_IN0[31]), .Z(MC0_Column4_n144) );
  XOR2_X1 MC0_Column4_U2 ( .A(MC0_Column4_n120), .B(MC0_Column4_n149), .Z(
        ROUND_OUT0[18]) );
  XOR2_X1 MC1_Column1_U131 ( .A(MC_IN1[100]), .B(MC_IN1[116]), .Z(
        MC1_Column1_n155) );
  XOR2_X1 MC1_Column1_U130 ( .A(MC1_Column1_n178), .B(MC1_Column1_n156), .Z(
        MC1_Column1_n157) );
  XOR2_X1 MC1_Column1_U129 ( .A(MC_IN1[108]), .B(MC1_Column1_n155), .Z(
        MC1_Column1_n158) );
  XOR2_X1 MC1_Column1_U128 ( .A(MC1_Column1_n158), .B(MC1_Column1_n157), .Z(
        ROUND_OUT1[124]) );
  XOR2_X1 MC1_Column1_U127 ( .A(MC_IN1[99]), .B(MC_IN1[115]), .Z(
        MC1_Column1_n151) );
  XOR2_X1 MC1_Column1_U126 ( .A(MC1_Column1_n173), .B(MC1_Column1_n152), .Z(
        MC1_Column1_n153) );
  XOR2_X1 MC1_Column1_U125 ( .A(MC_IN1[107]), .B(MC1_Column1_n151), .Z(
        MC1_Column1_n154) );
  XOR2_X1 MC1_Column1_U124 ( .A(MC1_Column1_n154), .B(MC1_Column1_n153), .Z(
        ROUND_OUT1[123]) );
  XOR2_X1 MC1_Column1_U123 ( .A(MC_IN1[124]), .B(MC_IN1[116]), .Z(
        MC1_Column1_n176) );
  XOR2_X1 MC1_Column1_U122 ( .A(MC1_Column1_n178), .B(MC1_Column1_n177), .Z(
        MC1_Column1_n179) );
  XOR2_X1 MC1_Column1_U121 ( .A(MC_IN1[108]), .B(MC1_Column1_n176), .Z(
        MC1_Column1_n180) );
  XOR2_X1 MC1_Column1_U120 ( .A(MC1_Column1_n180), .B(MC1_Column1_n179), .Z(
        ROUND_OUT1[100]) );
  XOR2_X1 MC1_Column1_U119 ( .A(MC_IN1[123]), .B(MC_IN1[115]), .Z(
        MC1_Column1_n171) );
  XOR2_X1 MC1_Column1_U118 ( .A(MC1_Column1_n173), .B(MC1_Column1_n172), .Z(
        MC1_Column1_n174) );
  XOR2_X1 MC1_Column1_U117 ( .A(MC_IN1[107]), .B(MC1_Column1_n171), .Z(
        MC1_Column1_n175) );
  XOR2_X1 MC1_Column1_U116 ( .A(MC1_Column1_n175), .B(MC1_Column1_n174), .Z(
        ROUND_OUT1[99]) );
  XOR2_X1 MC1_Column1_U115 ( .A(MC_IN1[104]), .B(MC_IN1[127]), .Z(
        MC1_Column1_n142) );
  XOR2_X1 MC1_Column1_U114 ( .A(MC_IN1[96]), .B(MC1_Column1_n145), .Z(
        MC1_Column1_n141) );
  XOR2_X1 MC1_Column1_U113 ( .A(MC1_Column1_n142), .B(MC1_Column1_n141), .Z(
        ROUND_OUT1[120]) );
  XOR2_X1 MC1_Column1_U112 ( .A(MC1_Column1_n156), .B(MC1_Column1_n129), .Z(
        MC1_Column1_n130) );
  XOR2_X1 MC1_Column1_U111 ( .A(MC_IN1[108]), .B(MC1_Column1_n128), .Z(
        MC1_Column1_n131) );
  XOR2_X1 MC1_Column1_U110 ( .A(MC1_Column1_n131), .B(MC1_Column1_n130), .Z(
        ROUND_OUT1[116]) );
  XOR2_X1 MC1_Column1_U109 ( .A(MC1_Column1_n152), .B(MC1_Column1_n122), .Z(
        MC1_Column1_n123) );
  XOR2_X1 MC1_Column1_U108 ( .A(MC_IN1[107]), .B(MC1_Column1_n121), .Z(
        MC1_Column1_n124) );
  XOR2_X1 MC1_Column1_U107 ( .A(MC1_Column1_n124), .B(MC1_Column1_n123), .Z(
        ROUND_OUT1[115]) );
  XOR2_X1 MC1_Column1_U106 ( .A(MC_IN1[120]), .B(MC_IN1[119]), .Z(
        MC1_Column1_n117) );
  XOR2_X1 MC1_Column1_U105 ( .A(MC_IN1[96]), .B(MC1_Column1_n193), .Z(
        MC1_Column1_n116) );
  XOR2_X1 MC1_Column1_U104 ( .A(MC1_Column1_n117), .B(MC1_Column1_n116), .Z(
        ROUND_OUT1[112]) );
  XOR2_X1 MC1_Column1_U103 ( .A(MC1_Column1_n177), .B(MC1_Column1_n129), .Z(
        MC1_Column1_n105) );
  XOR2_X1 MC1_Column1_U102 ( .A(MC_IN1[116]), .B(MC1_Column1_n128), .Z(
        MC1_Column1_n106) );
  XOR2_X1 MC1_Column1_U101 ( .A(MC1_Column1_n106), .B(MC1_Column1_n105), .Z(
        ROUND_OUT1[108]) );
  XOR2_X1 MC1_Column1_U100 ( .A(MC1_Column1_n172), .B(MC1_Column1_n122), .Z(
        MC1_Column1_n103) );
  XOR2_X1 MC1_Column1_U99 ( .A(MC_IN1[115]), .B(MC1_Column1_n121), .Z(
        MC1_Column1_n104) );
  XOR2_X1 MC1_Column1_U98 ( .A(MC1_Column1_n104), .B(MC1_Column1_n103), .Z(
        ROUND_OUT1[107]) );
  XOR2_X1 MC1_Column1_U97 ( .A(MC_IN1[104]), .B(MC_IN1[103]), .Z(
        MC1_Column1_n100) );
  XOR2_X1 MC1_Column1_U96 ( .A(MC_IN1[112]), .B(MC1_Column1_n144), .Z(
        MC1_Column1_n99) );
  XOR2_X1 MC1_Column1_U95 ( .A(MC1_Column1_n100), .B(MC1_Column1_n99), .Z(
        ROUND_OUT1[96]) );
  XOR2_X1 MC1_Column1_U94 ( .A(MC_IN1[121]), .B(MC_IN1[97]), .Z(
        MC1_Column1_n192) );
  XOR2_X1 MC1_Column1_U93 ( .A(MC1_Column1_n194), .B(MC1_Column1_n193), .Z(
        MC1_Column1_n195) );
  XOR2_X1 MC1_Column1_U92 ( .A(MC_IN1[113]), .B(MC1_Column1_n192), .Z(
        MC1_Column1_n196) );
  XOR2_X1 MC1_Column1_U91 ( .A(MC1_Column1_n196), .B(MC1_Column1_n195), .Z(
        ROUND_OUT1[105]) );
  XOR2_X1 MC1_Column1_U90 ( .A(MC1_Column1_n194), .B(MC1_Column1_n144), .Z(
        MC1_Column1_n126) );
  XOR2_X1 MC1_Column1_U89 ( .A(MC_IN1[113]), .B(MC1_Column1_n125), .Z(
        MC1_Column1_n127) );
  XOR2_X1 MC1_Column1_U88 ( .A(MC1_Column1_n127), .B(MC1_Column1_n126), .Z(
        ROUND_OUT1[97]) );
  XOR2_X1 MC1_Column1_U87 ( .A(MC_IN1[105]), .B(MC_IN1[97]), .Z(
        MC1_Column1_n143) );
  XOR2_X1 MC1_Column1_U86 ( .A(MC1_Column1_n145), .B(MC1_Column1_n144), .Z(
        MC1_Column1_n146) );
  XOR2_X1 MC1_Column1_U85 ( .A(MC_IN1[113]), .B(MC1_Column1_n143), .Z(
        MC1_Column1_n147) );
  XOR2_X1 MC1_Column1_U84 ( .A(MC1_Column1_n147), .B(MC1_Column1_n146), .Z(
        ROUND_OUT1[121]) );
  XOR2_X1 MC1_Column1_U83 ( .A(MC1_Column1_n193), .B(MC1_Column1_n145), .Z(
        MC1_Column1_n118) );
  XOR2_X1 MC1_Column1_U82 ( .A(MC_IN1[97]), .B(MC1_Column1_n125), .Z(
        MC1_Column1_n119) );
  XOR2_X1 MC1_Column1_U81 ( .A(MC1_Column1_n119), .B(MC1_Column1_n118), .Z(
        ROUND_OUT1[113]) );
  XOR2_X1 MC1_Column1_U80 ( .A(MC_IN1[122]), .B(MC_IN1[121]), .Z(
        MC1_Column1_n162) );
  XOR2_X1 MC1_Column1_U79 ( .A(MC_IN1[114]), .B(MC_IN1[106]), .Z(
        MC1_Column1_n163) );
  XOR2_X1 MC1_Column1_U78 ( .A(MC_IN1[97]), .B(MC1_Column1_n162), .Z(
        MC1_Column1_n164) );
  XOR2_X1 MC1_Column1_U77 ( .A(MC1_Column1_n164), .B(MC1_Column1_n163), .Z(
        ROUND_OUT1[98]) );
  XOR2_X1 MC1_Column1_U76 ( .A(MC_IN1[102]), .B(MC_IN1[125]), .Z(
        MC1_Column1_n165) );
  XOR2_X1 MC1_Column1_U75 ( .A(MC_IN1[117]), .B(MC_IN1[110]), .Z(
        MC1_Column1_n166) );
  XOR2_X1 MC1_Column1_U74 ( .A(MC_IN1[118]), .B(MC1_Column1_n165), .Z(
        MC1_Column1_n167) );
  XOR2_X1 MC1_Column1_U73 ( .A(MC1_Column1_n167), .B(MC1_Column1_n166), .Z(
        ROUND_OUT1[126]) );
  XOR2_X1 MC1_Column1_U72 ( .A(MC_IN1[102]), .B(MC_IN1[101]), .Z(
        MC1_Column1_n110) );
  XOR2_X1 MC1_Column1_U71 ( .A(MC_IN1[118]), .B(MC_IN1[109]), .Z(
        MC1_Column1_n111) );
  XOR2_X1 MC1_Column1_U70 ( .A(MC_IN1[126]), .B(MC1_Column1_n110), .Z(
        MC1_Column1_n112) );
  XOR2_X1 MC1_Column1_U69 ( .A(MC1_Column1_n112), .B(MC1_Column1_n111), .Z(
        ROUND_OUT1[110]) );
  XOR2_X1 MC1_Column1_U68 ( .A(MC_IN1[101]), .B(MC_IN1[100]), .Z(
        MC1_Column1_n107) );
  XOR2_X1 MC1_Column1_U67 ( .A(MC_IN1[117]), .B(MC_IN1[108]), .Z(
        MC1_Column1_n108) );
  XOR2_X1 MC1_Column1_U66 ( .A(MC_IN1[125]), .B(MC1_Column1_n107), .Z(
        MC1_Column1_n109) );
  XOR2_X1 MC1_Column1_U65 ( .A(MC1_Column1_n109), .B(MC1_Column1_n108), .Z(
        ROUND_OUT1[109]) );
  XOR2_X1 MC1_Column1_U64 ( .A(MC_IN1[101]), .B(MC_IN1[126]), .Z(
        MC1_Column1_n184) );
  XOR2_X1 MC1_Column1_U63 ( .A(MC_IN1[118]), .B(MC_IN1[110]), .Z(
        MC1_Column1_n185) );
  XOR2_X1 MC1_Column1_U62 ( .A(MC_IN1[125]), .B(MC1_Column1_n184), .Z(
        MC1_Column1_n186) );
  XOR2_X1 MC1_Column1_U61 ( .A(MC1_Column1_n186), .B(MC1_Column1_n185), .Z(
        ROUND_OUT1[102]) );
  XOR2_X1 MC1_Column1_U60 ( .A(MC_IN1[100]), .B(MC_IN1[125]), .Z(
        MC1_Column1_n181) );
  XOR2_X1 MC1_Column1_U59 ( .A(MC_IN1[117]), .B(MC_IN1[109]), .Z(
        MC1_Column1_n182) );
  XOR2_X1 MC1_Column1_U58 ( .A(MC_IN1[124]), .B(MC1_Column1_n181), .Z(
        MC1_Column1_n183) );
  XOR2_X1 MC1_Column1_U57 ( .A(MC1_Column1_n183), .B(MC1_Column1_n182), .Z(
        ROUND_OUT1[101]) );
  XOR2_X1 MC1_Column1_U56 ( .A(MC_IN1[101]), .B(MC_IN1[124]), .Z(
        MC1_Column1_n159) );
  XOR2_X1 MC1_Column1_U55 ( .A(MC_IN1[116]), .B(MC_IN1[109]), .Z(
        MC1_Column1_n160) );
  XOR2_X1 MC1_Column1_U54 ( .A(MC_IN1[117]), .B(MC1_Column1_n159), .Z(
        MC1_Column1_n161) );
  XOR2_X1 MC1_Column1_U53 ( .A(MC1_Column1_n161), .B(MC1_Column1_n160), .Z(
        ROUND_OUT1[125]) );
  XOR2_X1 MC1_Column1_U52 ( .A(MC_IN1[97]), .B(MC_IN1[114]), .Z(
        MC1_Column1_n102) );
  XOR2_X1 MC1_Column1_U51 ( .A(MC1_Column1_n120), .B(MC1_Column1_n102), .Z(
        ROUND_OUT1[106]) );
  XOR2_X1 MC1_Column1_U50 ( .A(MC_IN1[102]), .B(MC_IN1[126]), .Z(
        MC1_Column1_n135) );
  XOR2_X1 MC1_Column1_U49 ( .A(MC_IN1[110]), .B(MC_IN1[109]), .Z(
        MC1_Column1_n136) );
  XOR2_X1 MC1_Column1_U48 ( .A(MC_IN1[117]), .B(MC1_Column1_n135), .Z(
        MC1_Column1_n137) );
  XOR2_X1 MC1_Column1_U47 ( .A(MC1_Column1_n137), .B(MC1_Column1_n136), .Z(
        ROUND_OUT1[118]) );
  XOR2_X1 MC1_Column1_U46 ( .A(MC_IN1[101]), .B(MC_IN1[125]), .Z(
        MC1_Column1_n132) );
  XOR2_X1 MC1_Column1_U45 ( .A(MC_IN1[109]), .B(MC_IN1[108]), .Z(
        MC1_Column1_n133) );
  XOR2_X1 MC1_Column1_U44 ( .A(MC_IN1[116]), .B(MC1_Column1_n132), .Z(
        MC1_Column1_n134) );
  XOR2_X1 MC1_Column1_U43 ( .A(MC1_Column1_n134), .B(MC1_Column1_n133), .Z(
        ROUND_OUT1[117]) );
  XOR2_X1 MC1_Column1_U42 ( .A(MC_IN1[103]), .B(MC_IN1[126]), .Z(
        MC1_Column1_n168) );
  XOR2_X1 MC1_Column1_U41 ( .A(MC_IN1[118]), .B(MC_IN1[111]), .Z(
        MC1_Column1_n169) );
  XOR2_X1 MC1_Column1_U40 ( .A(MC_IN1[119]), .B(MC1_Column1_n168), .Z(
        MC1_Column1_n170) );
  XOR2_X1 MC1_Column1_U39 ( .A(MC1_Column1_n170), .B(MC1_Column1_n169), .Z(
        ROUND_OUT1[127]) );
  XOR2_X1 MC1_Column1_U38 ( .A(MC_IN1[98]), .B(MC_IN1[121]), .Z(
        MC1_Column1_n148) );
  XOR2_X1 MC1_Column1_U37 ( .A(MC_IN1[114]), .B(MC1_Column1_n148), .Z(
        MC1_Column1_n150) );
  XOR2_X1 MC1_Column1_U36 ( .A(MC1_Column1_n150), .B(MC1_Column1_n149), .Z(
        ROUND_OUT1[122]) );
  XOR2_X1 MC1_Column1_U35 ( .A(MC_IN1[103]), .B(MC_IN1[102]), .Z(
        MC1_Column1_n113) );
  XOR2_X1 MC1_Column1_U34 ( .A(MC_IN1[127]), .B(MC1_Column1_n113), .Z(
        MC1_Column1_n115) );
  XOR2_X1 MC1_Column1_U33 ( .A(MC_IN1[119]), .B(MC_IN1[110]), .Z(
        MC1_Column1_n114) );
  XOR2_X1 MC1_Column1_U32 ( .A(MC1_Column1_n115), .B(MC1_Column1_n114), .Z(
        ROUND_OUT1[111]) );
  XOR2_X1 MC1_Column1_U31 ( .A(MC_IN1[102]), .B(MC_IN1[127]), .Z(
        MC1_Column1_n187) );
  XOR2_X1 MC1_Column1_U30 ( .A(MC_IN1[119]), .B(MC_IN1[111]), .Z(
        MC1_Column1_n188) );
  XOR2_X1 MC1_Column1_U29 ( .A(MC_IN1[126]), .B(MC1_Column1_n187), .Z(
        MC1_Column1_n189) );
  XOR2_X1 MC1_Column1_U28 ( .A(MC1_Column1_n189), .B(MC1_Column1_n188), .Z(
        ROUND_OUT1[103]) );
  XOR2_X1 MC1_Column1_U27 ( .A(MC_IN1[103]), .B(MC_IN1[127]), .Z(
        MC1_Column1_n138) );
  XOR2_X1 MC1_Column1_U26 ( .A(MC_IN1[111]), .B(MC_IN1[110]), .Z(
        MC1_Column1_n139) );
  XOR2_X1 MC1_Column1_U25 ( .A(MC_IN1[118]), .B(MC1_Column1_n138), .Z(
        MC1_Column1_n140) );
  XOR2_X1 MC1_Column1_U24 ( .A(MC1_Column1_n140), .B(MC1_Column1_n139), .Z(
        ROUND_OUT1[119]) );
  XOR2_X1 MC1_Column1_U23 ( .A(MC_IN1[111]), .B(MC1_Column1_n194), .Z(
        MC1_Column1_n190) );
  XOR2_X1 MC1_Column1_U22 ( .A(MC_IN1[120]), .B(MC_IN1[112]), .Z(
        MC1_Column1_n191) );
  XOR2_X1 MC1_Column1_U21 ( .A(MC1_Column1_n191), .B(MC1_Column1_n190), .Z(
        ROUND_OUT1[104]) );
  XOR2_X1 MC1_Column1_U20 ( .A(MC_IN1[105]), .B(MC_IN1[98]), .Z(
        MC1_Column1_n101) );
  XOR2_X1 MC1_Column1_U19 ( .A(MC_IN1[122]), .B(MC1_Column1_n101), .Z(
        MC1_Column1_n120) );
  XOR2_X1 MC1_Column1_U18 ( .A(MC_IN1[113]), .B(MC_IN1[106]), .Z(
        MC1_Column1_n149) );
  XOR2_X1 MC1_Column1_U17 ( .A(MC_IN1[99]), .B(MC_IN1[123]), .Z(
        MC1_Column1_n121) );
  XOR2_X1 MC1_Column1_U16 ( .A(MC_IN1[100]), .B(MC_IN1[124]), .Z(
        MC1_Column1_n128) );
  XOR2_X1 MC1_Column1_U15 ( .A(MC_IN1[105]), .B(MC_IN1[121]), .Z(
        MC1_Column1_n125) );
  XOR2_X1 MC1_Column1_U14 ( .A(MC_IN1[123]), .B(MC_IN1[127]), .Z(
        MC1_Column1_n178) );
  XOR2_X1 MC1_Column1_U13 ( .A(MC_IN1[122]), .B(MC_IN1[127]), .Z(
        MC1_Column1_n173) );
  XOR2_X1 MC1_Column1_U12 ( .A(MC_IN1[115]), .B(MC_IN1[119]), .Z(
        MC1_Column1_n156) );
  XOR2_X1 MC1_Column1_U11 ( .A(MC_IN1[114]), .B(MC_IN1[119]), .Z(
        MC1_Column1_n152) );
  XOR2_X1 MC1_Column1_U10 ( .A(MC_IN1[99]), .B(MC_IN1[103]), .Z(
        MC1_Column1_n177) );
  XOR2_X1 MC1_Column1_U9 ( .A(MC_IN1[98]), .B(MC_IN1[103]), .Z(
        MC1_Column1_n172) );
  XOR2_X1 MC1_Column1_U8 ( .A(MC_IN1[107]), .B(MC_IN1[111]), .Z(
        MC1_Column1_n129) );
  XOR2_X1 MC1_Column1_U7 ( .A(MC_IN1[106]), .B(MC_IN1[111]), .Z(
        MC1_Column1_n122) );
  XOR2_X1 MC1_Column1_U6 ( .A(MC_IN1[96]), .B(MC_IN1[103]), .Z(
        MC1_Column1_n194) );
  XOR2_X1 MC1_Column1_U5 ( .A(MC_IN1[112]), .B(MC_IN1[119]), .Z(
        MC1_Column1_n145) );
  XOR2_X1 MC1_Column1_U4 ( .A(MC_IN1[104]), .B(MC_IN1[111]), .Z(
        MC1_Column1_n193) );
  XOR2_X1 MC1_Column1_U3 ( .A(MC_IN1[120]), .B(MC_IN1[127]), .Z(
        MC1_Column1_n144) );
  XOR2_X1 MC1_Column1_U2 ( .A(MC1_Column1_n120), .B(MC1_Column1_n149), .Z(
        ROUND_OUT1[114]) );
  XOR2_X1 MC1_Column2_U131 ( .A(MC_IN1[68]), .B(MC_IN1[84]), .Z(
        MC1_Column2_n155) );
  XOR2_X1 MC1_Column2_U130 ( .A(MC1_Column2_n178), .B(MC1_Column2_n156), .Z(
        MC1_Column2_n157) );
  XOR2_X1 MC1_Column2_U129 ( .A(MC_IN1[76]), .B(MC1_Column2_n155), .Z(
        MC1_Column2_n158) );
  XOR2_X1 MC1_Column2_U128 ( .A(MC1_Column2_n158), .B(MC1_Column2_n157), .Z(
        ROUND_OUT1[92]) );
  XOR2_X1 MC1_Column2_U127 ( .A(MC_IN1[67]), .B(MC_IN1[83]), .Z(
        MC1_Column2_n151) );
  XOR2_X1 MC1_Column2_U126 ( .A(MC1_Column2_n173), .B(MC1_Column2_n152), .Z(
        MC1_Column2_n153) );
  XOR2_X1 MC1_Column2_U125 ( .A(MC_IN1[75]), .B(MC1_Column2_n151), .Z(
        MC1_Column2_n154) );
  XOR2_X1 MC1_Column2_U124 ( .A(MC1_Column2_n154), .B(MC1_Column2_n153), .Z(
        ROUND_OUT1[91]) );
  XOR2_X1 MC1_Column2_U123 ( .A(MC_IN1[92]), .B(MC_IN1[84]), .Z(
        MC1_Column2_n176) );
  XOR2_X1 MC1_Column2_U122 ( .A(MC1_Column2_n178), .B(MC1_Column2_n177), .Z(
        MC1_Column2_n179) );
  XOR2_X1 MC1_Column2_U121 ( .A(MC_IN1[76]), .B(MC1_Column2_n176), .Z(
        MC1_Column2_n180) );
  XOR2_X1 MC1_Column2_U120 ( .A(MC1_Column2_n180), .B(MC1_Column2_n179), .Z(
        ROUND_OUT1[68]) );
  XOR2_X1 MC1_Column2_U119 ( .A(MC_IN1[91]), .B(MC_IN1[83]), .Z(
        MC1_Column2_n171) );
  XOR2_X1 MC1_Column2_U118 ( .A(MC1_Column2_n173), .B(MC1_Column2_n172), .Z(
        MC1_Column2_n174) );
  XOR2_X1 MC1_Column2_U117 ( .A(MC_IN1[75]), .B(MC1_Column2_n171), .Z(
        MC1_Column2_n175) );
  XOR2_X1 MC1_Column2_U116 ( .A(MC1_Column2_n175), .B(MC1_Column2_n174), .Z(
        ROUND_OUT1[67]) );
  XOR2_X1 MC1_Column2_U115 ( .A(MC_IN1[72]), .B(MC_IN1[95]), .Z(
        MC1_Column2_n142) );
  XOR2_X1 MC1_Column2_U114 ( .A(MC_IN1[64]), .B(MC1_Column2_n145), .Z(
        MC1_Column2_n141) );
  XOR2_X1 MC1_Column2_U113 ( .A(MC1_Column2_n142), .B(MC1_Column2_n141), .Z(
        ROUND_OUT1[88]) );
  XOR2_X1 MC1_Column2_U112 ( .A(MC1_Column2_n156), .B(MC1_Column2_n129), .Z(
        MC1_Column2_n130) );
  XOR2_X1 MC1_Column2_U111 ( .A(MC_IN1[76]), .B(MC1_Column2_n128), .Z(
        MC1_Column2_n131) );
  XOR2_X1 MC1_Column2_U110 ( .A(MC1_Column2_n131), .B(MC1_Column2_n130), .Z(
        ROUND_OUT1[84]) );
  XOR2_X1 MC1_Column2_U109 ( .A(MC1_Column2_n152), .B(MC1_Column2_n122), .Z(
        MC1_Column2_n123) );
  XOR2_X1 MC1_Column2_U108 ( .A(MC_IN1[75]), .B(MC1_Column2_n121), .Z(
        MC1_Column2_n124) );
  XOR2_X1 MC1_Column2_U107 ( .A(MC1_Column2_n124), .B(MC1_Column2_n123), .Z(
        ROUND_OUT1[83]) );
  XOR2_X1 MC1_Column2_U106 ( .A(MC_IN1[88]), .B(MC_IN1[87]), .Z(
        MC1_Column2_n117) );
  XOR2_X1 MC1_Column2_U105 ( .A(MC_IN1[64]), .B(MC1_Column2_n193), .Z(
        MC1_Column2_n116) );
  XOR2_X1 MC1_Column2_U104 ( .A(MC1_Column2_n117), .B(MC1_Column2_n116), .Z(
        ROUND_OUT1[80]) );
  XOR2_X1 MC1_Column2_U103 ( .A(MC1_Column2_n177), .B(MC1_Column2_n129), .Z(
        MC1_Column2_n105) );
  XOR2_X1 MC1_Column2_U102 ( .A(MC_IN1[84]), .B(MC1_Column2_n128), .Z(
        MC1_Column2_n106) );
  XOR2_X1 MC1_Column2_U101 ( .A(MC1_Column2_n106), .B(MC1_Column2_n105), .Z(
        ROUND_OUT1[76]) );
  XOR2_X1 MC1_Column2_U100 ( .A(MC1_Column2_n172), .B(MC1_Column2_n122), .Z(
        MC1_Column2_n103) );
  XOR2_X1 MC1_Column2_U99 ( .A(MC_IN1[83]), .B(MC1_Column2_n121), .Z(
        MC1_Column2_n104) );
  XOR2_X1 MC1_Column2_U98 ( .A(MC1_Column2_n104), .B(MC1_Column2_n103), .Z(
        ROUND_OUT1[75]) );
  XOR2_X1 MC1_Column2_U97 ( .A(MC_IN1[72]), .B(MC_IN1[71]), .Z(
        MC1_Column2_n100) );
  XOR2_X1 MC1_Column2_U96 ( .A(MC_IN1[80]), .B(MC1_Column2_n144), .Z(
        MC1_Column2_n99) );
  XOR2_X1 MC1_Column2_U95 ( .A(MC1_Column2_n100), .B(MC1_Column2_n99), .Z(
        ROUND_OUT1[64]) );
  XOR2_X1 MC1_Column2_U94 ( .A(MC_IN1[89]), .B(MC_IN1[65]), .Z(
        MC1_Column2_n192) );
  XOR2_X1 MC1_Column2_U93 ( .A(MC1_Column2_n194), .B(MC1_Column2_n193), .Z(
        MC1_Column2_n195) );
  XOR2_X1 MC1_Column2_U92 ( .A(MC_IN1[81]), .B(MC1_Column2_n192), .Z(
        MC1_Column2_n196) );
  XOR2_X1 MC1_Column2_U91 ( .A(MC1_Column2_n196), .B(MC1_Column2_n195), .Z(
        ROUND_OUT1[73]) );
  XOR2_X1 MC1_Column2_U90 ( .A(MC1_Column2_n194), .B(MC1_Column2_n144), .Z(
        MC1_Column2_n126) );
  XOR2_X1 MC1_Column2_U89 ( .A(MC_IN1[81]), .B(MC1_Column2_n125), .Z(
        MC1_Column2_n127) );
  XOR2_X1 MC1_Column2_U88 ( .A(MC1_Column2_n127), .B(MC1_Column2_n126), .Z(
        ROUND_OUT1[65]) );
  XOR2_X1 MC1_Column2_U87 ( .A(MC_IN1[73]), .B(MC_IN1[65]), .Z(
        MC1_Column2_n143) );
  XOR2_X1 MC1_Column2_U86 ( .A(MC1_Column2_n145), .B(MC1_Column2_n144), .Z(
        MC1_Column2_n146) );
  XOR2_X1 MC1_Column2_U85 ( .A(MC_IN1[81]), .B(MC1_Column2_n143), .Z(
        MC1_Column2_n147) );
  XOR2_X1 MC1_Column2_U84 ( .A(MC1_Column2_n147), .B(MC1_Column2_n146), .Z(
        ROUND_OUT1[89]) );
  XOR2_X1 MC1_Column2_U83 ( .A(MC1_Column2_n193), .B(MC1_Column2_n145), .Z(
        MC1_Column2_n118) );
  XOR2_X1 MC1_Column2_U82 ( .A(MC_IN1[65]), .B(MC1_Column2_n125), .Z(
        MC1_Column2_n119) );
  XOR2_X1 MC1_Column2_U81 ( .A(MC1_Column2_n119), .B(MC1_Column2_n118), .Z(
        ROUND_OUT1[81]) );
  XOR2_X1 MC1_Column2_U80 ( .A(MC_IN1[90]), .B(MC_IN1[89]), .Z(
        MC1_Column2_n162) );
  XOR2_X1 MC1_Column2_U79 ( .A(MC_IN1[82]), .B(MC_IN1[74]), .Z(
        MC1_Column2_n163) );
  XOR2_X1 MC1_Column2_U78 ( .A(MC_IN1[65]), .B(MC1_Column2_n162), .Z(
        MC1_Column2_n164) );
  XOR2_X1 MC1_Column2_U77 ( .A(MC1_Column2_n164), .B(MC1_Column2_n163), .Z(
        ROUND_OUT1[66]) );
  XOR2_X1 MC1_Column2_U76 ( .A(MC_IN1[70]), .B(MC_IN1[93]), .Z(
        MC1_Column2_n165) );
  XOR2_X1 MC1_Column2_U75 ( .A(MC_IN1[85]), .B(MC_IN1[78]), .Z(
        MC1_Column2_n166) );
  XOR2_X1 MC1_Column2_U74 ( .A(MC_IN1[86]), .B(MC1_Column2_n165), .Z(
        MC1_Column2_n167) );
  XOR2_X1 MC1_Column2_U73 ( .A(MC1_Column2_n167), .B(MC1_Column2_n166), .Z(
        ROUND_OUT1[94]) );
  XOR2_X1 MC1_Column2_U72 ( .A(MC_IN1[70]), .B(MC_IN1[69]), .Z(
        MC1_Column2_n110) );
  XOR2_X1 MC1_Column2_U71 ( .A(MC_IN1[86]), .B(MC_IN1[77]), .Z(
        MC1_Column2_n111) );
  XOR2_X1 MC1_Column2_U70 ( .A(MC_IN1[94]), .B(MC1_Column2_n110), .Z(
        MC1_Column2_n112) );
  XOR2_X1 MC1_Column2_U69 ( .A(MC1_Column2_n112), .B(MC1_Column2_n111), .Z(
        ROUND_OUT1[78]) );
  XOR2_X1 MC1_Column2_U68 ( .A(MC_IN1[69]), .B(MC_IN1[68]), .Z(
        MC1_Column2_n107) );
  XOR2_X1 MC1_Column2_U67 ( .A(MC_IN1[85]), .B(MC_IN1[76]), .Z(
        MC1_Column2_n108) );
  XOR2_X1 MC1_Column2_U66 ( .A(MC_IN1[93]), .B(MC1_Column2_n107), .Z(
        MC1_Column2_n109) );
  XOR2_X1 MC1_Column2_U65 ( .A(MC1_Column2_n109), .B(MC1_Column2_n108), .Z(
        ROUND_OUT1[77]) );
  XOR2_X1 MC1_Column2_U64 ( .A(MC_IN1[69]), .B(MC_IN1[94]), .Z(
        MC1_Column2_n184) );
  XOR2_X1 MC1_Column2_U63 ( .A(MC_IN1[86]), .B(MC_IN1[78]), .Z(
        MC1_Column2_n185) );
  XOR2_X1 MC1_Column2_U62 ( .A(MC_IN1[93]), .B(MC1_Column2_n184), .Z(
        MC1_Column2_n186) );
  XOR2_X1 MC1_Column2_U61 ( .A(MC1_Column2_n186), .B(MC1_Column2_n185), .Z(
        ROUND_OUT1[70]) );
  XOR2_X1 MC1_Column2_U60 ( .A(MC_IN1[68]), .B(MC_IN1[93]), .Z(
        MC1_Column2_n181) );
  XOR2_X1 MC1_Column2_U59 ( .A(MC_IN1[85]), .B(MC_IN1[77]), .Z(
        MC1_Column2_n182) );
  XOR2_X1 MC1_Column2_U58 ( .A(MC_IN1[92]), .B(MC1_Column2_n181), .Z(
        MC1_Column2_n183) );
  XOR2_X1 MC1_Column2_U57 ( .A(MC1_Column2_n183), .B(MC1_Column2_n182), .Z(
        ROUND_OUT1[69]) );
  XOR2_X1 MC1_Column2_U56 ( .A(MC_IN1[69]), .B(MC_IN1[92]), .Z(
        MC1_Column2_n159) );
  XOR2_X1 MC1_Column2_U55 ( .A(MC_IN1[84]), .B(MC_IN1[77]), .Z(
        MC1_Column2_n160) );
  XOR2_X1 MC1_Column2_U54 ( .A(MC_IN1[85]), .B(MC1_Column2_n159), .Z(
        MC1_Column2_n161) );
  XOR2_X1 MC1_Column2_U53 ( .A(MC1_Column2_n161), .B(MC1_Column2_n160), .Z(
        ROUND_OUT1[93]) );
  XOR2_X1 MC1_Column2_U52 ( .A(MC_IN1[65]), .B(MC_IN1[82]), .Z(
        MC1_Column2_n102) );
  XOR2_X1 MC1_Column2_U51 ( .A(MC1_Column2_n120), .B(MC1_Column2_n102), .Z(
        ROUND_OUT1[74]) );
  XOR2_X1 MC1_Column2_U50 ( .A(MC_IN1[70]), .B(MC_IN1[94]), .Z(
        MC1_Column2_n135) );
  XOR2_X1 MC1_Column2_U49 ( .A(MC_IN1[78]), .B(MC_IN1[77]), .Z(
        MC1_Column2_n136) );
  XOR2_X1 MC1_Column2_U48 ( .A(MC_IN1[85]), .B(MC1_Column2_n135), .Z(
        MC1_Column2_n137) );
  XOR2_X1 MC1_Column2_U47 ( .A(MC1_Column2_n137), .B(MC1_Column2_n136), .Z(
        ROUND_OUT1[86]) );
  XOR2_X1 MC1_Column2_U46 ( .A(MC_IN1[69]), .B(MC_IN1[93]), .Z(
        MC1_Column2_n132) );
  XOR2_X1 MC1_Column2_U45 ( .A(MC_IN1[77]), .B(MC_IN1[76]), .Z(
        MC1_Column2_n133) );
  XOR2_X1 MC1_Column2_U44 ( .A(MC_IN1[84]), .B(MC1_Column2_n132), .Z(
        MC1_Column2_n134) );
  XOR2_X1 MC1_Column2_U43 ( .A(MC1_Column2_n134), .B(MC1_Column2_n133), .Z(
        ROUND_OUT1[85]) );
  XOR2_X1 MC1_Column2_U42 ( .A(MC_IN1[71]), .B(MC_IN1[94]), .Z(
        MC1_Column2_n168) );
  XOR2_X1 MC1_Column2_U41 ( .A(MC_IN1[86]), .B(MC_IN1[79]), .Z(
        MC1_Column2_n169) );
  XOR2_X1 MC1_Column2_U40 ( .A(MC_IN1[87]), .B(MC1_Column2_n168), .Z(
        MC1_Column2_n170) );
  XOR2_X1 MC1_Column2_U39 ( .A(MC1_Column2_n170), .B(MC1_Column2_n169), .Z(
        ROUND_OUT1[95]) );
  XOR2_X1 MC1_Column2_U38 ( .A(MC_IN1[66]), .B(MC_IN1[89]), .Z(
        MC1_Column2_n148) );
  XOR2_X1 MC1_Column2_U37 ( .A(MC_IN1[82]), .B(MC1_Column2_n148), .Z(
        MC1_Column2_n150) );
  XOR2_X1 MC1_Column2_U36 ( .A(MC1_Column2_n150), .B(MC1_Column2_n149), .Z(
        ROUND_OUT1[90]) );
  XOR2_X1 MC1_Column2_U35 ( .A(MC_IN1[71]), .B(MC_IN1[70]), .Z(
        MC1_Column2_n113) );
  XOR2_X1 MC1_Column2_U34 ( .A(MC_IN1[95]), .B(MC1_Column2_n113), .Z(
        MC1_Column2_n115) );
  XOR2_X1 MC1_Column2_U33 ( .A(MC_IN1[87]), .B(MC_IN1[78]), .Z(
        MC1_Column2_n114) );
  XOR2_X1 MC1_Column2_U32 ( .A(MC1_Column2_n115), .B(MC1_Column2_n114), .Z(
        ROUND_OUT1[79]) );
  XOR2_X1 MC1_Column2_U31 ( .A(MC_IN1[70]), .B(MC_IN1[95]), .Z(
        MC1_Column2_n187) );
  XOR2_X1 MC1_Column2_U30 ( .A(MC_IN1[87]), .B(MC_IN1[79]), .Z(
        MC1_Column2_n188) );
  XOR2_X1 MC1_Column2_U29 ( .A(MC_IN1[94]), .B(MC1_Column2_n187), .Z(
        MC1_Column2_n189) );
  XOR2_X1 MC1_Column2_U28 ( .A(MC1_Column2_n189), .B(MC1_Column2_n188), .Z(
        ROUND_OUT1[71]) );
  XOR2_X1 MC1_Column2_U27 ( .A(MC_IN1[71]), .B(MC_IN1[95]), .Z(
        MC1_Column2_n138) );
  XOR2_X1 MC1_Column2_U26 ( .A(MC_IN1[79]), .B(MC_IN1[78]), .Z(
        MC1_Column2_n139) );
  XOR2_X1 MC1_Column2_U25 ( .A(MC_IN1[86]), .B(MC1_Column2_n138), .Z(
        MC1_Column2_n140) );
  XOR2_X1 MC1_Column2_U24 ( .A(MC1_Column2_n140), .B(MC1_Column2_n139), .Z(
        ROUND_OUT1[87]) );
  XOR2_X1 MC1_Column2_U23 ( .A(MC_IN1[79]), .B(MC1_Column2_n194), .Z(
        MC1_Column2_n190) );
  XOR2_X1 MC1_Column2_U22 ( .A(MC_IN1[88]), .B(MC_IN1[80]), .Z(
        MC1_Column2_n191) );
  XOR2_X1 MC1_Column2_U21 ( .A(MC1_Column2_n191), .B(MC1_Column2_n190), .Z(
        ROUND_OUT1[72]) );
  XOR2_X1 MC1_Column2_U20 ( .A(MC_IN1[73]), .B(MC_IN1[66]), .Z(
        MC1_Column2_n101) );
  XOR2_X1 MC1_Column2_U19 ( .A(MC_IN1[90]), .B(MC1_Column2_n101), .Z(
        MC1_Column2_n120) );
  XOR2_X1 MC1_Column2_U18 ( .A(MC_IN1[81]), .B(MC_IN1[74]), .Z(
        MC1_Column2_n149) );
  XOR2_X1 MC1_Column2_U17 ( .A(MC_IN1[67]), .B(MC_IN1[91]), .Z(
        MC1_Column2_n121) );
  XOR2_X1 MC1_Column2_U16 ( .A(MC_IN1[68]), .B(MC_IN1[92]), .Z(
        MC1_Column2_n128) );
  XOR2_X1 MC1_Column2_U15 ( .A(MC_IN1[73]), .B(MC_IN1[89]), .Z(
        MC1_Column2_n125) );
  XOR2_X1 MC1_Column2_U14 ( .A(MC_IN1[91]), .B(MC_IN1[95]), .Z(
        MC1_Column2_n178) );
  XOR2_X1 MC1_Column2_U13 ( .A(MC_IN1[90]), .B(MC_IN1[95]), .Z(
        MC1_Column2_n173) );
  XOR2_X1 MC1_Column2_U12 ( .A(MC_IN1[83]), .B(MC_IN1[87]), .Z(
        MC1_Column2_n156) );
  XOR2_X1 MC1_Column2_U11 ( .A(MC_IN1[82]), .B(MC_IN1[87]), .Z(
        MC1_Column2_n152) );
  XOR2_X1 MC1_Column2_U10 ( .A(MC_IN1[67]), .B(MC_IN1[71]), .Z(
        MC1_Column2_n177) );
  XOR2_X1 MC1_Column2_U9 ( .A(MC_IN1[66]), .B(MC_IN1[71]), .Z(MC1_Column2_n172) );
  XOR2_X1 MC1_Column2_U8 ( .A(MC_IN1[75]), .B(MC_IN1[79]), .Z(MC1_Column2_n129) );
  XOR2_X1 MC1_Column2_U7 ( .A(MC_IN1[74]), .B(MC_IN1[79]), .Z(MC1_Column2_n122) );
  XOR2_X1 MC1_Column2_U6 ( .A(MC_IN1[64]), .B(MC_IN1[71]), .Z(MC1_Column2_n194) );
  XOR2_X1 MC1_Column2_U5 ( .A(MC_IN1[80]), .B(MC_IN1[87]), .Z(MC1_Column2_n145) );
  XOR2_X1 MC1_Column2_U4 ( .A(MC_IN1[72]), .B(MC_IN1[79]), .Z(MC1_Column2_n193) );
  XOR2_X1 MC1_Column2_U3 ( .A(MC_IN1[88]), .B(MC_IN1[95]), .Z(MC1_Column2_n144) );
  XOR2_X1 MC1_Column2_U2 ( .A(MC1_Column2_n120), .B(MC1_Column2_n149), .Z(
        ROUND_OUT1[82]) );
  XOR2_X1 MC1_Column3_U131 ( .A(MC_IN1[36]), .B(MC_IN1[52]), .Z(
        MC1_Column3_n155) );
  XOR2_X1 MC1_Column3_U130 ( .A(MC1_Column3_n178), .B(MC1_Column3_n156), .Z(
        MC1_Column3_n157) );
  XOR2_X1 MC1_Column3_U129 ( .A(MC_IN1[44]), .B(MC1_Column3_n155), .Z(
        MC1_Column3_n158) );
  XOR2_X1 MC1_Column3_U128 ( .A(MC1_Column3_n158), .B(MC1_Column3_n157), .Z(
        ROUND_OUT1[60]) );
  XOR2_X1 MC1_Column3_U127 ( .A(MC_IN1[35]), .B(MC_IN1[51]), .Z(
        MC1_Column3_n151) );
  XOR2_X1 MC1_Column3_U126 ( .A(MC1_Column3_n173), .B(MC1_Column3_n152), .Z(
        MC1_Column3_n153) );
  XOR2_X1 MC1_Column3_U125 ( .A(MC_IN1[43]), .B(MC1_Column3_n151), .Z(
        MC1_Column3_n154) );
  XOR2_X1 MC1_Column3_U124 ( .A(MC1_Column3_n154), .B(MC1_Column3_n153), .Z(
        ROUND_OUT1[59]) );
  XOR2_X1 MC1_Column3_U123 ( .A(MC_IN1[60]), .B(MC_IN1[52]), .Z(
        MC1_Column3_n176) );
  XOR2_X1 MC1_Column3_U122 ( .A(MC1_Column3_n178), .B(MC1_Column3_n177), .Z(
        MC1_Column3_n179) );
  XOR2_X1 MC1_Column3_U121 ( .A(MC_IN1[44]), .B(MC1_Column3_n176), .Z(
        MC1_Column3_n180) );
  XOR2_X1 MC1_Column3_U120 ( .A(MC1_Column3_n180), .B(MC1_Column3_n179), .Z(
        ROUND_OUT1[36]) );
  XOR2_X1 MC1_Column3_U119 ( .A(MC_IN1[59]), .B(MC_IN1[51]), .Z(
        MC1_Column3_n171) );
  XOR2_X1 MC1_Column3_U118 ( .A(MC1_Column3_n173), .B(MC1_Column3_n172), .Z(
        MC1_Column3_n174) );
  XOR2_X1 MC1_Column3_U117 ( .A(MC_IN1[43]), .B(MC1_Column3_n171), .Z(
        MC1_Column3_n175) );
  XOR2_X1 MC1_Column3_U116 ( .A(MC1_Column3_n175), .B(MC1_Column3_n174), .Z(
        ROUND_OUT1[35]) );
  XOR2_X1 MC1_Column3_U115 ( .A(MC_IN1[40]), .B(MC_IN1[63]), .Z(
        MC1_Column3_n142) );
  XOR2_X1 MC1_Column3_U114 ( .A(MC_IN1[32]), .B(MC1_Column3_n145), .Z(
        MC1_Column3_n141) );
  XOR2_X1 MC1_Column3_U113 ( .A(MC1_Column3_n142), .B(MC1_Column3_n141), .Z(
        ROUND_OUT1[56]) );
  XOR2_X1 MC1_Column3_U112 ( .A(MC1_Column3_n156), .B(MC1_Column3_n129), .Z(
        MC1_Column3_n130) );
  XOR2_X1 MC1_Column3_U111 ( .A(MC_IN1[44]), .B(MC1_Column3_n128), .Z(
        MC1_Column3_n131) );
  XOR2_X1 MC1_Column3_U110 ( .A(MC1_Column3_n131), .B(MC1_Column3_n130), .Z(
        ROUND_OUT1[52]) );
  XOR2_X1 MC1_Column3_U109 ( .A(MC1_Column3_n152), .B(MC1_Column3_n122), .Z(
        MC1_Column3_n123) );
  XOR2_X1 MC1_Column3_U108 ( .A(MC_IN1[43]), .B(MC1_Column3_n121), .Z(
        MC1_Column3_n124) );
  XOR2_X1 MC1_Column3_U107 ( .A(MC1_Column3_n124), .B(MC1_Column3_n123), .Z(
        ROUND_OUT1[51]) );
  XOR2_X1 MC1_Column3_U106 ( .A(MC_IN1[56]), .B(MC_IN1[55]), .Z(
        MC1_Column3_n117) );
  XOR2_X1 MC1_Column3_U105 ( .A(MC_IN1[32]), .B(MC1_Column3_n193), .Z(
        MC1_Column3_n116) );
  XOR2_X1 MC1_Column3_U104 ( .A(MC1_Column3_n117), .B(MC1_Column3_n116), .Z(
        ROUND_OUT1[48]) );
  XOR2_X1 MC1_Column3_U103 ( .A(MC1_Column3_n177), .B(MC1_Column3_n129), .Z(
        MC1_Column3_n105) );
  XOR2_X1 MC1_Column3_U102 ( .A(MC_IN1[52]), .B(MC1_Column3_n128), .Z(
        MC1_Column3_n106) );
  XOR2_X1 MC1_Column3_U101 ( .A(MC1_Column3_n106), .B(MC1_Column3_n105), .Z(
        ROUND_OUT1[44]) );
  XOR2_X1 MC1_Column3_U100 ( .A(MC1_Column3_n172), .B(MC1_Column3_n122), .Z(
        MC1_Column3_n103) );
  XOR2_X1 MC1_Column3_U99 ( .A(MC_IN1[51]), .B(MC1_Column3_n121), .Z(
        MC1_Column3_n104) );
  XOR2_X1 MC1_Column3_U98 ( .A(MC1_Column3_n104), .B(MC1_Column3_n103), .Z(
        ROUND_OUT1[43]) );
  XOR2_X1 MC1_Column3_U97 ( .A(MC_IN1[40]), .B(MC_IN1[39]), .Z(
        MC1_Column3_n100) );
  XOR2_X1 MC1_Column3_U96 ( .A(MC_IN1[48]), .B(MC1_Column3_n144), .Z(
        MC1_Column3_n99) );
  XOR2_X1 MC1_Column3_U95 ( .A(MC1_Column3_n100), .B(MC1_Column3_n99), .Z(
        ROUND_OUT1[32]) );
  XOR2_X1 MC1_Column3_U94 ( .A(MC_IN1[57]), .B(MC_IN1[33]), .Z(
        MC1_Column3_n192) );
  XOR2_X1 MC1_Column3_U93 ( .A(MC1_Column3_n194), .B(MC1_Column3_n193), .Z(
        MC1_Column3_n195) );
  XOR2_X1 MC1_Column3_U92 ( .A(MC_IN1[49]), .B(MC1_Column3_n192), .Z(
        MC1_Column3_n196) );
  XOR2_X1 MC1_Column3_U91 ( .A(MC1_Column3_n196), .B(MC1_Column3_n195), .Z(
        ROUND_OUT1[41]) );
  XOR2_X1 MC1_Column3_U90 ( .A(MC1_Column3_n194), .B(MC1_Column3_n144), .Z(
        MC1_Column3_n126) );
  XOR2_X1 MC1_Column3_U89 ( .A(MC_IN1[49]), .B(MC1_Column3_n125), .Z(
        MC1_Column3_n127) );
  XOR2_X1 MC1_Column3_U88 ( .A(MC1_Column3_n127), .B(MC1_Column3_n126), .Z(
        ROUND_OUT1[33]) );
  XOR2_X1 MC1_Column3_U87 ( .A(MC_IN1[41]), .B(MC_IN1[33]), .Z(
        MC1_Column3_n143) );
  XOR2_X1 MC1_Column3_U86 ( .A(MC1_Column3_n145), .B(MC1_Column3_n144), .Z(
        MC1_Column3_n146) );
  XOR2_X1 MC1_Column3_U85 ( .A(MC_IN1[49]), .B(MC1_Column3_n143), .Z(
        MC1_Column3_n147) );
  XOR2_X1 MC1_Column3_U84 ( .A(MC1_Column3_n147), .B(MC1_Column3_n146), .Z(
        ROUND_OUT1[57]) );
  XOR2_X1 MC1_Column3_U83 ( .A(MC1_Column3_n193), .B(MC1_Column3_n145), .Z(
        MC1_Column3_n118) );
  XOR2_X1 MC1_Column3_U82 ( .A(MC_IN1[33]), .B(MC1_Column3_n125), .Z(
        MC1_Column3_n119) );
  XOR2_X1 MC1_Column3_U81 ( .A(MC1_Column3_n119), .B(MC1_Column3_n118), .Z(
        ROUND_OUT1[49]) );
  XOR2_X1 MC1_Column3_U80 ( .A(MC_IN1[58]), .B(MC_IN1[57]), .Z(
        MC1_Column3_n162) );
  XOR2_X1 MC1_Column3_U79 ( .A(MC_IN1[50]), .B(MC_IN1[42]), .Z(
        MC1_Column3_n163) );
  XOR2_X1 MC1_Column3_U78 ( .A(MC_IN1[33]), .B(MC1_Column3_n162), .Z(
        MC1_Column3_n164) );
  XOR2_X1 MC1_Column3_U77 ( .A(MC1_Column3_n164), .B(MC1_Column3_n163), .Z(
        ROUND_OUT1[34]) );
  XOR2_X1 MC1_Column3_U76 ( .A(MC_IN1[38]), .B(MC_IN1[61]), .Z(
        MC1_Column3_n165) );
  XOR2_X1 MC1_Column3_U75 ( .A(MC_IN1[53]), .B(MC_IN1[46]), .Z(
        MC1_Column3_n166) );
  XOR2_X1 MC1_Column3_U74 ( .A(MC_IN1[54]), .B(MC1_Column3_n165), .Z(
        MC1_Column3_n167) );
  XOR2_X1 MC1_Column3_U73 ( .A(MC1_Column3_n167), .B(MC1_Column3_n166), .Z(
        ROUND_OUT1[62]) );
  XOR2_X1 MC1_Column3_U72 ( .A(MC_IN1[38]), .B(MC_IN1[37]), .Z(
        MC1_Column3_n110) );
  XOR2_X1 MC1_Column3_U71 ( .A(MC_IN1[54]), .B(MC_IN1[45]), .Z(
        MC1_Column3_n111) );
  XOR2_X1 MC1_Column3_U70 ( .A(MC_IN1[62]), .B(MC1_Column3_n110), .Z(
        MC1_Column3_n112) );
  XOR2_X1 MC1_Column3_U69 ( .A(MC1_Column3_n112), .B(MC1_Column3_n111), .Z(
        ROUND_OUT1[46]) );
  XOR2_X1 MC1_Column3_U68 ( .A(MC_IN1[37]), .B(MC_IN1[36]), .Z(
        MC1_Column3_n107) );
  XOR2_X1 MC1_Column3_U67 ( .A(MC_IN1[53]), .B(MC_IN1[44]), .Z(
        MC1_Column3_n108) );
  XOR2_X1 MC1_Column3_U66 ( .A(MC_IN1[61]), .B(MC1_Column3_n107), .Z(
        MC1_Column3_n109) );
  XOR2_X1 MC1_Column3_U65 ( .A(MC1_Column3_n109), .B(MC1_Column3_n108), .Z(
        ROUND_OUT1[45]) );
  XOR2_X1 MC1_Column3_U64 ( .A(MC_IN1[37]), .B(MC_IN1[62]), .Z(
        MC1_Column3_n184) );
  XOR2_X1 MC1_Column3_U63 ( .A(MC_IN1[54]), .B(MC_IN1[46]), .Z(
        MC1_Column3_n185) );
  XOR2_X1 MC1_Column3_U62 ( .A(MC_IN1[61]), .B(MC1_Column3_n184), .Z(
        MC1_Column3_n186) );
  XOR2_X1 MC1_Column3_U61 ( .A(MC1_Column3_n186), .B(MC1_Column3_n185), .Z(
        ROUND_OUT1[38]) );
  XOR2_X1 MC1_Column3_U60 ( .A(MC_IN1[36]), .B(MC_IN1[61]), .Z(
        MC1_Column3_n181) );
  XOR2_X1 MC1_Column3_U59 ( .A(MC_IN1[53]), .B(MC_IN1[45]), .Z(
        MC1_Column3_n182) );
  XOR2_X1 MC1_Column3_U58 ( .A(MC_IN1[60]), .B(MC1_Column3_n181), .Z(
        MC1_Column3_n183) );
  XOR2_X1 MC1_Column3_U57 ( .A(MC1_Column3_n183), .B(MC1_Column3_n182), .Z(
        ROUND_OUT1[37]) );
  XOR2_X1 MC1_Column3_U56 ( .A(MC_IN1[37]), .B(MC_IN1[60]), .Z(
        MC1_Column3_n159) );
  XOR2_X1 MC1_Column3_U55 ( .A(MC_IN1[52]), .B(MC_IN1[45]), .Z(
        MC1_Column3_n160) );
  XOR2_X1 MC1_Column3_U54 ( .A(MC_IN1[53]), .B(MC1_Column3_n159), .Z(
        MC1_Column3_n161) );
  XOR2_X1 MC1_Column3_U53 ( .A(MC1_Column3_n161), .B(MC1_Column3_n160), .Z(
        ROUND_OUT1[61]) );
  XOR2_X1 MC1_Column3_U52 ( .A(MC_IN1[33]), .B(MC_IN1[50]), .Z(
        MC1_Column3_n102) );
  XOR2_X1 MC1_Column3_U51 ( .A(MC1_Column3_n120), .B(MC1_Column3_n102), .Z(
        ROUND_OUT1[42]) );
  XOR2_X1 MC1_Column3_U50 ( .A(MC_IN1[38]), .B(MC_IN1[62]), .Z(
        MC1_Column3_n135) );
  XOR2_X1 MC1_Column3_U49 ( .A(MC_IN1[46]), .B(MC_IN1[45]), .Z(
        MC1_Column3_n136) );
  XOR2_X1 MC1_Column3_U48 ( .A(MC_IN1[53]), .B(MC1_Column3_n135), .Z(
        MC1_Column3_n137) );
  XOR2_X1 MC1_Column3_U47 ( .A(MC1_Column3_n137), .B(MC1_Column3_n136), .Z(
        ROUND_OUT1[54]) );
  XOR2_X1 MC1_Column3_U46 ( .A(MC_IN1[37]), .B(MC_IN1[61]), .Z(
        MC1_Column3_n132) );
  XOR2_X1 MC1_Column3_U45 ( .A(MC_IN1[45]), .B(MC_IN1[44]), .Z(
        MC1_Column3_n133) );
  XOR2_X1 MC1_Column3_U44 ( .A(MC_IN1[52]), .B(MC1_Column3_n132), .Z(
        MC1_Column3_n134) );
  XOR2_X1 MC1_Column3_U43 ( .A(MC1_Column3_n134), .B(MC1_Column3_n133), .Z(
        ROUND_OUT1[53]) );
  XOR2_X1 MC1_Column3_U42 ( .A(MC_IN1[39]), .B(MC_IN1[62]), .Z(
        MC1_Column3_n168) );
  XOR2_X1 MC1_Column3_U41 ( .A(MC_IN1[54]), .B(MC_IN1[47]), .Z(
        MC1_Column3_n169) );
  XOR2_X1 MC1_Column3_U40 ( .A(MC_IN1[55]), .B(MC1_Column3_n168), .Z(
        MC1_Column3_n170) );
  XOR2_X1 MC1_Column3_U39 ( .A(MC1_Column3_n170), .B(MC1_Column3_n169), .Z(
        ROUND_OUT1[63]) );
  XOR2_X1 MC1_Column3_U38 ( .A(MC_IN1[34]), .B(MC_IN1[57]), .Z(
        MC1_Column3_n148) );
  XOR2_X1 MC1_Column3_U37 ( .A(MC_IN1[50]), .B(MC1_Column3_n148), .Z(
        MC1_Column3_n150) );
  XOR2_X1 MC1_Column3_U36 ( .A(MC1_Column3_n150), .B(MC1_Column3_n149), .Z(
        ROUND_OUT1[58]) );
  XOR2_X1 MC1_Column3_U35 ( .A(MC_IN1[39]), .B(MC_IN1[38]), .Z(
        MC1_Column3_n113) );
  XOR2_X1 MC1_Column3_U34 ( .A(MC_IN1[63]), .B(MC1_Column3_n113), .Z(
        MC1_Column3_n115) );
  XOR2_X1 MC1_Column3_U33 ( .A(MC_IN1[55]), .B(MC_IN1[46]), .Z(
        MC1_Column3_n114) );
  XOR2_X1 MC1_Column3_U32 ( .A(MC1_Column3_n115), .B(MC1_Column3_n114), .Z(
        ROUND_OUT1[47]) );
  XOR2_X1 MC1_Column3_U31 ( .A(MC_IN1[38]), .B(MC_IN1[63]), .Z(
        MC1_Column3_n187) );
  XOR2_X1 MC1_Column3_U30 ( .A(MC_IN1[55]), .B(MC_IN1[47]), .Z(
        MC1_Column3_n188) );
  XOR2_X1 MC1_Column3_U29 ( .A(MC_IN1[62]), .B(MC1_Column3_n187), .Z(
        MC1_Column3_n189) );
  XOR2_X1 MC1_Column3_U28 ( .A(MC1_Column3_n189), .B(MC1_Column3_n188), .Z(
        ROUND_OUT1[39]) );
  XOR2_X1 MC1_Column3_U27 ( .A(MC_IN1[39]), .B(MC_IN1[63]), .Z(
        MC1_Column3_n138) );
  XOR2_X1 MC1_Column3_U26 ( .A(MC_IN1[47]), .B(MC_IN1[46]), .Z(
        MC1_Column3_n139) );
  XOR2_X1 MC1_Column3_U25 ( .A(MC_IN1[54]), .B(MC1_Column3_n138), .Z(
        MC1_Column3_n140) );
  XOR2_X1 MC1_Column3_U24 ( .A(MC1_Column3_n140), .B(MC1_Column3_n139), .Z(
        ROUND_OUT1[55]) );
  XOR2_X1 MC1_Column3_U23 ( .A(MC_IN1[47]), .B(MC1_Column3_n194), .Z(
        MC1_Column3_n190) );
  XOR2_X1 MC1_Column3_U22 ( .A(MC_IN1[56]), .B(MC_IN1[48]), .Z(
        MC1_Column3_n191) );
  XOR2_X1 MC1_Column3_U21 ( .A(MC1_Column3_n191), .B(MC1_Column3_n190), .Z(
        ROUND_OUT1[40]) );
  XOR2_X1 MC1_Column3_U20 ( .A(MC_IN1[41]), .B(MC_IN1[34]), .Z(
        MC1_Column3_n101) );
  XOR2_X1 MC1_Column3_U19 ( .A(MC_IN1[58]), .B(MC1_Column3_n101), .Z(
        MC1_Column3_n120) );
  XOR2_X1 MC1_Column3_U18 ( .A(MC_IN1[49]), .B(MC_IN1[42]), .Z(
        MC1_Column3_n149) );
  XOR2_X1 MC1_Column3_U17 ( .A(MC_IN1[35]), .B(MC_IN1[59]), .Z(
        MC1_Column3_n121) );
  XOR2_X1 MC1_Column3_U16 ( .A(MC_IN1[36]), .B(MC_IN1[60]), .Z(
        MC1_Column3_n128) );
  XOR2_X1 MC1_Column3_U15 ( .A(MC_IN1[41]), .B(MC_IN1[57]), .Z(
        MC1_Column3_n125) );
  XOR2_X1 MC1_Column3_U14 ( .A(MC_IN1[59]), .B(MC_IN1[63]), .Z(
        MC1_Column3_n178) );
  XOR2_X1 MC1_Column3_U13 ( .A(MC_IN1[58]), .B(MC_IN1[63]), .Z(
        MC1_Column3_n173) );
  XOR2_X1 MC1_Column3_U12 ( .A(MC_IN1[51]), .B(MC_IN1[55]), .Z(
        MC1_Column3_n156) );
  XOR2_X1 MC1_Column3_U11 ( .A(MC_IN1[50]), .B(MC_IN1[55]), .Z(
        MC1_Column3_n152) );
  XOR2_X1 MC1_Column3_U10 ( .A(MC_IN1[35]), .B(MC_IN1[39]), .Z(
        MC1_Column3_n177) );
  XOR2_X1 MC1_Column3_U9 ( .A(MC_IN1[34]), .B(MC_IN1[39]), .Z(MC1_Column3_n172) );
  XOR2_X1 MC1_Column3_U8 ( .A(MC_IN1[43]), .B(MC_IN1[47]), .Z(MC1_Column3_n129) );
  XOR2_X1 MC1_Column3_U7 ( .A(MC_IN1[42]), .B(MC_IN1[47]), .Z(MC1_Column3_n122) );
  XOR2_X1 MC1_Column3_U6 ( .A(MC_IN1[32]), .B(MC_IN1[39]), .Z(MC1_Column3_n194) );
  XOR2_X1 MC1_Column3_U5 ( .A(MC_IN1[48]), .B(MC_IN1[55]), .Z(MC1_Column3_n145) );
  XOR2_X1 MC1_Column3_U4 ( .A(MC_IN1[40]), .B(MC_IN1[47]), .Z(MC1_Column3_n193) );
  XOR2_X1 MC1_Column3_U3 ( .A(MC_IN1[56]), .B(MC_IN1[63]), .Z(MC1_Column3_n144) );
  XOR2_X1 MC1_Column3_U2 ( .A(MC1_Column3_n120), .B(MC1_Column3_n149), .Z(
        ROUND_OUT1[50]) );
  XOR2_X1 MC1_Column4_U131 ( .A(MC_IN1[4]), .B(MC_IN1[20]), .Z(
        MC1_Column4_n155) );
  XOR2_X1 MC1_Column4_U130 ( .A(MC1_Column4_n178), .B(MC1_Column4_n156), .Z(
        MC1_Column4_n157) );
  XOR2_X1 MC1_Column4_U129 ( .A(MC_IN1[12]), .B(MC1_Column4_n155), .Z(
        MC1_Column4_n158) );
  XOR2_X1 MC1_Column4_U128 ( .A(MC1_Column4_n158), .B(MC1_Column4_n157), .Z(
        ROUND_OUT1[28]) );
  XOR2_X1 MC1_Column4_U127 ( .A(MC_IN1[3]), .B(MC_IN1[19]), .Z(
        MC1_Column4_n151) );
  XOR2_X1 MC1_Column4_U126 ( .A(MC1_Column4_n173), .B(MC1_Column4_n152), .Z(
        MC1_Column4_n153) );
  XOR2_X1 MC1_Column4_U125 ( .A(MC_IN1[11]), .B(MC1_Column4_n151), .Z(
        MC1_Column4_n154) );
  XOR2_X1 MC1_Column4_U124 ( .A(MC1_Column4_n154), .B(MC1_Column4_n153), .Z(
        ROUND_OUT1[27]) );
  XOR2_X1 MC1_Column4_U123 ( .A(MC_IN1[28]), .B(MC_IN1[20]), .Z(
        MC1_Column4_n176) );
  XOR2_X1 MC1_Column4_U122 ( .A(MC1_Column4_n178), .B(MC1_Column4_n177), .Z(
        MC1_Column4_n179) );
  XOR2_X1 MC1_Column4_U121 ( .A(MC_IN1[12]), .B(MC1_Column4_n176), .Z(
        MC1_Column4_n180) );
  XOR2_X1 MC1_Column4_U120 ( .A(MC1_Column4_n180), .B(MC1_Column4_n179), .Z(
        ROUND_OUT1[4]) );
  XOR2_X1 MC1_Column4_U119 ( .A(MC_IN1[27]), .B(MC_IN1[19]), .Z(
        MC1_Column4_n171) );
  XOR2_X1 MC1_Column4_U118 ( .A(MC1_Column4_n173), .B(MC1_Column4_n172), .Z(
        MC1_Column4_n174) );
  XOR2_X1 MC1_Column4_U117 ( .A(MC_IN1[11]), .B(MC1_Column4_n171), .Z(
        MC1_Column4_n175) );
  XOR2_X1 MC1_Column4_U116 ( .A(MC1_Column4_n175), .B(MC1_Column4_n174), .Z(
        ROUND_OUT1[3]) );
  XOR2_X1 MC1_Column4_U115 ( .A(MC_IN1[8]), .B(MC_IN1[31]), .Z(
        MC1_Column4_n142) );
  XOR2_X1 MC1_Column4_U114 ( .A(MC_IN1[0]), .B(MC1_Column4_n145), .Z(
        MC1_Column4_n141) );
  XOR2_X1 MC1_Column4_U113 ( .A(MC1_Column4_n142), .B(MC1_Column4_n141), .Z(
        ROUND_OUT1[24]) );
  XOR2_X1 MC1_Column4_U112 ( .A(MC1_Column4_n156), .B(MC1_Column4_n129), .Z(
        MC1_Column4_n130) );
  XOR2_X1 MC1_Column4_U111 ( .A(MC_IN1[12]), .B(MC1_Column4_n128), .Z(
        MC1_Column4_n131) );
  XOR2_X1 MC1_Column4_U110 ( .A(MC1_Column4_n131), .B(MC1_Column4_n130), .Z(
        ROUND_OUT1[20]) );
  XOR2_X1 MC1_Column4_U109 ( .A(MC1_Column4_n152), .B(MC1_Column4_n122), .Z(
        MC1_Column4_n123) );
  XOR2_X1 MC1_Column4_U108 ( .A(MC_IN1[11]), .B(MC1_Column4_n121), .Z(
        MC1_Column4_n124) );
  XOR2_X1 MC1_Column4_U107 ( .A(MC1_Column4_n124), .B(MC1_Column4_n123), .Z(
        ROUND_OUT1[19]) );
  XOR2_X1 MC1_Column4_U106 ( .A(MC_IN1[24]), .B(MC_IN1[23]), .Z(
        MC1_Column4_n117) );
  XOR2_X1 MC1_Column4_U105 ( .A(MC_IN1[0]), .B(MC1_Column4_n193), .Z(
        MC1_Column4_n116) );
  XOR2_X1 MC1_Column4_U104 ( .A(MC1_Column4_n117), .B(MC1_Column4_n116), .Z(
        ROUND_OUT1[16]) );
  XOR2_X1 MC1_Column4_U103 ( .A(MC1_Column4_n177), .B(MC1_Column4_n129), .Z(
        MC1_Column4_n105) );
  XOR2_X1 MC1_Column4_U102 ( .A(MC_IN1[20]), .B(MC1_Column4_n128), .Z(
        MC1_Column4_n106) );
  XOR2_X1 MC1_Column4_U101 ( .A(MC1_Column4_n106), .B(MC1_Column4_n105), .Z(
        ROUND_OUT1[12]) );
  XOR2_X1 MC1_Column4_U100 ( .A(MC1_Column4_n172), .B(MC1_Column4_n122), .Z(
        MC1_Column4_n103) );
  XOR2_X1 MC1_Column4_U99 ( .A(MC_IN1[19]), .B(MC1_Column4_n121), .Z(
        MC1_Column4_n104) );
  XOR2_X1 MC1_Column4_U98 ( .A(MC1_Column4_n104), .B(MC1_Column4_n103), .Z(
        ROUND_OUT1[11]) );
  XOR2_X1 MC1_Column4_U97 ( .A(MC_IN1[8]), .B(MC_IN1[7]), .Z(MC1_Column4_n100)
         );
  XOR2_X1 MC1_Column4_U96 ( .A(MC_IN1[16]), .B(MC1_Column4_n144), .Z(
        MC1_Column4_n99) );
  XOR2_X1 MC1_Column4_U95 ( .A(MC1_Column4_n100), .B(MC1_Column4_n99), .Z(
        ROUND_OUT1[0]) );
  XOR2_X1 MC1_Column4_U94 ( .A(MC_IN1[25]), .B(MC_IN1[1]), .Z(MC1_Column4_n192) );
  XOR2_X1 MC1_Column4_U93 ( .A(MC1_Column4_n194), .B(MC1_Column4_n193), .Z(
        MC1_Column4_n195) );
  XOR2_X1 MC1_Column4_U92 ( .A(MC_IN1[17]), .B(MC1_Column4_n192), .Z(
        MC1_Column4_n196) );
  XOR2_X1 MC1_Column4_U91 ( .A(MC1_Column4_n196), .B(MC1_Column4_n195), .Z(
        ROUND_OUT1[9]) );
  XOR2_X1 MC1_Column4_U90 ( .A(MC1_Column4_n194), .B(MC1_Column4_n144), .Z(
        MC1_Column4_n126) );
  XOR2_X1 MC1_Column4_U89 ( .A(MC_IN1[17]), .B(MC1_Column4_n125), .Z(
        MC1_Column4_n127) );
  XOR2_X1 MC1_Column4_U88 ( .A(MC1_Column4_n127), .B(MC1_Column4_n126), .Z(
        ROUND_OUT1[1]) );
  XOR2_X1 MC1_Column4_U87 ( .A(MC_IN1[9]), .B(MC_IN1[1]), .Z(MC1_Column4_n143)
         );
  XOR2_X1 MC1_Column4_U86 ( .A(MC1_Column4_n145), .B(MC1_Column4_n144), .Z(
        MC1_Column4_n146) );
  XOR2_X1 MC1_Column4_U85 ( .A(MC_IN1[17]), .B(MC1_Column4_n143), .Z(
        MC1_Column4_n147) );
  XOR2_X1 MC1_Column4_U84 ( .A(MC1_Column4_n147), .B(MC1_Column4_n146), .Z(
        ROUND_OUT1[25]) );
  XOR2_X1 MC1_Column4_U83 ( .A(MC1_Column4_n193), .B(MC1_Column4_n145), .Z(
        MC1_Column4_n118) );
  XOR2_X1 MC1_Column4_U82 ( .A(MC_IN1[1]), .B(MC1_Column4_n125), .Z(
        MC1_Column4_n119) );
  XOR2_X1 MC1_Column4_U81 ( .A(MC1_Column4_n119), .B(MC1_Column4_n118), .Z(
        ROUND_OUT1[17]) );
  XOR2_X1 MC1_Column4_U80 ( .A(MC_IN1[26]), .B(MC_IN1[25]), .Z(
        MC1_Column4_n162) );
  XOR2_X1 MC1_Column4_U79 ( .A(MC_IN1[18]), .B(MC_IN1[10]), .Z(
        MC1_Column4_n163) );
  XOR2_X1 MC1_Column4_U78 ( .A(MC_IN1[1]), .B(MC1_Column4_n162), .Z(
        MC1_Column4_n164) );
  XOR2_X1 MC1_Column4_U77 ( .A(MC1_Column4_n164), .B(MC1_Column4_n163), .Z(
        ROUND_OUT1[2]) );
  XOR2_X1 MC1_Column4_U76 ( .A(MC_IN1[6]), .B(MC_IN1[29]), .Z(MC1_Column4_n165) );
  XOR2_X1 MC1_Column4_U75 ( .A(MC_IN1[21]), .B(MC_IN1[14]), .Z(
        MC1_Column4_n166) );
  XOR2_X1 MC1_Column4_U74 ( .A(MC_IN1[22]), .B(MC1_Column4_n165), .Z(
        MC1_Column4_n167) );
  XOR2_X1 MC1_Column4_U73 ( .A(MC1_Column4_n167), .B(MC1_Column4_n166), .Z(
        ROUND_OUT1[30]) );
  XOR2_X1 MC1_Column4_U72 ( .A(MC_IN1[6]), .B(MC_IN1[5]), .Z(MC1_Column4_n110)
         );
  XOR2_X1 MC1_Column4_U71 ( .A(MC_IN1[22]), .B(MC_IN1[13]), .Z(
        MC1_Column4_n111) );
  XOR2_X1 MC1_Column4_U70 ( .A(MC_IN1[30]), .B(MC1_Column4_n110), .Z(
        MC1_Column4_n112) );
  XOR2_X1 MC1_Column4_U69 ( .A(MC1_Column4_n112), .B(MC1_Column4_n111), .Z(
        ROUND_OUT1[14]) );
  XOR2_X1 MC1_Column4_U68 ( .A(MC_IN1[5]), .B(MC_IN1[4]), .Z(MC1_Column4_n107)
         );
  XOR2_X1 MC1_Column4_U67 ( .A(MC_IN1[21]), .B(MC_IN1[12]), .Z(
        MC1_Column4_n108) );
  XOR2_X1 MC1_Column4_U66 ( .A(MC_IN1[29]), .B(MC1_Column4_n107), .Z(
        MC1_Column4_n109) );
  XOR2_X1 MC1_Column4_U65 ( .A(MC1_Column4_n109), .B(MC1_Column4_n108), .Z(
        ROUND_OUT1[13]) );
  XOR2_X1 MC1_Column4_U64 ( .A(MC_IN1[5]), .B(MC_IN1[30]), .Z(MC1_Column4_n184) );
  XOR2_X1 MC1_Column4_U63 ( .A(MC_IN1[22]), .B(MC_IN1[14]), .Z(
        MC1_Column4_n185) );
  XOR2_X1 MC1_Column4_U62 ( .A(MC_IN1[29]), .B(MC1_Column4_n184), .Z(
        MC1_Column4_n186) );
  XOR2_X1 MC1_Column4_U61 ( .A(MC1_Column4_n186), .B(MC1_Column4_n185), .Z(
        ROUND_OUT1[6]) );
  XOR2_X1 MC1_Column4_U60 ( .A(MC_IN1[4]), .B(MC_IN1[29]), .Z(MC1_Column4_n181) );
  XOR2_X1 MC1_Column4_U59 ( .A(MC_IN1[21]), .B(MC_IN1[13]), .Z(
        MC1_Column4_n182) );
  XOR2_X1 MC1_Column4_U58 ( .A(MC_IN1[28]), .B(MC1_Column4_n181), .Z(
        MC1_Column4_n183) );
  XOR2_X1 MC1_Column4_U57 ( .A(MC1_Column4_n183), .B(MC1_Column4_n182), .Z(
        ROUND_OUT1[5]) );
  XOR2_X1 MC1_Column4_U56 ( .A(MC_IN1[5]), .B(MC_IN1[28]), .Z(MC1_Column4_n159) );
  XOR2_X1 MC1_Column4_U55 ( .A(MC_IN1[20]), .B(MC_IN1[13]), .Z(
        MC1_Column4_n160) );
  XOR2_X1 MC1_Column4_U54 ( .A(MC_IN1[21]), .B(MC1_Column4_n159), .Z(
        MC1_Column4_n161) );
  XOR2_X1 MC1_Column4_U53 ( .A(MC1_Column4_n161), .B(MC1_Column4_n160), .Z(
        ROUND_OUT1[29]) );
  XOR2_X1 MC1_Column4_U52 ( .A(MC_IN1[1]), .B(MC_IN1[18]), .Z(MC1_Column4_n102) );
  XOR2_X1 MC1_Column4_U51 ( .A(MC1_Column4_n120), .B(MC1_Column4_n102), .Z(
        ROUND_OUT1[10]) );
  XOR2_X1 MC1_Column4_U50 ( .A(MC_IN1[6]), .B(MC_IN1[30]), .Z(MC1_Column4_n135) );
  XOR2_X1 MC1_Column4_U49 ( .A(MC_IN1[14]), .B(MC_IN1[13]), .Z(
        MC1_Column4_n136) );
  XOR2_X1 MC1_Column4_U48 ( .A(MC_IN1[21]), .B(MC1_Column4_n135), .Z(
        MC1_Column4_n137) );
  XOR2_X1 MC1_Column4_U47 ( .A(MC1_Column4_n137), .B(MC1_Column4_n136), .Z(
        ROUND_OUT1[22]) );
  XOR2_X1 MC1_Column4_U46 ( .A(MC_IN1[5]), .B(MC_IN1[29]), .Z(MC1_Column4_n132) );
  XOR2_X1 MC1_Column4_U45 ( .A(MC_IN1[13]), .B(MC_IN1[12]), .Z(
        MC1_Column4_n133) );
  XOR2_X1 MC1_Column4_U44 ( .A(MC_IN1[20]), .B(MC1_Column4_n132), .Z(
        MC1_Column4_n134) );
  XOR2_X1 MC1_Column4_U43 ( .A(MC1_Column4_n134), .B(MC1_Column4_n133), .Z(
        ROUND_OUT1[21]) );
  XOR2_X1 MC1_Column4_U42 ( .A(MC_IN1[7]), .B(MC_IN1[30]), .Z(MC1_Column4_n168) );
  XOR2_X1 MC1_Column4_U41 ( .A(MC_IN1[22]), .B(MC_IN1[15]), .Z(
        MC1_Column4_n169) );
  XOR2_X1 MC1_Column4_U40 ( .A(MC_IN1[23]), .B(MC1_Column4_n168), .Z(
        MC1_Column4_n170) );
  XOR2_X1 MC1_Column4_U39 ( .A(MC1_Column4_n170), .B(MC1_Column4_n169), .Z(
        ROUND_OUT1[31]) );
  XOR2_X1 MC1_Column4_U38 ( .A(MC_IN1[2]), .B(MC_IN1[25]), .Z(MC1_Column4_n148) );
  XOR2_X1 MC1_Column4_U37 ( .A(MC_IN1[18]), .B(MC1_Column4_n148), .Z(
        MC1_Column4_n150) );
  XOR2_X1 MC1_Column4_U36 ( .A(MC1_Column4_n150), .B(MC1_Column4_n149), .Z(
        ROUND_OUT1[26]) );
  XOR2_X1 MC1_Column4_U35 ( .A(MC_IN1[7]), .B(MC_IN1[6]), .Z(MC1_Column4_n113)
         );
  XOR2_X1 MC1_Column4_U34 ( .A(MC_IN1[31]), .B(MC1_Column4_n113), .Z(
        MC1_Column4_n115) );
  XOR2_X1 MC1_Column4_U33 ( .A(MC_IN1[23]), .B(MC_IN1[14]), .Z(
        MC1_Column4_n114) );
  XOR2_X1 MC1_Column4_U32 ( .A(MC1_Column4_n115), .B(MC1_Column4_n114), .Z(
        ROUND_OUT1[15]) );
  XOR2_X1 MC1_Column4_U31 ( .A(MC_IN1[6]), .B(MC_IN1[31]), .Z(MC1_Column4_n187) );
  XOR2_X1 MC1_Column4_U30 ( .A(MC_IN1[23]), .B(MC_IN1[15]), .Z(
        MC1_Column4_n188) );
  XOR2_X1 MC1_Column4_U29 ( .A(MC_IN1[30]), .B(MC1_Column4_n187), .Z(
        MC1_Column4_n189) );
  XOR2_X1 MC1_Column4_U28 ( .A(MC1_Column4_n189), .B(MC1_Column4_n188), .Z(
        ROUND_OUT1[7]) );
  XOR2_X1 MC1_Column4_U27 ( .A(MC_IN1[7]), .B(MC_IN1[31]), .Z(MC1_Column4_n138) );
  XOR2_X1 MC1_Column4_U26 ( .A(MC_IN1[15]), .B(MC_IN1[14]), .Z(
        MC1_Column4_n139) );
  XOR2_X1 MC1_Column4_U25 ( .A(MC_IN1[22]), .B(MC1_Column4_n138), .Z(
        MC1_Column4_n140) );
  XOR2_X1 MC1_Column4_U24 ( .A(MC1_Column4_n140), .B(MC1_Column4_n139), .Z(
        ROUND_OUT1[23]) );
  XOR2_X1 MC1_Column4_U23 ( .A(MC_IN1[15]), .B(MC1_Column4_n194), .Z(
        MC1_Column4_n190) );
  XOR2_X1 MC1_Column4_U22 ( .A(MC_IN1[24]), .B(MC_IN1[16]), .Z(
        MC1_Column4_n191) );
  XOR2_X1 MC1_Column4_U21 ( .A(MC1_Column4_n191), .B(MC1_Column4_n190), .Z(
        ROUND_OUT1[8]) );
  XOR2_X1 MC1_Column4_U20 ( .A(MC_IN1[9]), .B(MC_IN1[2]), .Z(MC1_Column4_n101)
         );
  XOR2_X1 MC1_Column4_U19 ( .A(MC_IN1[26]), .B(MC1_Column4_n101), .Z(
        MC1_Column4_n120) );
  XOR2_X1 MC1_Column4_U18 ( .A(MC_IN1[17]), .B(MC_IN1[10]), .Z(
        MC1_Column4_n149) );
  XOR2_X1 MC1_Column4_U17 ( .A(MC_IN1[3]), .B(MC_IN1[27]), .Z(MC1_Column4_n121) );
  XOR2_X1 MC1_Column4_U16 ( .A(MC_IN1[4]), .B(MC_IN1[28]), .Z(MC1_Column4_n128) );
  XOR2_X1 MC1_Column4_U15 ( .A(MC_IN1[9]), .B(MC_IN1[25]), .Z(MC1_Column4_n125) );
  XOR2_X1 MC1_Column4_U14 ( .A(MC_IN1[27]), .B(MC_IN1[31]), .Z(
        MC1_Column4_n178) );
  XOR2_X1 MC1_Column4_U13 ( .A(MC_IN1[26]), .B(MC_IN1[31]), .Z(
        MC1_Column4_n173) );
  XOR2_X1 MC1_Column4_U12 ( .A(MC_IN1[19]), .B(MC_IN1[23]), .Z(
        MC1_Column4_n156) );
  XOR2_X1 MC1_Column4_U11 ( .A(MC_IN1[18]), .B(MC_IN1[23]), .Z(
        MC1_Column4_n152) );
  XOR2_X1 MC1_Column4_U10 ( .A(MC_IN1[3]), .B(MC_IN1[7]), .Z(MC1_Column4_n177)
         );
  XOR2_X1 MC1_Column4_U9 ( .A(MC_IN1[2]), .B(MC_IN1[7]), .Z(MC1_Column4_n172)
         );
  XOR2_X1 MC1_Column4_U8 ( .A(MC_IN1[11]), .B(MC_IN1[15]), .Z(MC1_Column4_n129) );
  XOR2_X1 MC1_Column4_U7 ( .A(MC_IN1[10]), .B(MC_IN1[15]), .Z(MC1_Column4_n122) );
  XOR2_X1 MC1_Column4_U6 ( .A(MC_IN1[0]), .B(MC_IN1[7]), .Z(MC1_Column4_n194)
         );
  XOR2_X1 MC1_Column4_U5 ( .A(MC_IN1[16]), .B(MC_IN1[23]), .Z(MC1_Column4_n145) );
  XOR2_X1 MC1_Column4_U4 ( .A(MC_IN1[8]), .B(MC_IN1[15]), .Z(MC1_Column4_n193)
         );
  XOR2_X1 MC1_Column4_U3 ( .A(MC_IN1[24]), .B(MC_IN1[31]), .Z(MC1_Column4_n144) );
  XOR2_X1 MC1_Column4_U2 ( .A(MC1_Column4_n120), .B(MC1_Column4_n149), .Z(
        ROUND_OUT1[18]) );
endmodule

