// Seed: 1369373033
module module_0 (
    output wor id_0,
    output wire id_1,
    output tri0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    output tri id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    input wand id_11,
    output uwire id_12,
    output tri0 id_13,
    output supply1 id_14,
    output wand id_15,
    input wand id_16,
    output supply0 id_17,
    output wor id_18,
    input uwire id_19,
    input wand id_20,
    input uwire id_21,
    input wand id_22
    , id_25,
    output tri1 id_23
);
  wire id_26;
  tri0 id_27 = 1 == {1, 1'b0} ? id_19 : id_21;
endmodule
module module_1 (
    inout logic id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    input wand id_13,
    output supply0 id_14,
    input wand id_15,
    input wor id_16,
    input wire id_17
);
  wire id_19;
  wire id_20;
  always id_0 <= #1 1;
  wire id_21;
  module_0(
      id_7,
      id_14,
      id_7,
      id_8,
      id_4,
      id_3,
      id_14,
      id_12,
      id_14,
      id_16,
      id_12,
      id_15,
      id_4,
      id_4,
      id_4,
      id_7,
      id_11,
      id_7,
      id_4,
      id_8,
      id_8,
      id_6,
      id_5,
      id_4
  );
  generate
    assign id_4 = 1 / 1 - id_15;
  endgenerate
endmodule
