 -2-
respectively. Source and drain were made by ion implantation of phosphorous, and P+ 
body contact region was made by ion implantation of aluminum, all at 650 OC. Activation 
for all implant species was done at 1650 OC for 30 minutes. Graphite cap was used during 
implant activation to preserve good surface morphology. After RCA clean, gate oxidation 
was grown at 1180 oC for 6 hours in dry oxygen, followed by NO annealing at 1175 oC 
for 2 hours. The oxide thickness is about 900 angstroms characterized by CV 
measurements. Contact metal consisting of Ti and Ni was deposited in the n+ drain and 
source regions, and a stack of Ti, Al, and Ni was used as the P+ contact. Rapid thermal 
annealing was performed to sinter these contact metals. Al/Ti field plates were deposited 
and extended over the RESURF region from the drain and gate edges to suppress the 
surface electric field. 
 
III. RESULTS AND DISCUSSION 
 
 Fig. 2 illustrates the forward and reverse I-V characteristics of a circular gate device 
with W = 848 μm, Lch = 5 μm, Ld = 80 μm, Lfp_g = 9 μm and Lfp_d = 9 μm. The inset of 
Figure 2 is a microphotograph of the device. The device shows normally-off 
characteristics with a threshold voltage of 2.9 V. The Ron, sp extracted at VGS = 40 V and 
VDS = 0.5 V, is 435 mΩ-cm2. The BV measured is 3520 V, which is the highest value 
among 4H-SiC lateral MOSFETs ever reported. The reverse leakage current is less than 
1x10-6 A until the reverse bias reaches 3000V. The measured field effect mobility at room 
temperature on a standard low-voltage MOSFET with a channel length of 100 μm is as 
high as 35 cm2/Vs, which is attributed to the use of the top lightly doped p-type epilayer 
that reduces the impurity scattering, and the post gate oxidation annealing in NO that 
reduces the trap density at the interface between gate oxide and 4H-SiC.  The FOM is 
28.6 MW/cm2, which is comparable to other 4H-SiC(0001) lateral MOSFETs in the 
literature. The Ron,sp of a linear device with the same gate and drift region design shows a 
better value of 420 mΩ-cm2 but a lower BV of 2600 V. Figure 3 summarizes BV and 
Ron,sp from devices with different gate lengths, drift region lengths, and gate layouts. BV 
increases with Ld in all cases. The devices with Lch = 3μm show slightly lower BV than 
devices with Lch = 5μm for the same Ld, which might attribute to punch-through in the 
base  with a shorter channel length. The circular gate improves BV even further, 
especially when Ld is 80μm long. The reverse leakage currents of a circular gate device 
and a linear gate device with the same gate length (Lch = 5μm) and drift region design (Ld 
= 80μm) are compared in the inset. The circular device shows at least 3 orders of 
magnitude smaller leakage current. This might be due to the absence of sharp corners and 
isolation trench between the source and drain in a circular gate layout. Ron,sp also increase 
monotonically with the drift region length in the range of study, which implies that the 
drift region resistance is the dominant part in these devices. The Ron, sp of devices with Lch 
= 3μm is smaller than that of their Lch = 5μm counterparts, as expected. The circular gate 
design increases the Ron, sp compared with linear design, but the percentage of the increase 
is less when Ld is larger since the channel resistance Rch is not the dominate part. In fact, 
the best FOM is obtained from a linear device with Ld = 20 μm and Lch = 3 μm. The BV 
of this device is 1250V, and Ron, sp is 51.2 mΩ-cm2, which translates into a FOM of 30.7 
MW/cm2.  
 -4-
[10]  A. Valletta, P. Gaucci, L. Mariucci, A. Pecora, M. Cuscunà, L. Maiolo, and G. Fortunato, 
“Threshold voltage in short channel polycrystalline silicon thin film transistors: Influence of drain 
induced barrier lowering and floating body effects,” J. Appl. Phys. Vol. 107  pp. 074505-1-
074505-9 , Apr. 2010 . 
 
 
 
q
P‐ base
Lch
Ld1 Ld2
p+
Zone2Zone1
n+
Lfp_g Lfp_d
n+
Source
Oxide
HP 4H‐SiC semi‐insulating substrate
p‐
Gate Drain
 
Fig. 1.   Device structure of the reported 4H-SiC lateral MOSFET on a semi-insulating substrate.  
 -6-
0
100
200
300
400
1000
2000
3000
4000
0 20 40 60 80 100
Ro
n,
 sp
 (m
Ω
‐c
m
2 )
Dr
ai
n 
br
ea
kd
ow
n 
vo
lta
ge
(V
)
Drift region length(μm)
BV‐lin Lch=3μm
BV‐lin Lch=5μm
BV‐cir Lch=5μm
Ron‐lin Lch=3μm
Ron‐lin Lch=5μm
Ron‐cir Lch=5μm
0 1000 2000 3000 4000
10‐5
10‐4
10‐3
10‐2
10‐1
100
101
 
 
I D/
W
 (m
A
/m
m
)
VDS(V)
linear Lch=5 μm
circular Lch=5 μm
Fig. 3.  Breakdown voltage and specific on-resistance versus drift region length for circular and linear 
devices with various channel length and drift region length.  The inset plots the reverse leakage 
current for circular and linear devices with a channel length of 5 μm and a drift region length of 
80μm. 
 -8-
0
2
4
6
8
10
12
14
16
18
20
0 5 10 15 20
Th
re
sh
ol
d 
V
ol
ta
ge
 (V
)
Drain Voltage (V)
Linear MOS Lch=3μm
Linear MOS Lch= 5μm
LV MOS Lch=100μm
LV MOS Lch=3μm
LV MOS Lch=5μm
 
 
 
Fig. 4(b). Threshold voltage as a function of drain voltage from the high-voltage and standard low voltage 
devices with channel lengths of  3, 5 and 100 μm, respectively. 
 
(b) 
Fukuda 報告 SBD 及 DMOSFET 中 Defects 對於電性的影響，他們認為影響電性最重要的
Killer Defects 是 downfall 及 triangular defects。關於 SiC DMOSFET，崩潰點發生在 JFET 區
域的 Oxide 中，和材料中的 Defect 無關。而在 N2O 成長及 H2 anneal 的 Si-face 及 C-face Oxide
可靠度研究顯示其生命週期可以長達 30 年。另外一篇同樣是來自 AIST 的 Dr. Senzaki 嘗試
使用 NH3 來作為 POA 的氣體，結果顯示可以有效的增加 QBD。來自巴西的 Ms. Stedile 使
用 O18 同位素來進行氧化實驗，發現無論在任何情況下氧化都有一層介質在介面無法被
BOE 蝕刻，藉由 XPS 他們推斷其成分為 SiOxCy，而使用 NO anneal 可以有效降低這層介質
的厚度，提供 NO anneal 能有效改善介面性質的一個可能解釋。 
 
第二天來自瑞典的 Linköping 大學的研究群報告了 on-axis 的 4H-SiC 成長，on-axis 能
有效降低 BPD 的數目然而 Growth window 較窄。在 Si-rich (SiH4+H2)的環境中做 Surface 
treatment，不會像 off-axis sample 有 Si droplet 的問題並且成長較為均勻表面也較為平整。
3C inclusion 僅僅在晶圓邊緣發現。Fraunhofer Institute 的 Dr. Kallinger 使用不同 Off-axis 角
度的晶圓長晶，發現在較小的角度，有較高比例的 BPD 轉換成 TED，但表面粗造度變得
較差。來自日本的 AIST 的學者報告了他們成長在二吋 0.1o-0.79o off-axis 基板的成長結果，
和前面幾個研究群的發現一致，使用低角度成長會有 Step bunching 及表面粗化的問題。來
自 Mississippi State University 的學者使用 CH3Cl 及 SiCl4 達成較低溫及較高速的成長，
Growth rate 在 1600oC 可達 80 μm/hr。來自日本 Hoya 的 Dr. Kawahara 報告了在 3C-SiC 材
料之中，Stack Fault 明顯的影響了反向漏電流密度。一個 order 的 SF 數目增加就會增加 JR
好多個 order。Novasic 報告了他們在 Polish 的成果，在各種寬能帶的材料都可以達到 5Å 以
下的 RMS 粗造度，並且沒有留下 scratch 的痕跡。 
 
第三天瑞士的 Power Electronic Systems Laboratory, ETH 討論了 Si 和 SiC 元件對系統效
能的改進，認為使用SiC Diodes和先進的矽開關元件或碳化矽開關元件均能改善PV inverter
的效率到 98%。碳化矽元件的優勢在更高的 Power density。Toshiba 的 Dr. Hatakeyama 研究
C-face 的氧化層可靠度，顯示使用 Dry + N2O 的方法可以在 4MV/cm 有超過 30 year 的可靠
度。RPI 的 Naik 觀察到 VFB 在高溫朝正方向飄移的現象，並用 UV 光照射的方式來中和
Interface traps，進而萃取出相對應的電荷量，並認為這是 SiC 中 Polarization 的效應。ROHM
的學者研究了不同 Off-axis 基板上 Trench MOSFET 的特性，發現 On-axis 的特性如 Vth 及
Idsat 比較對稱，然而 mobility 較小。美國的 Case Western Reserve University 發展了 6H-SiC 
JFET 的 Integrate circuits，可以在 600oC 操作，典型的 Gain Bandwidth 乘積為 2.8MHz，Open 
loop voltage gain 為 35.8 dB。來自 University de Lyon 的學者 Dr. Brylinski 以 SBD 為例，分
析了目前以 SiC 或 GaN 作為功率半導體元件材料的優缺點，GaN 擁有成本較低廉的優勢，
然而必須要成長在 Si 基板或是 Sapphire 基板，限制了元件結構的接點必須做在表面，而使
得元件的特性下降，失去了其競爭優勢。另外 GaN 元件的可靠度也是一個需要解決的問
題。日本 Kyoto University 發表了用 AlN/GaN short-period superlattice 形成 emitter 的
AlGaN/SiC HBT。當 Al 的成份大於 0.5 時才能消除 Conduction band 的 offset，而得到大於
1 的 Common emitter current gain (2.7)。崩潰電壓可以達到 1040V。來自義大利 CNR-IMM
的 Dr. Roccaforte 研究高溫燒結對元件的影響，經過 1200oC 30sec 的 anneal，GaN SBD 的
反向漏電流增加且 Barrier height 下降。HEMT 的特性經 900oC 依然保存但是電流降低了十
倍。 
第四天 Cree 的 Dr. Sei-Hyung Ryu 談到 4H-SiC DMOSFET 的發展近況，目前已經有很
好的特性，元件的可靠性也經過驗證，但是導通電阻仍然為 Channel 所限制。觀察發現目
前最好的 NO anneal oxide 在介面有 10-20 nm 的 transition layer，而通道的位置正好在
transition layer 裡，先天上限制了 mobility 的改善，很可能要尋求其他可能的 Gate dielectric
方法。NIST 的 Dr. Yu 發展了一套能在 wafer level 量測 MOSFET 的 hall mobility 的方法，
非常簡單且有效。以下是本人參加這次研討會所照的照片。  
 
 
in this work occurred at a C/Si ratio of 4, a pressure of 50 mbar, and a growth temperature of 
1600 oC. This indicates nitrogen doping concentration decreases as growth pressure decreases 
and a C/Si ratio increases on the C-face [1].  
In this work, the influence of high C/Si ratio and low pressure on doping/surface 
morphology is represented. The influence of temperature can not be observed due to the 
limitation of growth equipment. Doping concentration is strongly dependent on a C/Si ratio 
and pressure; defect densities are only significantly affected by pressure and substrate quality 
at higher C/Si ratios. 
  
References  
[1] K. Kojima, T. Suzuki, S. Kuroda, J. Nishio and K. Arai, Jpn. J. Appl. Phys. Pt. 2, 42, L637 (2003) 
[2] T. Kimoto, A. Itoh and H. Matsunami, Phys. Status Solidi (b) 202, 247 (1997)  
[3] A. Golz, G. Horstmann, E. Stein von Kamienski and H. Kurz, Inst. Phys. Conf. Ser. 142, 633 (1996) 
[4] U. Forsberg, O. Danielsson, A. Henry, M. K. Linnarsson, and E. Janzen, J. Crystal Growth 236, 101 (2002) 
 
 
 
 
Fig. 1. hillocks, carrots and 
micropipes were observed under 
Nomarski microscopy. 
 
Table I Doping concentration and defect densities at a C/Si ratio of 3 
Defect Densities (cm-2) Growth conditions (P: mbar; T: oC) Doping (cm-3) 
Hillock Carrot Micropipe
C/Si = 3; P = 75; T = 1600 2.2 × 1015 2 1.2 1.5 
C/Si = 3; P = 50; T = 1600 1.2 × 1015 8.3 2.9 12.9 
 
 
Table II Doping concentration and defect densities at a C/Si ratio of 4 
Defect Densities (cm-2) Growth conditions (P: mbar; T: oC) Doping (cm-3) 
Hillock Carrot Micropipe
C/Si = 4; P = 100; T = 1640 2.3 × 1015 3.0 2.5 12.5 
C/Si = 4; P = 50; T = 1600 0.6 × 1015 8.3 2.3 11.3 
 
 
98年度專題研究計畫研究成果彙整表 
計畫主持人：黃智方 計畫編號：98-2221-E-007-118- 
計畫名稱：橫向高電壓碳化矽元件研發 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 1 1 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
