// Seed: 2138638488
module module_0 #(
    parameter id_3 = 32'd86
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic _id_3 = (1);
  logic id_4;
  ;
  wire [id_3 : -1] id_5;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd12,
    parameter id_5 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  inout supply0 id_6;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  input wire _id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  wire [id_4 : -1 'b0] id_7, id_8;
  wor id_9, id_10;
  assign id_10 = -1;
  logic id_11;
  ;
  assign id_11[1 : id_5] = 1'b0;
  wire [1 'h0 : 1 'b0] id_12;
endmodule
