                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Labs/Projects/rtl/ALU.v
/home/IC/Labs/Projects/rtl/ASYNC_FIFO.v
/home/IC/Labs/Projects/rtl/ClkDiv.v
/home/IC/Labs/Projects/rtl/CLKDIV_MUX.v
/home/IC/Labs/Projects/rtl/CLK_GATE.v
/home/IC/Labs/Projects/rtl/data_sampling.v
/home/IC/Labs/Projects/rtl/data_sync.v
/home/IC/Labs/Projects/rtl/deserializer.v
/home/IC/Labs/Projects/rtl/edge_bit_counter.v
/home/IC/Labs/Projects/rtl/FIFO_DF_SYNC.v
/home/IC/Labs/Projects/rtl/FIFO_MEM_CNTRL.v
/home/IC/Labs/Projects/rtl/FIFO_RD.v
/home/IC/Labs/Projects/rtl/FIFO_WR.v
/home/IC/Labs/Projects/rtl/mux.v
/home/IC/Labs/Projects/rtl/par_chk.v
/home/IC/Labs/Projects/rtl/parity_calc.v
/home/IC/Labs/Projects/rtl/PULSE_GEN.v
/home/IC/Labs/Projects/rtl/RegFile.v
/home/IC/Labs/Projects/rtl/RST_SYNC.v
/home/IC/Labs/Projects/rtl/Serializer.v
/home/IC/Labs/Projects/rtl/stp_chk.v
/home/IC/Labs/Projects/rtl/strt_chk.v
/home/IC/Labs/Projects/rtl/SYS_CTRL.v
/home/IC/Labs/Projects/rtl/SYS_TOP.v
/home/IC/Labs/Projects/rtl/UART.v
/home/IC/Labs/Projects/rtl/UART_RX.v
/home/IC/Labs/Projects/rtl/uart_rx_fsm.v
/home/IC/Labs/Projects/rtl/UART_TX.v
/home/IC/Labs/Projects/rtl/uart_tx_fsm.v

set designs ""
regsub -all "\n" $rtl " " designs
29
# Analyze RTL files
analyze -format $file_format $designs
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Projects/rtl/ALU.v
Compiling source file /home/IC/Labs/Projects/rtl/ASYNC_FIFO.v
Compiling source file /home/IC/Labs/Projects/rtl/ClkDiv.v
Compiling source file /home/IC/Labs/Projects/rtl/CLKDIV_MUX.v
Compiling source file /home/IC/Labs/Projects/rtl/CLK_GATE.v
Compiling source file /home/IC/Labs/Projects/rtl/data_sampling.v
Compiling source file /home/IC/Labs/Projects/rtl/data_sync.v
Compiling source file /home/IC/Labs/Projects/rtl/deserializer.v
Compiling source file /home/IC/Labs/Projects/rtl/edge_bit_counter.v
Compiling source file /home/IC/Labs/Projects/rtl/FIFO_DF_SYNC.v
Compiling source file /home/IC/Labs/Projects/rtl/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Labs/Projects/rtl/FIFO_RD.v
Compiling source file /home/IC/Labs/Projects/rtl/FIFO_WR.v
Compiling source file /home/IC/Labs/Projects/rtl/mux.v
Compiling source file /home/IC/Labs/Projects/rtl/par_chk.v
Compiling source file /home/IC/Labs/Projects/rtl/parity_calc.v
Compiling source file /home/IC/Labs/Projects/rtl/PULSE_GEN.v
Compiling source file /home/IC/Labs/Projects/rtl/RegFile.v
Compiling source file /home/IC/Labs/Projects/rtl/RST_SYNC.v
Compiling source file /home/IC/Labs/Projects/rtl/Serializer.v
Compiling source file /home/IC/Labs/Projects/rtl/stp_chk.v
Compiling source file /home/IC/Labs/Projects/rtl/strt_chk.v
Compiling source file /home/IC/Labs/Projects/rtl/SYS_CTRL.v
Warning:  /home/IC/Labs/Projects/rtl/SYS_CTRL.v:49: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Labs/Projects/rtl/SYS_TOP.v
Compiling source file /home/IC/Labs/Projects/rtl/UART.v
Compiling source file /home/IC/Labs/Projects/rtl/UART_RX.v
Compiling source file /home/IC/Labs/Projects/rtl/uart_rx_fsm.v
Warning:  /home/IC/Labs/Projects/rtl/uart_rx_fsm.v:39: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Labs/Projects/rtl/UART_TX.v
Compiling source file /home/IC/Labs/Projects/rtl/uart_tx_fsm.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# Elaborate top design
elaborate SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 12 in file
		'/home/IC/Labs/Projects/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 22 in file
		'/home/IC/Labs/Projects/rtl/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 36 in file
		'/home/IC/Labs/Projects/rtl/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pulse_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ASYNC_FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 11 in file
		'/home/IC/Labs/Projects/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_DIV'. (HDL-193)

Inferred memory devices in process
	in routine CLK_DIV line 33 in file
		'/home/IC/Labs/Projects/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   div_clk_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/Labs/Projects/rtl/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL' instantiated from design 'SYS_TOP' with
	the parameters "alu_data=8,fun_width=4,frame_data=8,addr_bits=4". (HDL-193)

Statistics for case statements in always block at line 76 in file
	'/home/IC/Labs/Projects/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 200 in file
	'/home/IC/Labs/Projects/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           210            |     no/auto      |
|           225            |     no/auto      |
===============================================

Statistics for case statements in always block at line 288 in file
	'/home/IC/Labs/Projects/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           307            |     no/auto      |
|           317            |    auto/auto     |
|           349            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4 line 62 in file
		'/home/IC/Labs/Projects/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4 line 200 in file
		'/home/IC/Labs/Projects/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cmd_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    addr_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_fun_reg_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_File_8_x_16'. (HDL-193)

Inferred memory devices in process
	in routine Register_File_8_x_16 line 25 in file
		'/home/IC/Labs/Projects/rtl/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |  61   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Reg_File_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|    block name/line      | Inputs | Outputs | # sel inputs | MB |
==================================================================
| Register_File_8_x_16/48 |   8    |    8    |      3       | N  |
==================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU_16_bit'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'/home/IC/Labs/Projects/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_16_bit line 23 in file
		'/home/IC/Labs/Projects/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ALU_OUT_VLD_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)

Inferred memory devices in process
	in routine CLK_GATE line 9 in file
		'/home/IC/Labs/Projects/rtl/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    latch_out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "ADDR_WIDTH=3,DATA_WIDTH=8". (HDL-193)
Warning:  /home/IC/Labs/Projects/rtl/FIFO_MEM_CNTRL.v:22: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3 line 19 in file
		'/home/IC/Labs/Projects/rtl/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================================
|             block name/line               | Inputs | Outputs | # sel inputs | MB |
====================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3/37 |   8    |    8    |      3       | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_DF_SYNC' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_DF_SYNC_WIDTH3 line 15 in file
		'/home/IC/Labs/Projects/rtl/FIFO_DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR_WIDTH3 line 25 in file
		'/home/IC/Labs/Projects/rtl/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_bin_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3' with
	the parameters "WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD_WIDTH3 line 19 in file
		'/home/IC/Labs/Projects/rtl/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rd_bin_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/home/IC/Labs/Projects/rtl/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 35 in file
		'/home/IC/Labs/Projects/rtl/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_out_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc'. (HDL-193)

Inferred memory devices in process
	in routine parity_calc line 17 in file
		'/home/IC/Labs/Projects/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 31 in file
		'/home/IC/Labs/Projects/rtl/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 20 in file
		'/home/IC/Labs/Projects/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer line 38 in file
		'/home/IC/Labs/Projects/rtl/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_FSM'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'/home/IC/Labs/Projects/rtl/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 111 in file
	'/home/IC/Labs/Projects/rtl/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine TX_FSM line 39 in file
		'/home/IC/Labs/Projects/rtl/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TX_FSM line 170 in file
		'/home/IC/Labs/Projects/rtl/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_FSM'. (HDL-193)

Statistics for case statements in always block at line 73 in file
	'/home/IC/Labs/Projects/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            76            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 172 in file
	'/home/IC/Labs/Projects/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           183            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RX_FSM line 58 in file
		'/home/IC/Labs/Projects/rtl/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 15 in file
		'/home/IC/Labs/Projects/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 20 in file
		'/home/IC/Labs/Projects/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_reg_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 16 in file
		'/home/IC/Labs/Projects/rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 17 in file
		'/home/IC/Labs/Projects/rtl/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 13 in file
		'/home/IC/Labs/Projects/rtl/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_check'. (HDL-193)

Inferred memory devices in process
	in routine strt_check line 12 in file
		'/home/IC/Labs/Projects/rtl/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Labs/Projects/syn/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 21:59:21 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              22
    Cells do not drive (LINT-1)                                    22
--------------------------------------------------------------------------------

Warning: In design 'CLK_DIV', cell 'C111' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ALU_16_bit', cell 'C376' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'RX_FSM', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C83' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C84' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C89' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C107' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C367' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to output port 'out[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to output port 'out[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to output port 'out[6]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'out[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'out[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'out[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'out[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 31 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_16_bit'
  Processing 'Register_File_8_x_16'
  Processing 'SYS_CTRL_alu_data8_fun_width4_frame_data8_addr_bits4'
  Processing 'strt_check'
  Processing 'stop_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'RX_FSM'
  Processing 'UART_RX'
  Processing 'TX_FSM'
  Processing 'serializer'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'CLK_DIV_0'
  Processing 'CLKDIV_MUX'
  Processing 'PULSE_GEN'
  Processing 'FIFO_RD_WIDTH3'
  Processing 'FIFO_WR_WIDTH3'
  Processing 'FIFO_DF_SYNC_WIDTH3_0'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_16_bit_DW_div_uns_0'
  Processing 'ALU_16_bit_DW01_sub_0'
  Processing 'ALU_16_bit_DW01_add_0'
  Processing 'ALU_16_bit_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_3'
  Processing 'data_sampling_DW01_add_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'RX_FSM_DW01_cmp2_0'
  Processing 'RX_FSM_DW01_add_0'
  Processing 'RX_FSM_DW01_cmp6_0'
  Processing 'RX_FSM_DW01_dec_0'
  Processing 'CLK_DIV_1_DW01_inc_0'
  Processing 'CLK_DIV_1_DW01_cmp6_0'
  Processing 'CLK_DIV_1_DW01_dec_0'
  Processing 'CLK_DIV_1_DW01_sub_0'
  Processing 'CLK_DIV_1_DW01_cmp6_1'
  Processing 'CLK_DIV_1_DW01_dec_1'
  Processing 'CLK_DIV_1_DW01_cmp2_0'
  Processing 'CLK_DIV_0_DW01_inc_0'
  Processing 'CLK_DIV_0_DW01_cmp6_0'
  Processing 'CLK_DIV_0_DW01_dec_0'
  Processing 'CLK_DIV_0_DW01_sub_0'
  Processing 'CLK_DIV_0_DW01_cmp6_1'
  Processing 'CLK_DIV_0_DW01_dec_1'
  Processing 'CLK_DIV_0_DW01_cmp2_0'
  Processing 'ALU_16_bit_DW02_mult_0'
  Processing 'ALU_16_bit_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   41898.8      0.00       0.0       3.0                          
    0:00:07   41898.8      0.00       0.0       3.0                          
    0:00:07   41898.8      0.00       0.0       3.0                          
    0:00:07   41898.8      0.00       0.0       3.0                          
    0:00:07   41898.8      0.00       0.0       3.0                          
    0:00:08   20987.6      0.00       0.0       0.0                          
    0:00:08   20920.5      0.00       0.0       0.0                          
    0:00:09   20920.5      0.00       0.0       0.0                          
    0:00:09   20920.5      0.00       0.0       0.0                          
    0:00:09   20885.2      0.00       0.0       0.0                          
    0:00:09   20885.2      0.00       0.0       0.0                          
    0:00:09   20885.2      0.00       0.0       0.0                          
    0:00:09   20885.2      0.00       0.0       0.0                          
    0:00:09   20885.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   20885.2      0.00       0.0       0.0                          
    0:00:09   20885.2      0.00       0.0       0.0                          
    0:00:09   20878.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   20878.2      0.00       0.0       0.0                          
    0:00:10   20878.2      0.00       0.0       0.0                          
    0:00:10   20811.1      0.00       0.0       0.0                          
    0:00:10   20798.2      0.00       0.0       0.0                          
    0:00:10   20794.6      0.00       0.0       0.0                          
    0:00:10   20791.1      0.00       0.0       0.0                          
    0:00:10   20787.6      0.00       0.0       0.0                          
    0:00:10   20787.6      0.00       0.0       0.0                          
    0:00:10   20787.6      0.00       0.0       0.0                          
    0:00:10   20772.3      0.00       0.0       0.0                          
    0:00:10   20772.3      0.00       0.0       0.0                          
    0:00:10   20772.3      0.00       0.0       0.0                          
    0:00:10   20772.3      0.00       0.0       0.0                          
    0:00:10   20772.3      0.00       0.0       0.0                          
    0:00:10   20772.3      0.00       0.0       0.0                          
    0:00:10   20789.9      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out files
#############################################################################
#write_file -format verilog -hierarchy -output system.v
#write_file -format ddc -hierarchy -output system.ddc
#write_sdc  -nosplit system.sdc
#write_sdf           system.sdf
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Labs/Projects/syn/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Labs/Projects/syn/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Labs/Projects/syn/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
#report_area -hierarchy > area.rpt
#report_power -hierarchy > power.rpt
#report_timing -max_paths 100 -delay_type min > hold.rpt
#report_timing -max_paths 100 -delay_type max > setup.rpt
#report_clock -attributes > clocks.rpt
#report_constraint -all_violators > constraints.rpt
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min > reports/hold.rpt
report_timing -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> exit

Memory usage for main task 290 Mbytes.
Memory usage for this session 290 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).

Thank you...
