$date
	Sat Jan 17 00:26:11 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g0 $end
$var wire 1 ' g1 $end
$var wire 1 ( g2 $end
$var wire 1 ) g3 $end
$var wire 1 * g4 $end
$var wire 1 + g5 $end
$var wire 1 , g6 $end
$var wire 1 - g7 $end
$var wire 1 . g8 $end
$var wire 1 / g9 $end
$var wire 1 0 n3 $end
$var wire 1 1 n5 $end
$var wire 1 2 n7 $end
$var wire 1 3 n9 $end
$var wire 1 4 o0 $end
$var wire 1 5 o1 $end
$var wire 1 6 t0 $end
$var wire 1 7 t1 $end
$upscope $end
$scope task apply $end
$var reg 1 8 aa $end
$var reg 1 9 bb $end
$var reg 1 : cc $end
$var reg 1 ; dd $end
$var reg 1 < exp $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1<
0;
0:
09
08
17
06
05
14
13
12
11
00
0/
1.
0-
1,
0+
1*
1)
0(
1'
1&
0%
0$
0#
0"
1!
$end
#10
07
15
02
1-
0,
1%
1;
#20
0!
16
17
04
05
10
12
0)
0-
1(
1,
0'
0%
1$
0<
0;
1:
#30
1!
07
15
02
1-
0,
1%
1<
1;
#40
06
14
00
03
12
1)
1/
0-
0(
0.
1,
1'
0%
0$
1#
0;
0:
19
#50
01
02
1+
1-
0*
0,
1%
1;
#60
0!
16
17
04
05
10
13
11
12
0)
0/
0+
0-
1(
1.
1*
1,
0'
0%
1$
0<
0;
1:
#70
1!
06
07
14
15
01
02
1+
1-
0*
0,
1%
1<
1;
#80
0!
17
16
05
04
12
11
0-
0+
1,
1'
1*
0&
0%
0$
0#
1"
0<
0;
0:
09
18
#90
1%
1;
#100
0'
0%
1$
0;
1:
#110
1%
1;
#120
1!
07
15
03
1/
0.
1'
0%
0$
1#
1<
0;
0:
19
#130
06
14
01
1+
0*
1%
1;
#140
0!
17
16
05
04
13
11
0/
0+
1.
1*
0'
0%
1$
0<
0;
1:
#150
1!
06
14
01
1+
0*
1%
1<
1;
#160
