$date
	Tue Oct 07 11:49:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module calaadd_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " p $end
$var wire 1 # g $end
$var wire 1 $ co $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$var reg 1 ' ci $end
$scope module uut $end
$var wire 4 ( a [3:0] $end
$var wire 4 ) b [3:0] $end
$var wire 1 ' ci $end
$var wire 1 # g $end
$var wire 4 * g1 [3:0] $end
$var wire 1 " p $end
$var wire 4 + p1 [3:0] $end
$var wire 4 , s [3:0] $end
$var wire 1 $ co $end
$var wire 5 - c [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
b0 %
0$
0#
0"
b0 !
$end
#10
b110 -
b100 !
b100 ,
b1 *
b10 +
b11 &
b11 )
b1 %
b1 (
#20
b101 !
b101 ,
b111 -
1'
#30
1"
b1111 !
b1111 ,
b0 *
b1111 +
b0 -
0'
b1010 &
b1010 )
b101 %
b101 (
#40
1$
b0 !
b0 ,
b11111 -
1'
#50
1#
1$
0"
b1110 !
b1110 ,
b1111 *
b0 +
b11110 -
0'
b1111 &
b1111 )
b1111 %
b1111 (
#60
b1111 !
b1111 ,
b11111 -
1'
#80
