{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506542879150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506542879151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 17:07:58 2017 " "Processing started: Wed Sep 27 17:07:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506542879151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542879151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542879152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1506542879459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1506542879459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2-Behavioral " "Found design unit 1: xor2-Behavioral" {  } { { "xor2.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/xor2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893068 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2 " "Found entity 1: xor2" {  } { { "xor2.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "mux2.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893069 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-BEHAVIOR " "Found design unit 1: relogio-BEHAVIOR" {  } { { "SM1.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/SM1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893069 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "SM1.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/SM1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CountOneSec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CountOneSec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountOneSec-CountOneSec_behaviour " "Found design unit 1: CountOneSec-CountOneSec_behaviour" {  } { { "CountOneSec.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/CountOneSec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893070 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountOneSec " "Found entity 1: CountOneSec" {  } { { "CountOneSec.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/CountOneSec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSMtopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSMtopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMtopLevel-FSMtopLevel_architecture " "Found design unit 1: FSMtopLevel-FSMtopLevel_architecture" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893071 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMtopLevel " "Found entity 1: FSMtopLevel" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893071 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893071 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "edgeDetector.vhd " "Can't analyze file -- file edgeDetector.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1506542893071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893072 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893073 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempo-tempo_architecture " "Found design unit 1: tempo-tempo_architecture" {  } { { "tempo.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893073 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempo " "Found entity 1: tempo" {  } { { "tempo.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not2-func " "Found design unit 1: not2-func" {  } { { "not2.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/not2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893074 ""} { "Info" "ISGN_ENTITY_NAME" "1 not2 " "Found entity 1: not2" {  } { { "not2.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/not2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506542893074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSMtopLevel " "Elaborating entity \"FSMtopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506542893137 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LEDR FSMtopLevel.vhd(13) " "VHDL Signal Declaration warning at FSMtopLevel.vhd(13): used explicit default value for signal \"LEDR\" because signal was never assigned a value" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1506542893139 "|FSMtopLevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LEDG FSMtopLevel.vhd(14) " "VHDL Signal Declaration warning at FSMtopLevel.vhd(14): used explicit default value for signal \"LEDG\" because signal was never assigned a value" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1506542893139 "|FSMtopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_dh FSMtopLevel.vhd(21) " "Verilog HDL or VHDL warning at FSMtopLevel.vhd(21): object \"output_dh\" assigned a value but never read" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506542893139 "|FSMtopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountOneSec CountOneSec:counter " "Elaborating entity \"CountOneSec\" for hierarchy \"CountOneSec:counter\"" {  } { { "FSMtopLevel.vhd" "counter" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo tempo:unidade_segundo " "Elaborating entity \"tempo\" for hierarchy \"tempo:unidade_segundo\"" {  } { { "FSMtopLevel.vhd" "unidade_segundo" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador tempo:unidade_segundo\|registrador:reg " "Elaborating entity \"registrador\" for hierarchy \"tempo:unidade_segundo\|registrador:reg\"" {  } { { "tempo.vhd" "reg" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA tempo:unidade_segundo\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"tempo:unidade_segundo\|ULA:ULA\"" {  } { { "tempo.vhd" "ULA" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor2 tempo:unidade_segundo\|xor2:XOR1 " "Elaborating entity \"xor2\" for hierarchy \"tempo:unidade_segundo\|xor2:XOR1\"" {  } { { "tempo.vhd" "XOR1" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 tempo:unidade_segundo\|mux2:MUX1 " "Elaborating entity \"mux2\" for hierarchy \"tempo:unidade_segundo\|mux2:MUX1\"" {  } { { "tempo.vhd" "MUX1" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg tempo:unidade_segundo\|conversorHex7Seg:display0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"tempo:unidade_segundo\|conversorHex7Seg:display0\"" {  } { { "tempo.vhd" "display0" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not2 tempo:unidade_segundo\|not2:saida " "Elaborating entity \"not2\" for hierarchy \"tempo:unidade_segundo\|not2:saida\"" {  } { { "tempo.vhd" "saida" { Text "/home/matheus/Documents/ProjetoDesignComputadores/tempo.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542893162 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "X\[3..1\] not2.vhd(7) " "Using initial value X (don't care) for net \"X\[3..1\]\" at not2.vhd(7)" {  } { { "not2.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/not2.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542893162 "|FSMtopLevel|tempo:unidade_segundo|not2:saida"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506542894520 "|FSMtopLevel|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1506542894520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506542894576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506542895043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506542895043 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "FSMtopLevel.vhd" "" { Text "/home/matheus/Documents/ProjetoDesignComputadores/FSMtopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506542895103 "|FSMtopLevel|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1506542895103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "259 " "Implemented 259 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506542895104 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506542895104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506542895104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506542895104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506542895115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 17:08:15 2017 " "Processing ended: Wed Sep 27 17:08:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506542895115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506542895115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506542895115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506542895115 ""}
