<stg><name>convolve_Pipeline_VITIS_LOOP_21_2</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_phi = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w

]]></Node>
<StgValue><ssdm name="w_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6

]]></Node>
<StgValue><ssdm name="w_6_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4

]]></Node>
<StgValue><ssdm name="w_4_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3

]]></Node>
<StgValue><ssdm name="w_3_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5

]]></Node>
<StgValue><ssdm name="w_5_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1

]]></Node>
<StgValue><ssdm name="w_1_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2

]]></Node>
<StgValue><ssdm name="w_2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8

]]></Node>
<StgValue><ssdm name="w_8_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7

]]></Node>
<StgValue><ssdm name="w_7_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:13 %i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:14 %tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:15 %add_ln31_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln31_2

]]></Node>
<StgValue><ssdm name="add_ln31_2_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %store_ln14 = store i3 1, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %VITIS_LOOP_25_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_3:0 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_25_3:1 %icmp_ln21 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3:2 %br_ln21 = br i1 %icmp_ln21, void %VITIS_LOOP_25_3.split, void %for.inc30.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:0 %trunc_ln21 = trunc i3 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:1 %zext_ln31 = zext i3 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:9 %empty_7 = add i3 %tmp, i3 7

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:10 %zext_ln31_2 = zext i3 %empty_7

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
VITIS_LOOP_25_3.split:11 %tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_7, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:12 %add_ln31_4 = add i5 %tmp_1, i5 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="add_ln31_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:13 %add_ln31_5 = add i5 %add_ln31_4, i5 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:14 %zext_ln31_3 = zext i5 %add_ln31_5

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:15 %x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_25_3.split:16 %add_ln31 = add i2 %trunc_ln21, i2 3

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="2">
<![CDATA[
VITIS_LOOP_25_3.split:17 %zext_ln31_4 = zext i2 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:18 %add_ln31_6 = add i5 %add_ln31_4, i5 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="add_ln31_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:19 %zext_ln31_5 = zext i5 %add_ln31_6

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:20 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:24 %a = load i5 %x_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:25 %a_1 = load i5 %x_addr_1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5">
<![CDATA[
for.inc30.exitStub:0 %p_phi_load = load i5 %p_phi

]]></Node>
<StgValue><ssdm name="p_phi_load"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc30.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %p_phi_out, i5 %p_phi_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
for.inc30.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:21 %add_ln31_7 = add i5 %add_ln31_2_read, i5 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="add_ln31_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:22 %zext_ln31_6 = zext i5 %add_ln31_7

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:23 %x_addr_3 = getelementptr i32 %x, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="x_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:24 %a = load i5 %x_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:25 %a_1 = load i5 %x_addr_1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:26 %add_ln31_1 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:27 %zext_ln31_7 = zext i3 %add_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:28 %add_ln31_8 = add i5 %add_ln31_4, i5 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:29 %zext_ln31_8 = zext i5 %add_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:30 %x_addr_2 = getelementptr i32 %x, i64 0, i64 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:34 %a_2 = load i5 %x_addr_2

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:35 %a_3 = load i5 %x_addr_3

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:56 %mul_ln33_3 = mul i32 %a_1, i32 %w_1_read

]]></Node>
<StgValue><ssdm name="mul_ln33_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:61 %mul_ln33_8 = mul i32 %a, i32 %w_read

]]></Node>
<StgValue><ssdm name="mul_ln33_8"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:62 %add_ln33 = add i32 %mul_ln33_3, i32 %mul_ln33_8

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:71 %store_ln14 = store i3 %add_ln31_1, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:2 %add_ln31_3 = add i5 %add_ln31_2_read, i5 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:31 %add_ln31_9 = add i5 %add_ln31_2_read, i5 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="add_ln31_9"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:34 %a_2 = load i5 %x_addr_2

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:35 %a_3 = load i5 %x_addr_3

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:38 %empty_8 = add i5 %i_read, i5 1

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:39 %shl_ln31 = shl i5 %empty_8, i5 2

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:40 %add_ln31_10 = add i5 %shl_ln31, i5 %empty_8

]]></Node>
<StgValue><ssdm name="add_ln31_10"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:41 %add_ln31_11 = add i5 %add_ln31_10, i5 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="add_ln31_11"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:42 %zext_ln31_10 = zext i5 %add_ln31_11

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:43 %x_addr_6 = getelementptr i32 %x, i64 0, i64 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="x_addr_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:44 %add_ln31_12 = add i5 %add_ln31_10, i5 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31_12"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:45 %zext_ln31_11 = zext i5 %add_ln31_12

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:46 %x_addr_7 = getelementptr i32 %x, i64 0, i64 %zext_ln31_11

]]></Node>
<StgValue><ssdm name="x_addr_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:47 %add_ln31_13 = add i5 %add_ln31_10, i5 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="add_ln31_13"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:50 %a_6 = load i5 %x_addr_6

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:51 %a_7 = load i5 %x_addr_7

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:55 %mul_ln33_2 = mul i32 %a_2, i32 %w_2_read

]]></Node>
<StgValue><ssdm name="mul_ln33_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:58 %mul_ln33_5 = mul i32 %a_3, i32 %w_3_read

]]></Node>
<StgValue><ssdm name="mul_ln33_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:63 %add_ln33_1 = add i32 %mul_ln33_2, i32 %mul_ln33_5

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:72 %store_ln0 = store i5 %empty_8, i5 %p_phi

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:3 %zext_ln31_1 = zext i5 %add_ln31_3

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:4 %x_addr_4 = getelementptr i32 %x, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="x_addr_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:36 %a_4 = load i5 %x_addr_4

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:48 %zext_ln31_12 = zext i5 %add_ln31_13

]]></Node>
<StgValue><ssdm name="zext_ln31_12"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:49 %x_addr_8 = getelementptr i32 %x, i64 0, i64 %zext_ln31_12

]]></Node>
<StgValue><ssdm name="x_addr_8"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:50 %a_6 = load i5 %x_addr_6

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:51 %a_7 = load i5 %x_addr_7

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:52 %a_8 = load i5 %x_addr_8

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:53 %mul_ln33 = mul i32 %a_7, i32 %w_7_read

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:60 %mul_ln33_7 = mul i32 %a_6, i32 %w_6_read

]]></Node>
<StgValue><ssdm name="mul_ln33_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:32 %zext_ln31_9 = zext i5 %add_ln31_9

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:33 %x_addr_5 = getelementptr i32 %x, i64 0, i64 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="x_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:36 %a_4 = load i5 %x_addr_4

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:37 %a_5 = load i5 %x_addr_5

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:52 %a_8 = load i5 %x_addr_8

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:54 %mul_ln33_1 = mul i32 %a_8, i32 %w_8_read

]]></Node>
<StgValue><ssdm name="mul_ln33_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:59 %mul_ln33_6 = mul i32 %a_4, i32 %w_4_read

]]></Node>
<StgValue><ssdm name="mul_ln33_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:66 %add_ln33_4 = add i32 %mul_ln33, i32 %mul_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:67 %add_ln33_5 = add i32 %add_ln33_4, i32 %mul_ln33_7

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:5 %output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:6 %specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:7 %speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln14"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:8 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:37 %a_5 = load i5 %x_addr_5

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:57 %mul_ln33_4 = mul i32 %a_5, i32 %w_5_read

]]></Node>
<StgValue><ssdm name="mul_ln33_4"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:64 %add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:65 %add_ln33_3 = add i32 %mul_ln33_6, i32 %mul_ln33_4

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:68 %add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:69 %sum = add i32 %add_ln33_6, i32 %add_ln33_2

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
VITIS_LOOP_25_3.split:70 %store_ln36 = store i32 %sum, i5 %output_r_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:73 %br_ln21 = br void %VITIS_LOOP_25_3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="133" name="add_ln31_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln31_2"/></StgValue>
</port>
<port id="134" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="137" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="138" name="w_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_7"/></StgValue>
</port>
<port id="139" name="w_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_8"/></StgValue>
</port>
<port id="140" name="w_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_2"/></StgValue>
</port>
<port id="141" name="w_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_1"/></StgValue>
</port>
<port id="142" name="w_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_5"/></StgValue>
</port>
<port id="143" name="w_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_3"/></StgValue>
</port>
<port id="144" name="w_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_4"/></StgValue>
</port>
<port id="145" name="w_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_6"/></StgValue>
</port>
<port id="146" name="w" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w"/></StgValue>
</port>
<port id="147" name="p_phi_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_phi_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="149" from="StgValue_148" to="p_phi" fromId="148" toId="9">
</dataflow>
<dataflow id="150" from="StgValue_148" to="j" fromId="148" toId="10">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="151" toId="11">
</dataflow>
<dataflow id="153" from="output_r" to="specinterface_ln0" fromId="135" toId="11">
</dataflow>
<dataflow id="155" from="empty" to="specinterface_ln0" fromId="154" toId="11">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="158" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="11">
</dataflow>
<dataflow id="163" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="167" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="168" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="169" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="170" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="171" from="empty_0" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="172" from="empty_0" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="173" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="11">
</dataflow>
<dataflow id="174" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="151" toId="12">
</dataflow>
<dataflow id="176" from="x" to="specinterface_ln0" fromId="134" toId="12">
</dataflow>
<dataflow id="177" from="empty" to="specinterface_ln0" fromId="154" toId="12">
</dataflow>
<dataflow id="178" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="179" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="181" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="12">
</dataflow>
<dataflow id="182" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="183" from="empty_0" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="185" from="empty_0" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="186" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="187" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="189" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="190" from="empty_0" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="191" from="empty_0" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="192" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="12">
</dataflow>
<dataflow id="193" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="195" from="_ssdm_op_Read.ap_auto.i32" to="w_read" fromId="194" toId="13">
</dataflow>
<dataflow id="196" from="w" to="w_read" fromId="146" toId="13">
</dataflow>
<dataflow id="197" from="_ssdm_op_Read.ap_auto.i32" to="w_6_read" fromId="194" toId="14">
</dataflow>
<dataflow id="198" from="w_6" to="w_6_read" fromId="145" toId="14">
</dataflow>
<dataflow id="199" from="_ssdm_op_Read.ap_auto.i32" to="w_4_read" fromId="194" toId="15">
</dataflow>
<dataflow id="200" from="w_4" to="w_4_read" fromId="144" toId="15">
</dataflow>
<dataflow id="201" from="_ssdm_op_Read.ap_auto.i32" to="w_3_read" fromId="194" toId="16">
</dataflow>
<dataflow id="202" from="w_3" to="w_3_read" fromId="143" toId="16">
</dataflow>
<dataflow id="203" from="_ssdm_op_Read.ap_auto.i32" to="w_5_read" fromId="194" toId="17">
</dataflow>
<dataflow id="204" from="w_5" to="w_5_read" fromId="142" toId="17">
</dataflow>
<dataflow id="205" from="_ssdm_op_Read.ap_auto.i32" to="w_1_read" fromId="194" toId="18">
</dataflow>
<dataflow id="206" from="w_1" to="w_1_read" fromId="141" toId="18">
</dataflow>
<dataflow id="207" from="_ssdm_op_Read.ap_auto.i32" to="w_2_read" fromId="194" toId="19">
</dataflow>
<dataflow id="208" from="w_2" to="w_2_read" fromId="140" toId="19">
</dataflow>
<dataflow id="209" from="_ssdm_op_Read.ap_auto.i32" to="w_8_read" fromId="194" toId="20">
</dataflow>
<dataflow id="210" from="w_8" to="w_8_read" fromId="139" toId="20">
</dataflow>
<dataflow id="211" from="_ssdm_op_Read.ap_auto.i32" to="w_7_read" fromId="194" toId="21">
</dataflow>
<dataflow id="212" from="w_7" to="w_7_read" fromId="138" toId="21">
</dataflow>
<dataflow id="214" from="_ssdm_op_Read.ap_auto.i5" to="i_read" fromId="213" toId="22">
</dataflow>
<dataflow id="215" from="i" to="i_read" fromId="137" toId="22">
</dataflow>
<dataflow id="217" from="_ssdm_op_Read.ap_auto.i3" to="tmp" fromId="216" toId="23">
</dataflow>
<dataflow id="218" from="empty" to="tmp" fromId="136" toId="23">
</dataflow>
<dataflow id="219" from="_ssdm_op_Read.ap_auto.i5" to="add_ln31_2_read" fromId="213" toId="24">
</dataflow>
<dataflow id="220" from="add_ln31_2" to="add_ln31_2_read" fromId="133" toId="24">
</dataflow>
<dataflow id="222" from="StgValue_221" to="store_ln14" fromId="221" toId="25">
</dataflow>
<dataflow id="223" from="j" to="store_ln14" fromId="10" toId="25">
</dataflow>
<dataflow id="224" from="j" to="j_1" fromId="10" toId="27">
</dataflow>
<dataflow id="225" from="j_1" to="icmp_ln21" fromId="27" toId="28">
</dataflow>
<dataflow id="227" from="StgValue_226" to="icmp_ln21" fromId="226" toId="28">
</dataflow>
<dataflow id="228" from="icmp_ln21" to="br_ln21" fromId="28" toId="29">
</dataflow>
<dataflow id="229" from="j_1" to="trunc_ln21" fromId="27" toId="30">
</dataflow>
<dataflow id="230" from="j_1" to="zext_ln31" fromId="27" toId="31">
</dataflow>
<dataflow id="231" from="tmp" to="empty_7" fromId="23" toId="32">
</dataflow>
<dataflow id="233" from="StgValue_232" to="empty_7" fromId="232" toId="32">
</dataflow>
<dataflow id="234" from="empty_7" to="zext_ln31_2" fromId="32" toId="33">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_1" fromId="235" toId="34">
</dataflow>
<dataflow id="237" from="empty_7" to="tmp_1" fromId="32" toId="34">
</dataflow>
<dataflow id="239" from="StgValue_238" to="tmp_1" fromId="238" toId="34">
</dataflow>
<dataflow id="240" from="tmp_1" to="add_ln31_4" fromId="34" toId="35">
</dataflow>
<dataflow id="241" from="zext_ln31_2" to="add_ln31_4" fromId="33" toId="35">
</dataflow>
<dataflow id="242" from="add_ln31_4" to="add_ln31_5" fromId="35" toId="36">
</dataflow>
<dataflow id="243" from="zext_ln31" to="add_ln31_5" fromId="31" toId="36">
</dataflow>
<dataflow id="244" from="add_ln31_5" to="zext_ln31_3" fromId="36" toId="37">
</dataflow>
<dataflow id="245" from="x" to="x_addr_1" fromId="134" toId="38">
</dataflow>
<dataflow id="247" from="StgValue_246" to="x_addr_1" fromId="246" toId="38">
</dataflow>
<dataflow id="248" from="zext_ln31_3" to="x_addr_1" fromId="37" toId="38">
</dataflow>
<dataflow id="249" from="trunc_ln21" to="add_ln31" fromId="30" toId="39">
</dataflow>
<dataflow id="251" from="StgValue_250" to="add_ln31" fromId="250" toId="39">
</dataflow>
<dataflow id="252" from="add_ln31" to="zext_ln31_4" fromId="39" toId="40">
</dataflow>
<dataflow id="253" from="add_ln31_4" to="add_ln31_6" fromId="35" toId="41">
</dataflow>
<dataflow id="254" from="zext_ln31_4" to="add_ln31_6" fromId="40" toId="41">
</dataflow>
<dataflow id="255" from="add_ln31_6" to="zext_ln31_5" fromId="41" toId="42">
</dataflow>
<dataflow id="256" from="x" to="x_addr" fromId="134" toId="43">
</dataflow>
<dataflow id="257" from="StgValue_246" to="x_addr" fromId="246" toId="43">
</dataflow>
<dataflow id="258" from="zext_ln31_5" to="x_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="259" from="x_addr" to="a" fromId="43" toId="44">
</dataflow>
<dataflow id="260" from="x_addr_1" to="a_1" fromId="38" toId="45">
</dataflow>
<dataflow id="261" from="add_ln31_2_read" to="add_ln31_7" fromId="24" toId="46">
</dataflow>
<dataflow id="262" from="zext_ln31_4" to="add_ln31_7" fromId="40" toId="46">
</dataflow>
<dataflow id="263" from="add_ln31_7" to="zext_ln31_6" fromId="46" toId="47">
</dataflow>
<dataflow id="264" from="x" to="x_addr_3" fromId="134" toId="48">
</dataflow>
<dataflow id="265" from="StgValue_246" to="x_addr_3" fromId="246" toId="48">
</dataflow>
<dataflow id="266" from="zext_ln31_6" to="x_addr_3" fromId="47" toId="48">
</dataflow>
<dataflow id="267" from="x_addr" to="a" fromId="43" toId="49">
</dataflow>
<dataflow id="268" from="x_addr_1" to="a_1" fromId="38" toId="50">
</dataflow>
<dataflow id="269" from="j_1" to="add_ln31_1" fromId="27" toId="51">
</dataflow>
<dataflow id="270" from="StgValue_221" to="add_ln31_1" fromId="221" toId="51">
</dataflow>
<dataflow id="271" from="add_ln31_1" to="zext_ln31_7" fromId="51" toId="52">
</dataflow>
<dataflow id="272" from="add_ln31_4" to="add_ln31_8" fromId="35" toId="53">
</dataflow>
<dataflow id="273" from="zext_ln31_7" to="add_ln31_8" fromId="52" toId="53">
</dataflow>
<dataflow id="274" from="add_ln31_8" to="zext_ln31_8" fromId="53" toId="54">
</dataflow>
<dataflow id="275" from="x" to="x_addr_2" fromId="134" toId="55">
</dataflow>
<dataflow id="276" from="StgValue_246" to="x_addr_2" fromId="246" toId="55">
</dataflow>
<dataflow id="277" from="zext_ln31_8" to="x_addr_2" fromId="54" toId="55">
</dataflow>
<dataflow id="278" from="x_addr_2" to="a_2" fromId="55" toId="56">
</dataflow>
<dataflow id="279" from="x_addr_3" to="a_3" fromId="48" toId="57">
</dataflow>
<dataflow id="280" from="a_1" to="mul_ln33_3" fromId="50" toId="58">
</dataflow>
<dataflow id="281" from="w_1_read" to="mul_ln33_3" fromId="18" toId="58">
</dataflow>
<dataflow id="282" from="a" to="mul_ln33_8" fromId="49" toId="59">
</dataflow>
<dataflow id="283" from="w_read" to="mul_ln33_8" fromId="13" toId="59">
</dataflow>
<dataflow id="284" from="mul_ln33_3" to="add_ln33" fromId="58" toId="60">
</dataflow>
<dataflow id="285" from="mul_ln33_8" to="add_ln33" fromId="59" toId="60">
</dataflow>
<dataflow id="286" from="add_ln31_1" to="store_ln14" fromId="51" toId="61">
</dataflow>
<dataflow id="287" from="j" to="store_ln14" fromId="10" toId="61">
</dataflow>
<dataflow id="288" from="add_ln31_2_read" to="add_ln31_3" fromId="24" toId="62">
</dataflow>
<dataflow id="289" from="zext_ln31" to="add_ln31_3" fromId="31" toId="62">
</dataflow>
<dataflow id="290" from="add_ln31_2_read" to="add_ln31_9" fromId="24" toId="63">
</dataflow>
<dataflow id="291" from="zext_ln31_7" to="add_ln31_9" fromId="52" toId="63">
</dataflow>
<dataflow id="292" from="x_addr_2" to="a_2" fromId="55" toId="64">
</dataflow>
<dataflow id="293" from="x_addr_3" to="a_3" fromId="48" toId="65">
</dataflow>
<dataflow id="294" from="i_read" to="empty_8" fromId="22" toId="66">
</dataflow>
<dataflow id="296" from="StgValue_295" to="empty_8" fromId="295" toId="66">
</dataflow>
<dataflow id="297" from="empty_8" to="shl_ln31" fromId="66" toId="67">
</dataflow>
<dataflow id="299" from="StgValue_298" to="shl_ln31" fromId="298" toId="67">
</dataflow>
<dataflow id="300" from="shl_ln31" to="add_ln31_10" fromId="67" toId="68">
</dataflow>
<dataflow id="301" from="empty_8" to="add_ln31_10" fromId="66" toId="68">
</dataflow>
<dataflow id="302" from="add_ln31_10" to="add_ln31_11" fromId="68" toId="69">
</dataflow>
<dataflow id="303" from="zext_ln31_4" to="add_ln31_11" fromId="40" toId="69">
</dataflow>
<dataflow id="304" from="add_ln31_11" to="zext_ln31_10" fromId="69" toId="70">
</dataflow>
<dataflow id="305" from="x" to="x_addr_6" fromId="134" toId="71">
</dataflow>
<dataflow id="306" from="StgValue_246" to="x_addr_6" fromId="246" toId="71">
</dataflow>
<dataflow id="307" from="zext_ln31_10" to="x_addr_6" fromId="70" toId="71">
</dataflow>
<dataflow id="308" from="add_ln31_10" to="add_ln31_12" fromId="68" toId="72">
</dataflow>
<dataflow id="309" from="zext_ln31" to="add_ln31_12" fromId="31" toId="72">
</dataflow>
<dataflow id="310" from="add_ln31_12" to="zext_ln31_11" fromId="72" toId="73">
</dataflow>
<dataflow id="311" from="x" to="x_addr_7" fromId="134" toId="74">
</dataflow>
<dataflow id="312" from="StgValue_246" to="x_addr_7" fromId="246" toId="74">
</dataflow>
<dataflow id="313" from="zext_ln31_11" to="x_addr_7" fromId="73" toId="74">
</dataflow>
<dataflow id="314" from="add_ln31_10" to="add_ln31_13" fromId="68" toId="75">
</dataflow>
<dataflow id="315" from="zext_ln31_7" to="add_ln31_13" fromId="52" toId="75">
</dataflow>
<dataflow id="316" from="x_addr_6" to="a_6" fromId="71" toId="76">
</dataflow>
<dataflow id="317" from="x_addr_7" to="a_7" fromId="74" toId="77">
</dataflow>
<dataflow id="318" from="a_2" to="mul_ln33_2" fromId="64" toId="78">
</dataflow>
<dataflow id="319" from="w_2_read" to="mul_ln33_2" fromId="19" toId="78">
</dataflow>
<dataflow id="320" from="a_3" to="mul_ln33_5" fromId="65" toId="79">
</dataflow>
<dataflow id="321" from="w_3_read" to="mul_ln33_5" fromId="16" toId="79">
</dataflow>
<dataflow id="322" from="mul_ln33_2" to="add_ln33_1" fromId="78" toId="80">
</dataflow>
<dataflow id="323" from="mul_ln33_5" to="add_ln33_1" fromId="79" toId="80">
</dataflow>
<dataflow id="324" from="empty_8" to="store_ln0" fromId="66" toId="81">
</dataflow>
<dataflow id="325" from="p_phi" to="store_ln0" fromId="9" toId="81">
</dataflow>
<dataflow id="326" from="add_ln31_3" to="zext_ln31_1" fromId="62" toId="82">
</dataflow>
<dataflow id="327" from="x" to="x_addr_4" fromId="134" toId="83">
</dataflow>
<dataflow id="328" from="StgValue_246" to="x_addr_4" fromId="246" toId="83">
</dataflow>
<dataflow id="329" from="zext_ln31_1" to="x_addr_4" fromId="82" toId="83">
</dataflow>
<dataflow id="330" from="x_addr_4" to="a_4" fromId="83" toId="84">
</dataflow>
<dataflow id="331" from="add_ln31_13" to="zext_ln31_12" fromId="75" toId="85">
</dataflow>
<dataflow id="332" from="x" to="x_addr_8" fromId="134" toId="86">
</dataflow>
<dataflow id="333" from="StgValue_246" to="x_addr_8" fromId="246" toId="86">
</dataflow>
<dataflow id="334" from="zext_ln31_12" to="x_addr_8" fromId="85" toId="86">
</dataflow>
<dataflow id="335" from="x_addr_6" to="a_6" fromId="71" toId="87">
</dataflow>
<dataflow id="336" from="x_addr_7" to="a_7" fromId="74" toId="88">
</dataflow>
<dataflow id="337" from="x_addr_8" to="a_8" fromId="86" toId="89">
</dataflow>
<dataflow id="338" from="a_7" to="mul_ln33" fromId="88" toId="90">
</dataflow>
<dataflow id="339" from="w_7_read" to="mul_ln33" fromId="21" toId="90">
</dataflow>
<dataflow id="340" from="a_6" to="mul_ln33_7" fromId="87" toId="91">
</dataflow>
<dataflow id="341" from="w_6_read" to="mul_ln33_7" fromId="14" toId="91">
</dataflow>
<dataflow id="342" from="add_ln31_9" to="zext_ln31_9" fromId="63" toId="92">
</dataflow>
<dataflow id="343" from="x" to="x_addr_5" fromId="134" toId="93">
</dataflow>
<dataflow id="344" from="StgValue_246" to="x_addr_5" fromId="246" toId="93">
</dataflow>
<dataflow id="345" from="zext_ln31_9" to="x_addr_5" fromId="92" toId="93">
</dataflow>
<dataflow id="346" from="x_addr_4" to="a_4" fromId="83" toId="94">
</dataflow>
<dataflow id="347" from="x_addr_5" to="a_5" fromId="93" toId="95">
</dataflow>
<dataflow id="348" from="x_addr_8" to="a_8" fromId="86" toId="96">
</dataflow>
<dataflow id="349" from="a_8" to="mul_ln33_1" fromId="96" toId="97">
</dataflow>
<dataflow id="350" from="w_8_read" to="mul_ln33_1" fromId="20" toId="97">
</dataflow>
<dataflow id="351" from="a_4" to="mul_ln33_6" fromId="94" toId="98">
</dataflow>
<dataflow id="352" from="w_4_read" to="mul_ln33_6" fromId="15" toId="98">
</dataflow>
<dataflow id="353" from="mul_ln33" to="add_ln33_4" fromId="90" toId="99">
</dataflow>
<dataflow id="354" from="mul_ln33_1" to="add_ln33_4" fromId="97" toId="99">
</dataflow>
<dataflow id="355" from="add_ln33_4" to="add_ln33_5" fromId="99" toId="100">
</dataflow>
<dataflow id="356" from="mul_ln33_7" to="add_ln33_5" fromId="91" toId="100">
</dataflow>
<dataflow id="357" from="output_r" to="output_r_addr" fromId="135" toId="101">
</dataflow>
<dataflow id="358" from="StgValue_246" to="output_r_addr" fromId="246" toId="101">
</dataflow>
<dataflow id="359" from="zext_ln31_1" to="output_r_addr" fromId="82" toId="101">
</dataflow>
<dataflow id="361" from="_ssdm_op_SpecPipeline" to="specpipeline_ln14" fromId="360" toId="102">
</dataflow>
<dataflow id="362" from="StgValue_161" to="specpipeline_ln14" fromId="161" toId="102">
</dataflow>
<dataflow id="363" from="StgValue_156" to="specpipeline_ln14" fromId="156" toId="102">
</dataflow>
<dataflow id="364" from="StgValue_156" to="specpipeline_ln14" fromId="156" toId="102">
</dataflow>
<dataflow id="365" from="StgValue_156" to="specpipeline_ln14" fromId="156" toId="102">
</dataflow>
<dataflow id="366" from="empty_0" to="specpipeline_ln14" fromId="159" toId="102">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln14" fromId="367" toId="103">
</dataflow>
<dataflow id="370" from="StgValue_369" to="speclooptripcount_ln14" fromId="369" toId="103">
</dataflow>
<dataflow id="371" from="StgValue_369" to="speclooptripcount_ln14" fromId="369" toId="103">
</dataflow>
<dataflow id="372" from="StgValue_369" to="speclooptripcount_ln14" fromId="369" toId="103">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="373" toId="104">
</dataflow>
<dataflow id="376" from="empty_2" to="specloopname_ln21" fromId="375" toId="104">
</dataflow>
<dataflow id="377" from="x_addr_5" to="a_5" fromId="93" toId="105">
</dataflow>
<dataflow id="378" from="a_5" to="mul_ln33_4" fromId="105" toId="106">
</dataflow>
<dataflow id="379" from="w_5_read" to="mul_ln33_4" fromId="17" toId="106">
</dataflow>
<dataflow id="380" from="add_ln33_1" to="add_ln33_2" fromId="80" toId="107">
</dataflow>
<dataflow id="381" from="add_ln33" to="add_ln33_2" fromId="60" toId="107">
</dataflow>
<dataflow id="382" from="mul_ln33_6" to="add_ln33_3" fromId="98" toId="108">
</dataflow>
<dataflow id="383" from="mul_ln33_4" to="add_ln33_3" fromId="106" toId="108">
</dataflow>
<dataflow id="384" from="add_ln33_5" to="add_ln33_6" fromId="100" toId="109">
</dataflow>
<dataflow id="385" from="add_ln33_3" to="add_ln33_6" fromId="108" toId="109">
</dataflow>
<dataflow id="386" from="add_ln33_6" to="sum" fromId="109" toId="110">
</dataflow>
<dataflow id="387" from="add_ln33_2" to="sum" fromId="107" toId="110">
</dataflow>
<dataflow id="388" from="sum" to="store_ln36" fromId="110" toId="111">
</dataflow>
<dataflow id="389" from="output_r_addr" to="store_ln36" fromId="101" toId="111">
</dataflow>
<dataflow id="390" from="p_phi" to="p_phi_load" fromId="9" toId="113">
</dataflow>
<dataflow id="392" from="_ssdm_op_Write.ap_auto.i5P0A" to="write_ln0" fromId="391" toId="114">
</dataflow>
<dataflow id="393" from="p_phi_out" to="write_ln0" fromId="147" toId="114">
</dataflow>
<dataflow id="394" from="p_phi_load" to="write_ln0" fromId="113" toId="114">
</dataflow>
<dataflow id="395" from="icmp_ln21" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="396" from="icmp_ln21" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="397" from="icmp_ln21" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="398" from="icmp_ln21" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="399" from="icmp_ln21" to="StgValue_6" fromId="28" toId="6">
</dataflow>
</dataflows>


</stg>
