\hypertarget{group__RCCEx__I2S__Clock__Source}{}\doxysection{I2S Clock Source}
\label{group__RCCEx__I2S__Clock__Source}\index{I2S Clock Source@{I2S Clock Source}}
Collaboration diagram for I2S Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__I2S__Clock__Source_gac85bc46bec28f0f8db5b86aa995b3a8e}\label{group__RCCEx__I2S__Clock__Source_gac85bc46bec28f0f8db5b86aa995b3a8e}} 
\#define {\bfseries RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__I2S__Clock__Source_ga166abe0c32c576af8c719c0b521642fb}\label{group__RCCEx__I2S__Clock__Source_ga166abe0c32c576af8c719c0b521642fb}} 
\#define {\bfseries RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+PLL}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedfeaeeb72229c03562f0c1a145963c5}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__I2S__Clock__Source_gaf36ed164172cd329651775784798a3ba}\label{group__RCCEx__I2S__Clock__Source_gaf36ed164172cd329651775784798a3ba}} 
\#define {\bfseries RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+EXT}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4175acccc7833dd79b7a2e90dbc354f1}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__I2S__Clock__Source_gaa21a0874dd1a6b4c80897f2ab5f3e6cc}\label{group__RCCEx__I2S__Clock__Source_gaa21a0874dd1a6b4c80897f2ab5f3e6cc}} 
\#define {\bfseries RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+HSI}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4175acccc7833dd79b7a2e90dbc354f1}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaedfeaeeb72229c03562f0c1a145963c5}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S23\+SEL\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
