

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Fri Jun  2 20:35:44 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fetching_decoding_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.184 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction" [fetching_decoding_ip/src/decode.cpp:50]   --->   Operation 3 'read' 'instruction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 7" [fetching_decoding_ip/src/decode.cpp:17->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 4 'bitselect' 'd_imm_inst_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_imm_inst_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 20" [fetching_decoding_ip/src/decode.cpp:20->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 5 'bitselect' 'd_imm_inst_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction_read, i32 5, i32 6" [fetching_decoding_ip/src/type.cpp:69->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 6 'partselect' 'opch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 2, i32 4" [fetching_decoding_ip/src/type.cpp:70->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 7 'partselect' 'opcl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "%switch_ln72 = switch i2 %opch, void %sw.bb7.i.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:72->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 8 'switch' 'switch_ln72' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 9 [1/1] (2.18ns)   --->   "%switch_ln21 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i55.i.i, i3 4, void %sw.bb4.i52.i.i" [fetching_decoding_ip/src/type.cpp:21->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 9 'switch' 'switch_ln21' <Predicate = (opch == 1)> <Delay = 2.18>
ST_1 : Operation 10 [1/1] (2.18ns)   --->   "%br_ln26 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:26->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 10 'br' 'br_ln26' <Predicate = (opch == 1 & opcl == 4)> <Delay = 2.18>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%br_ln27 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:27->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 11 'br' 'br_ln27' <Predicate = (opch == 1 & opcl == 5)> <Delay = 2.18>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:22->fetching_decoding_ip/src/type.cpp:74->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 12 'br' 'br_ln22' <Predicate = (opch == 1 & opcl == 0)> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (2.18ns)   --->   "%switch_ln6 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i71.i.i, i3 5, void %sw.bb5.i86.i.i, i3 4, void %sw.bb4.i83.i.i" [fetching_decoding_ip/src/type.cpp:6->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 13 'switch' 'switch_ln6' <Predicate = (opch == 0)> <Delay = 2.18>
ST_1 : Operation 14 [1/1] (2.18ns)   --->   "%br_ln11 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:11->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 14 'br' 'br_ln11' <Predicate = (opch == 0 & opcl == 4)> <Delay = 2.18>
ST_1 : Operation 15 [1/1] (2.18ns)   --->   "%br_ln12 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:12->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 15 'br' 'br_ln12' <Predicate = (opch == 0 & opcl == 5)> <Delay = 2.18>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "%br_ln7 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:7->fetching_decoding_ip/src/type.cpp:73->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 16 'br' 'br_ln7' <Predicate = (opch == 0 & opcl == 0)> <Delay = 2.18>
ST_1 : Operation 17 [1/1] (2.18ns)   --->   "%switch_ln51 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i.i.i, i3 1, void %sw.bb1.i.i.i, i3 3, void %sw.bb3.i.i.i" [fetching_decoding_ip/src/type.cpp:51->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 17 'switch' 'switch_ln51' <Predicate = (opch == 3)> <Delay = 2.18>
ST_1 : Operation 18 [1/1] (2.18ns)   --->   "%br_ln55 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:55->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 18 'br' 'br_ln55' <Predicate = (opch == 3 & opcl == 3)> <Delay = 2.18>
ST_1 : Operation 19 [1/1] (2.18ns)   --->   "%br_ln53 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:53->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 19 'br' 'br_ln53' <Predicate = (opch == 3 & opcl == 1)> <Delay = 2.18>
ST_1 : Operation 20 [1/1] (2.18ns)   --->   "%br_ln52 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/type.cpp:52->fetching_decoding_ip/src/type.cpp:76->fetching_decoding_ip/src/decode.cpp:22->fetching_decoding_ip/src/decode.cpp:54]   --->   Operation 20 'br' 'br_ln52' <Predicate = (opch == 3 & opcl == 0)> <Delay = 2.18>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%d_i_type_write_assign = phi i3 6, void %sw.bb3.i.i.i, i3 2, void %sw.bb1.i.i.i, i3 4, void %sw.bb.i.i.i, i3 5, void %sw.bb5.i55.i.i, i3 1, void %sw.bb4.i52.i.i, i3 3, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i86.i.i, i3 2, void %sw.bb4.i83.i.i, i3 2, void %sw.bb.i71.i.i, i3 7, void %entry, i3 7, void %sw.bb.i.i, i3 7, void %sw.bb3.i.i, i3 7, void %sw.bb7.i.i"   --->   Operation 21 'phi' 'd_i_type_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 31" [fetching_decoding_ip/src/decode.cpp:30->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 22 'bitselect' 'd_imm_inst_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction_read, i32 8, i32 11" [fetching_decoding_ip/src/decode.cpp:35->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 23 'partselect' 'd_imm_inst_11_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.06ns)   --->   "%switch_ln37 = switch i3 %d_i_type_write_assign, void %_ZL16decode_immediatejP21decoded_instruction_s.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i" [fetching_decoding_ip/src/decode.cpp:37->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 24 'switch' 'switch_ln37' <Predicate = true> <Delay = 2.06>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction_read, i32 25, i32 30" [fetching_decoding_ip/src/immediate.cpp:22->fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 25 'partselect' 'tmp_4' <Predicate = (d_i_type_write_assign == 4)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8" [fetching_decoding_ip/src/immediate.cpp:23->fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 26 'bitconcatenate' 'or_ln3' <Predicate = (d_i_type_write_assign == 4)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i12 %or_ln3" [fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 27 'sext' 'sext_ln42' <Predicate = (d_i_type_write_assign == 4)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.06ns)   --->   "%br_ln42 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 28 'br' 'br_ln42' <Predicate = (d_i_type_write_assign == 4)> <Delay = 2.06>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction_read, i32 25, i32 31" [fetching_decoding_ip/src/immediate.cpp:15->fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 7, i32 11" [fetching_decoding_ip/src/immediate.cpp:15->fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 30 'partselect' 'tmp_3' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3" [fetching_decoding_ip/src/immediate.cpp:15->fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 31 'bitconcatenate' 'or_ln2' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i12 %or_ln2" [fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 32 'sext' 'sext_ln41' <Predicate = (d_i_type_write_assign == 3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.06ns)   --->   "%br_ln41 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 33 'br' 'br_ln41' <Predicate = (d_i_type_write_assign == 3)> <Delay = 2.06>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction_read, i32 20, i32 31" [fetching_decoding_ip/src/immediate.cpp:7->fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 34 'partselect' 'or_ln7' <Predicate = (d_i_type_write_assign == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i12 %or_ln7" [fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 35 'sext' 'sext_ln40' <Predicate = (d_i_type_write_assign == 2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.06ns)   --->   "%br_ln40 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 36 'br' 'br_ln40' <Predicate = (d_i_type_write_assign == 2)> <Delay = 2.06>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction_read, i32 12, i32 31" [fetching_decoding_ip/src/immediate.cpp:32->fetching_decoding_ip/src/decode.cpp:43->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 37 'partselect' 'or_ln1' <Predicate = (d_i_type_write_assign == 5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.06ns)   --->   "%br_ln43 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:43->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 38 'br' 'br_ln43' <Predicate = (d_i_type_write_assign == 5)> <Delay = 2.06>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction_read, i32 12, i32 19" [fetching_decoding_ip/src/immediate.cpp:39->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 39 'partselect' 'tmp' <Predicate = (d_i_type_write_assign == 6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction_read, i32 21, i32 30" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = (d_i_type_write_assign == 6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %tmp, i1 %d_imm_inst_20, i10 %tmp_1" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (d_i_type_write_assign == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.06ns)   --->   "%br_ln44 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit" [fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 42 'br' 'br_ln44' <Predicate = (d_i_type_write_assign == 6)> <Delay = 2.06>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%d_i_imm_write_assign = phi i20 %or_ln, void %sw.bb35.i, i20 %or_ln1, void %sw.bb31.i, i20 %sext_ln42, void %sw.bb26.i, i20 %sext_ln41, void %sw.bb21.i, i20 %sext_ln40, void %sw.bb17.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 43 'phi' 'd_i_imm_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%newret = insertvalue i23 <undef>, i3 %d_i_type_write_assign"   --->   Operation 44 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i23 %newret, i20 %d_i_imm_write_assign" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 45 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln40 = ret i23 %newret2" [fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55]   --->   Operation 46 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.184ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('d_i.type') [33]  (2.184 ns)

 <State 2>: 2.065ns
The critical path consists of the following:
	'phi' operation ('d_i.type') [33]  (0.000 ns)
	multiplexor before 'phi' operation ('d_i.imm', fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55) with incoming values : ('sext_ln42', fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55) ('sext_ln41', fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55) ('sext_ln40', fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55) ('or_ln1', fetching_decoding_ip/src/immediate.cpp:32->fetching_decoding_ip/src/decode.cpp:43->fetching_decoding_ip/src/decode.cpp:55) ('or_ln', fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55) [61]  (2.065 ns)
	'phi' operation ('d_i.imm', fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55) with incoming values : ('sext_ln42', fetching_decoding_ip/src/decode.cpp:42->fetching_decoding_ip/src/decode.cpp:55) ('sext_ln41', fetching_decoding_ip/src/decode.cpp:41->fetching_decoding_ip/src/decode.cpp:55) ('sext_ln40', fetching_decoding_ip/src/decode.cpp:40->fetching_decoding_ip/src/decode.cpp:55) ('or_ln1', fetching_decoding_ip/src/immediate.cpp:32->fetching_decoding_ip/src/decode.cpp:43->fetching_decoding_ip/src/decode.cpp:55) ('or_ln', fetching_decoding_ip/src/immediate.cpp:40->fetching_decoding_ip/src/decode.cpp:44->fetching_decoding_ip/src/decode.cpp:55) [61]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
