TRACE::2021-03-18.12:53:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.12:53:45::SCWPlatform::Opened new HwDB with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:45::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-18.12:53:45::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw"
		}]
}
TRACE::2021-03-18.12:53:45::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-18.12:53:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.12:53:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.12:53:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.12:53:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:45::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:45::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:45::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.12:53:45::SCWPlatform::Generating the sources  .
TRACE::2021-03-18.12:53:46::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-18.12:53:46::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-18.12:53:46::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:46::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:46::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:46::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:46::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:46::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:46::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:46::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:46::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.12:53:46::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:46::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:46::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:46::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:46::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:46::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:46::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.12:53:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.12:53:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.12:53:46::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.12:53:56::SCWPlatform::Generating sources Done.
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-18.12:53:56::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-18.12:53:56::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-18.12:53:56::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.12:53:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.12:53:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:53:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:53:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:53:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:56::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.12:53:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.12:53:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.12:53:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.12:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:57::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:57::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:57::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:57::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:57::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:57::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:57::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:57::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.12:53:57::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.12:53:57::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-18.12:53:57::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.12:53:57::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-18.12:53:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:53:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:53:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:53:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:53:59::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-18.12:53:59::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-18.12:53:59::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-18.12:53:59::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.12:53:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.12:53:59::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-18.12:53:59::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.12:53:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.12:53:59::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.12:53:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.12:53:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.12:53:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.12:53:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-18.12:53:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.12:53:59::SCWSystem::Not a boot domain 
LOG::2021-03-18.12:53:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.12:53:59::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.12:53:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.12:53:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.12:53:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.12:53:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:53:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:53:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:53:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.12:53:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:53:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.12:53:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.12:53:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-18.12:53:59::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-18.12:53:59::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.12:53:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.12:54:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-18.12:54:00::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-18.12:54:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.12:54:00::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.12:54:00::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.12:54:00::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.12:54:00::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.12:54:00::SCWSystem::dir created 
TRACE::2021-03-18.12:54:00::SCWSystem::Writing the bif 
TRACE::2021-03-18.12:54:00::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.12:54:00::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.12:54:00::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.12:54:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.12:54:00::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:00::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.12:54:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_0
TRACE::2021-03-18.12:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:01::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.12:54:02::SCWPlatform::Clearing the existing platform
TRACE::2021-03-18.12:54:02::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-18.12:54:02::SCWBDomain::clearing the fsbl build
TRACE::2021-03-18.12:54:02::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:02::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:02::SCWSystem::Clearing the domains completed.
TRACE::2021-03-18.12:54:02::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-18.12:54:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:02::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-18.12:54:04::SCWPlatform::Opened new HwDB with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWReader::Active system found as  conv_accel_hw
TRACE::2021-03-18.12:54:04::SCWReader::Handling sysconfig conv_accel_hw
TRACE::2021-03-18.12:54:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.12:54:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.12:54:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-18.12:54:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-18.12:54:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:54:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-18.12:54:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.12:54:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWReader::No isolation master present  
TRACE::2021-03-18.12:54:05::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-18.12:54:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-18.12:54:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.12:54:05::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:54:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-18.12:54:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:05::SCWReader::No isolation master present  
TRACE::2021-03-18.12:54:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:06::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:06::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::In reload Mss file.
TRACE::2021-03-18.12:54:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-18.12:54:07::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-18.12:54:07::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-18.12:54:07::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.12:54:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.12:54:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:54:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:07::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:07::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:07::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.12:54:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:54:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:13::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:13::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:13::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-18.12:54:13::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-18.12:54:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-18.12:54:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::In reload Mss file.
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.12:54:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:54:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-18.12:54:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:16::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.12:54:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:54:16::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:16::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.12:54:16::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-18.12:54:18::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-03-18.12:54:22::SCWPlatform::Started generating the artifacts platform conv_accel_hw
TRACE::2021-03-18.12:54:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-18.12:54:22::SCWPlatform::Started generating the artifacts for system configuration conv_accel_hw
LOG::2021-03-18.12:54:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-18.12:54:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-18.12:54:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.12:54:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-18.12:54:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:22::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-18.12:54:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.12:54:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-18.12:54:22::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl & make 
TRACE::2021-03-18.12:54:22::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-18.12:54:22::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.12:54:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.12:54:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.12:54:22::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.12:54:22::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.12:54:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.12:54:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.12:54:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.12:54:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.12:54:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.12:54:22::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:22::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:22::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.12:54:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.12:54:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.12:54:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.12:54:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.12:54:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.12:54:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:23::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.12:54:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.12:54:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.12:54:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:23::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.12:54:23::SCWBDomain::"Compiling axidma"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:24::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.12:54:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.12:54:24::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.12:54:24::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:24::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:24::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.12:54:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.12:54:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.12:54:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:24::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:24::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.12:54:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.12:54:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.12:54:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:24::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:24::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.12:54:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:24::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.12:54:24::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-18.12:54:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:25::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-18.12:54:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.12:54:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.12:54:25::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.12:54:25::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:25::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.12:54:25::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-18.12:54:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:25::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-18.12:54:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.12:54:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.12:54:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.12:54:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:26::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.12:54:26::SCWBDomain::"Compiling emacps"

TRACE::2021-03-18.12:54:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:26::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-18.12:54:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.12:54:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:26::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.12:54:26::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-18.12:54:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:27::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-18.12:54:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.12:54:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:27::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.12:54:27::SCWBDomain::"Compiling qspips"

TRACE::2021-03-18.12:54:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-18.12:54:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.12:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.12:54:28::SCWBDomain::"Compiling scugic"

TRACE::2021-03-18.12:54:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:28::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-18.12:54:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.12:54:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:28::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.12:54:28::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-18.12:54:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-18.12:54:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.12:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:29::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.12:54:29::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-18.12:54:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:29::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-18.12:54:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.12:54:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.12:54:29::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.12:54:29::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-18.12:54:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:29::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.12:54:29::SCWBDomain::"Compiling sdps"

TRACE::2021-03-18.12:54:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:30::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-18.12:54:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.12:54:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.12:54:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.12:54:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:30::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.12:54:30::SCWBDomain::"Compiling standalone"

TRACE::2021-03-18.12:54:33::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:33::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.12:54:33::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:33::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-18.12:54:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:33::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-18.12:54:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.12:54:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:33::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.12:54:33::SCWBDomain::"Compiling uartps"

TRACE::2021-03-18.12:54:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:34::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-18.12:54:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.12:54:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.12:54:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.12:54:34::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:34::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.12:54:34::SCWBDomain::"Compiling usbps"

TRACE::2021-03-18.12:54:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:35::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-18.12:54:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.12:54:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:35::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.12:54:35::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-18.12:54:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:35::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-18.12:54:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.12:54:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:35::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.12:54:35::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-18.12:54:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:36::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-18.12:54:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-18.12:54:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel
TRACE::2021-03-18.12:54:36::SCWBDomain::_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.12:54:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:36::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-18.12:54:36::SCWBDomain::'Finished building libraries'

TRACE::2021-03-18.12:54:36::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_
TRACE::2021-03-18.12:54:36::SCWBDomain::hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-18.12:54:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-18.12:54:36::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-18.12:54:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.12:54:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.12:54:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-18.12:54:37::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.12:54:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-18.12:54:37::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.12:54:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-18.12:54:37::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.12:54:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-18.12:54:37::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-18.12:54:37::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-18.12:54:37::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-18.12:54:37::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-18.12:54:37::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-18.12:54:37::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-18.12:54:37::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-18.12:54:37::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-18.12:54:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-18.12:54:38::SCWSystem::Not a boot domain 
LOG::2021-03-18.12:54:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-18.12:54:38::SCWDomain::Generating domain artifcats
TRACE::2021-03-18.12:54:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-18.12:54:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/qemu/
TRACE::2021-03-18.12:54:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/export/conv_accel_hw/sw/conv_accel_hw/standalone_domain/qemu/
TRACE::2021-03-18.12:54:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-18.12:54:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:38::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:38::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-18.12:54:38::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-18.12:54:38::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-18.12:54:38::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-18.12:54:38::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:38::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:38::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:38::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-18.12:54:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-18.12:54:38::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:38::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-18.12:54:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-18.12:54:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-18.12:54:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-18.12:54:38::SCWMssOS::doing bsp build ... 
TRACE::2021-03-18.12:54:38::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.12:54:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.12:54:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-18.12:54:38::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-18.12:54:38::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.12:54:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.12:54:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.12:54:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.12:54:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.12:54:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-18.12:54:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-18.12:54:39::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.12:54:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.12:54:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-18.12:54:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-18.12:54:39::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-18.12:54:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-18.12:54:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-18.12:54:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.12:54:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.12:54:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:39::SCWMssOS::"Compiling axidma"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-18.12:54:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-18.12:54:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-18.12:54:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-18.12:54:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-18.12:54:40::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-18.12:54:40::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-18.12:54:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.12:54:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.12:54:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-18.12:54:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:40::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-18.12:54:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-18.12:54:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.12:54:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.12:54:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:41::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-18.12:54:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-18.12:54:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-18.12:54:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-18.12:54:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:41::SCWMssOS::"Compiling emacps"

TRACE::2021-03-18.12:54:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-18.12:54:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:42::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-18.12:54:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-18.12:54:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:43::SCWMssOS::"Compiling qspips"

TRACE::2021-03-18.12:54:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-18.12:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:44::SCWMssOS::"Compiling scugic"

TRACE::2021-03-18.12:54:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-18.12:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-18.12:54:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-18.12:54:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:44::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-18.12:54:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-18.12:54:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:45::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-18.12:54:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-18.12:54:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-18.12:54:45::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-18.12:54:45::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-18.12:54:45::SCWMssOS::"Compiling sdps"

TRACE::2021-03-18.12:54:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-18.12:54:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-18.12:54:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-18.12:54:46::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:46::SCWMssOS::"Compiling standalone"

TRACE::2021-03-18.12:54:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-18.12:54:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:49::SCWMssOS::"Compiling uartps"

TRACE::2021-03-18.12:54:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-18.12:54:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-18.12:54:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-18.12:54:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-18.12:54:50::SCWMssOS::"Compiling usbps"

TRACE::2021-03-18.12:54:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-18.12:54:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:50::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-18.12:54:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-18.12:54:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-18.12:54:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-18.12:54:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-18.12:54:51::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-18.12:54:52::SCWMssOS::'Finished building libraries'

TRACE::2021-03-18.12:54:52::SCWMssOS::Copying to export directory.
TRACE::2021-03-18.12:54:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-18.12:54:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-18.12:54:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-18.12:54:52::SCWSystem::Completed Processing the sysconfig conv_accel_hw
LOG::2021-03-18.12:54:52::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_hw
TRACE::2021-03-18.12:54:52::SCWPlatform::Started preparing the platform 
TRACE::2021-03-18.12:54:52::SCWSystem::Writing the bif file for system config conv_accel_hw
TRACE::2021-03-18.12:54:52::SCWSystem::dir created 
TRACE::2021-03-18.12:54:52::SCWSystem::Writing the bif 
TRACE::2021-03-18.12:54:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-18.12:54:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-18.12:54:52::SCWPlatform::Completed generating the platform
TRACE::2021-03-18.12:54:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-18.12:54:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-18.12:54:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-18.12:54:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-18.12:54:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:52::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_hw",
	"systems":	[{
			"systemName":	"conv_accel_hw",
			"systemDesc":	"conv_accel_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-18.12:54:52::SCWPlatform::updated the xpfm file.
TRACE::2021-03-18.12:54:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw
TRACE::2021-03-18.12:54:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-18.12:54:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-18.12:54:52::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_1
TRACE::2021-03-18.12:54:52::SCWPlatform::Opened existing hwdb CPE_Wrapper_1
TRACE::2021-03-18.12:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-18.12:54:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-18.12:54:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-18.12:54:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
