// Seed: 2061056685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_5;
  wire id_10;
  assign id_1 = id_4;
  wire id_11;
  assign id_10 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  xor (id_3, id_2, id_6, id_5);
  assign id_4 = id_5;
  wire id_6;
  module_0(
      id_3, id_6, id_2, id_2, id_2, id_2, id_5, id_5, id_2
  );
endmodule
