# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cartasASM.srcs/sources_1/new/paqueteEntidades.vhd" \
"../../../../cartasASM.srcs/sources_1/new/unidadControl.vhd" \
"../../../../cartasASM.srcs/sim_1/new/unidadControl_TB.vhd" \

# Do not sort compile order
nosort
