
*** Running vivado
    with args -log ChipTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ChipTop.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ChipTop.tcl -notrace
Command: synth_design -top ChipTop -part xczu3eg-sbva484-1-i -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19836
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1101.984 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ChipTop' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:277691]
INFO: [Synth 8-6157] synthesizing module 'DigitalTop' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:274071]
INFO: [Synth 8-6157] synthesizing module 'InterruptBusWrapper' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:7]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (1#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'InterruptBusWrapper' (2#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:7]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:17143]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator' (3#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:20]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup' (4#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:35]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (5#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:7399]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:7892]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:57]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (6#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (7#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:7913]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:2766]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (8#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:2766]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (9#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:7399]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:15867]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16032]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:8525]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (10#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:8525]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16053]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:11234]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (11#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:11234]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (12#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:15867]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16260]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16197]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (13#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16197]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler' (14#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16260]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16485]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16425]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (15#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16425]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_1' (16#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16485]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16750]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16642]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (17#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16642]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_2' (18#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:16750]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:17035]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_3' (19#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:17035]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (20#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:17143]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:43858]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18600]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_1' (21#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18600]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18609]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup_1' (22#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18609]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18618]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_1' (23#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18618]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:21086]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:21138]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18631]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (24#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:18631]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (25#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:21086]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:21189]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (26#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:21189]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:23707]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:23846]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:21252]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (27#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:21252]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (28#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:23707]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27712]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27816]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:24054]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (29#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:24054]
INFO: [Synth 8-6157] synthesizing module 'Queue' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27124]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (30#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27124]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27418]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (31#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27418]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (32#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27712]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:31024]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:31469]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27951]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (33#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:27951]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (34#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:31024]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:34875]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:34983]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:31802]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (35#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:31802]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (36#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:34875]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_4' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:38126]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:37713]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:37857]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:35118]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (37#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:35118]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:37568]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (38#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:37568]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (39#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:37713]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:38075]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (40#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:38075]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_4' (41#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:38126]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_5' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:41306]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:40944]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:41088]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:38349]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (42#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:38349]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:40799]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (43#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:40799]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (44#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:40944]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_5' (45#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:41306]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44656]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:41447]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (46#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:41447]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (47#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:43858]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52072]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44959]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_2' (48#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44959]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44968]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup_2' (49#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44968]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44977]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (50#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:44977]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:48523]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:48629]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:45037]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (51#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:45037]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:47935]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (52#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:47935]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:48229]
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (53#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:48229]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (54#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:48523]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_6' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:51903]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:51661]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:51768]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:48763]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (55#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:48763]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (56#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:51661]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_6' (57#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:51903]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (58#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52072]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:113190]
INFO: [Synth 8-6157] synthesizing module 'ClockGroupAggregator_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52509]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroupAggregator_3' (59#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52509]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52518]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup_3' (60#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52518]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52527]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_3' (61#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52527]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:55523]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:55587]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52552]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (62#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:52552]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (63#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:55523]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:60030]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:60171]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:55650]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (64#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:55650]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:60193]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:58644]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (65#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:58644]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (66#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:60030]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:63388]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:63892]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:60417]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (67#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:60417]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (68#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:63388]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:67843]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:67951]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:64255]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (69#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:64255]
INFO: [Synth 8-6157] synthesizing module 'Queue_8' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:67255]
INFO: [Synth 8-6155] done synthesizing module 'Queue_8' (70#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:67255]
INFO: [Synth 8-6157] synthesizing module 'Queue_9' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:67549]
INFO: [Synth 8-6155] done synthesizing module 'Queue_9' (71#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:67549]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (72#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:67843]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:71082]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:71542]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:68086]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (73#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:68086]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (74#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:71082]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:78363]
INFO: [Synth 8-6157] synthesizing module 'TLError' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:74686]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:74766]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:71875]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (75#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:71875]
INFO: [Synth 8-6157] synthesizing module 'Queue_10' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:74537]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_10' (76#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:74537]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (77#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:74686]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:78132]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:78232]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:74905]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (78#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:74905]
INFO: [Synth 8-6157] synthesizing module 'Queue_11' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:77863]
INFO: [Synth 8-6155] done synthesizing module 'Queue_11' (79#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:77863]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (80#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:78132]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (81#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:78363]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_7' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:85928]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:82105]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:82205]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:78535]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (82#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:78535]
INFO: [Synth 8-6157] synthesizing module 'Queue_13' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:81561]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_param_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_address_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_corrupt_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_13' (83#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:81561]
INFO: [Synth 8-6157] synthesizing module 'Queue_14' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:81835]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_param_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_sink_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_denied_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_corrupt_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_14' (84#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:81835]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (85#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:82105]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:85542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:85698]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:82332]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (86#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:82332]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:85397]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (87#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:85397]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (88#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:85542]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_7' (89#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:85928]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86193]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (90#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86193]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_8' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86319]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86256]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_3' (91#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86256]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_8' (92#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86319]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_9' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:89470]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:89108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:89252]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86484]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (93#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:86484]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:88963]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (94#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:88963]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (95#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:89108]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_9' (96#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:89470]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_10' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:92423]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:92205]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (97#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:89611]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (98#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:92061]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_10' (99#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:92423]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:95302]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (100#1) [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:92564]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:97922]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:101966]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:105459]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:109245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:112593]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:118577]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:121810]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:127989]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:128011]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:132912]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:156824]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:156860]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_size_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "head_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_noop_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_way_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_set_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_beat_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "head_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_address_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_set_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_way_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_dirty_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_state_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_clients_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_tag_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "head_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:162590]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_param_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_address_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_corrupt_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_param_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_sink_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_denied_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_corrupt_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:167715]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:171347]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:179852]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:179892]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:213756]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:224467]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:228534]
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_source_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_size_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:231467]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:233433]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:234867]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:237086]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:238709]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:241895]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:248922]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:248940]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:254230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:257937]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:261654]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:265251]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:268193]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:270902]
	Parameter DIV bound to: 1 - type: integer 
	Parameter CWIDTH bound to: 0 - type: integer 
	Parameter LOW_CYCLES bound to: 0 - type: integer 
	Parameter HIGH_TRANSITION bound to: -1 - type: integer 
	Parameter LOW_TRANSITION bound to: 0 - type: integer 
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1430.988 ; gain = 329.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1432.672 ; gain = 330.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PeripheryBus_1'
INFO: [Synth 8-802] inferred FSM for state register 'currState_reg' in module 'JtagStateMachine'
INFO: [Synth 8-6904] The RAM "Queue:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_size_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_source_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_address_reg" of size (depth=2 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_size_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_source_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_sink_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_1:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_source_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_address_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_4:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_source_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_sink_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_5:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_source_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_address_reg" of size (depth=2 x width=31) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_8:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_source_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_sink_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_9:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_11:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_11:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_11:/ram_size_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_11:/ram_source_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_11:/ram_address_reg" of size (depth=2 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_11:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_11:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_size_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_source_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_address_reg" of size (depth=2 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_15:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_param_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_size_reg" of size (depth=2 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_source_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_sink_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_denied_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_16:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                          0000001 |                              000
                 iSTATE0 |                          0000010 |                              001
                 iSTATE1 |                          0000100 |                              010
                 iSTATE2 |                          0001000 |                              011
                 iSTATE3 |                          0010000 |                              100
                  iSTATE |                          0100000 |                              101
*
                 iSTATE5 |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PeripheryBus_1'
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_size_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_source_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_address_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_mask_reg" of size (depth=2 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_22:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_20:/ram_opcode_reg" of size (depth=12 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_20:/ram_param_reg" of size (depth=12 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_20:/ram_size_reg" of size (depth=12 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_20:/ram_source_reg" of size (depth=12 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_20:/ram_address_reg" of size (depth=12 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_20:/ram_data_reg" of size (depth=12 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "QueueCompatibility_20:/ram_corrupt_reg" of size (depth=12 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_23:/ram_sink_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ListBuffer:/tail_reg" of size (depth=40 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ListBuffer:/next_reg" of size (depth=40 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ListBuffer:/data_data_reg" of size (depth=40 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ListBuffer:/data_mask_reg" of size (depth=40 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ListBuffer:/data_corrupt_reg" of size (depth=40 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_25:/ram_opcode_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_25:/ram_param_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_25:/ram_size_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_25:/ram_source_reg" of size (depth=2 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_25:/ram_address_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_25:/ram_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "Queue_25:/ram_corrupt_reg" of size (depth=2 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ListBuffer_1:/tail_reg" of size (depth=2 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"split_cc_dir_ext:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "split_cc_dir_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"split_cc_banks_0_ext:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "split_cc_banks_0_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"split_data_arrays_0_ext:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "split_data_arrays_0_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"split_l2_tlb_ram_ext:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "split_l2_tlb_ram_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "split_l2_tlb_ram_ext:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |                 0000000000000001 |                             1111
                iSTATE14 |                 0000000000000010 |                             1100
                 iSTATE5 |                 0000000000000100 |                             0111
                iSTATE11 |                 0000000000001000 |                             0100
                iSTATE12 |                 0000000000010000 |                             1110
                 iSTATE4 |                 0000000000100000 |                             1010
                 iSTATE7 |                 0000000001000000 |                             1001
                 iSTATE3 |                 0000000010000000 |                             1011
                 iSTATE8 |                 0000000100000000 |                             1000
                iSTATE13 |                 0000001000000000 |                             1101
                 iSTATE6 |                 0000010000000000 |                             0110
                 iSTATE0 |                 0000100000000000 |                             0010
                 iSTATE1 |                 0001000000000000 |                             0001
                  iSTATE |                 0010000000000000 |                             0011
                 iSTATE2 |                 0100000000000000 |                             0000
                 iSTATE9 |                 1000000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currState_reg' using encoding 'one-hot' in module 'JtagStateMachine'
WARNING: [Synth 8-327] inferring latch for variable 'en_latched_reg' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/EICG_wrapper.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1905.574 ; gain = 803.590
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'system/subsystem_sbus/system_bus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_sbus/system_bus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_sbus/system_bus_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'system/subsystem_sbus/system_bus_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_sbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_sbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_sbus/fixer/monitor_1/plusarg_reader' (plusarg_reader) to 'system/subsystem_sbus/fixer/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/buffer_1/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/buffer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/coupler_to_slave_named_bootaddressreg/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/coupler_to_slave_named_bootaddressreg/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_pbus/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_pbus/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_fbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_fbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/in_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/in_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/in_xbar/monitor_1/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/in_xbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/out_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/out_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/atomics/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/atomics/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/wrapped_error_device/error/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/wrapped_error_device/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/wrapped_error_device/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/wrapped_error_device/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_l2_ctrl/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_l2_ctrl/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_l2_ctrl/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_plic/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_clint/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_debug/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_bootrom/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_slave_named_clockgater/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_slave_named_clockgater/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_slave_named_clockgater/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/fragmenter/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_cbus/coupler_to_slave_named_tileresetsetter/fragmenter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_mbus/subsystem_mbus_xbar/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_mbus/subsystem_mbus_xbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_mbus/fixer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_mbus/fixer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_mbus/picker/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_mbus/picker/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_mbus/picker/monitor_1/plusarg_reader' (plusarg_reader) to 'system/subsystem_mbus/picker/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_l2_wrapper/l2/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_l2_wrapper/l2/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_l2_wrapper/l2/monitor_1/plusarg_reader' (plusarg_reader) to 'system/subsystem_l2_wrapper/l2/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_l2_wrapper/InclusiveCache_inner_TLBuffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_l2_wrapper/cork/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_l2_wrapper/cork/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/subsystem_l2_wrapper/binder/monitor/plusarg_reader' (plusarg_reader) to 'system/subsystem_l2_wrapper/binder/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/tile_reset_domain/tile/tlMasterXbar/monitor/plusarg_reader' (plusarg_reader) to 'system/tile_prci_domain/tile_reset_domain/tile/tlMasterXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/tile_reset_domain/tile/tlMasterXbar/monitor_1/plusarg_reader' (plusarg_reader) to 'system/tile_prci_domain/tile_reset_domain/tile/tlMasterXbar/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'TLB:/mpu_ppn_barrier' (OptimizationBarrier) to 'TLB:/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'system/tile_prci_domain/tile_reset_domain/tile/frontend/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/buffer_1/monitor/plusarg_reader' (plusarg_reader) to 'system/tile_prci_domain/buffer_1/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/tile_prci_domain/intsource_1' (IntSyncCrossingSource_1) to 'system/tile_prci_domain/intsource_3'
INFO: [Synth 8-223] decloning instance 'system/plicDomainWrapper/plic/monitor/plusarg_reader' (plusarg_reader) to 'system/plicDomainWrapper/plic/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/clint/monitor/plusarg_reader' (plusarg_reader) to 'system/clint/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/debug_1/dmOuter/dmiXbar/monitor/plusarg_reader' (plusarg_reader) to 'system/debug_1/dmOuter/dmiXbar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/debug_1/dmOuter/dmOuter/monitor/plusarg_reader' (plusarg_reader) to 'system/debug_1/dmOuter/dmOuter/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/debug_1/dmOuter/dmiBypass/bar/monitor/plusarg_reader' (plusarg_reader) to 'system/debug_1/dmOuter/dmiBypass/bar/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/debug_1/dmOuter/dmiBypass/error/monitor/plusarg_reader' (plusarg_reader) to 'system/debug_1/dmOuter/dmiBypass/error/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/debug_1/dmOuter/asource/monitor/plusarg_reader' (plusarg_reader) to 'system/debug_1/dmOuter/asource/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/debug_1/dmInner/dmInner/monitor/plusarg_reader' (plusarg_reader) to 'system/debug_1/dmInner/dmInner/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/debug_1/dmInner/dmInner/monitor_1/plusarg_reader' (plusarg_reader) to 'system/debug_1/dmInner/dmInner/monitor_1/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/bootROMDomainWrapper/bootrom/monitor/plusarg_reader' (plusarg_reader) to 'system/bootROMDomainWrapper/bootrom/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/domain/serdesser/monitor/plusarg_reader' (plusarg_reader) to 'system/domain/serdesser/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/domain/buffer/monitor/plusarg_reader' (plusarg_reader) to 'system/domain/buffer/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/uartClockDomainWrapper/uart_0/monitor/plusarg_reader' (plusarg_reader) to 'system/uartClockDomainWrapper/uart_0/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/prci_ctrl_domain/tileClockGater/monitor/plusarg_reader' (plusarg_reader) to 'system/prci_ctrl_domain/tileClockGater/monitor/plusarg_reader_1'
INFO: [Synth 8-223] decloning instance 'system/prci_ctrl_domain/tileResetSetter/monitor/plusarg_reader' (plusarg_reader) to 'system/prci_ctrl_domain/tileResetSetter/monitor/plusarg_reader_1'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  109 Bit       Adders := 1     
	   2 Input  107 Bit       Adders := 1     
	   2 Input   73 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 8     
	   3 Input   64 Bit       Adders := 1     
	   3 Input   58 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 4     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 3     
	   3 Input   40 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   4 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   4 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 18    
	   3 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
	   3 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 28    
	   3 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 13    
	   3 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 2     
	   5 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 73    
	   4 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     66 Bit         XORs := 18    
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 5     
	   2 Input     40 Bit         XORs := 45    
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 21    
	   2 Input     31 Bit         XORs := 13    
	   2 Input     29 Bit         XORs := 16    
	   2 Input     27 Bit         XORs := 39    
	   2 Input     21 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 11    
	   3 Input      9 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 16    
	   4 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 4     
+---XORs : 
	               44 Bit    Wide XORs := 1     
	               43 Bit    Wide XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              123 Bit    Registers := 1     
	              107 Bit    Registers := 1     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 50    
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               41 Bit    Registers := 111   
	               40 Bit    Registers := 22    
	               39 Bit    Registers := 9     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 42    
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 46    
	               26 Bit    Registers := 6     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 9     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 37    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 80    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 34    
	                9 Bit    Registers := 63    
	                8 Bit    Registers := 130   
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 93    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 81    
	                3 Bit    Registers := 269   
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 1337  
+---Multipliers : 
	              53x53  Multipliers := 1     
	               9x65  Multipliers := 1     
+---RAMs : 
	            1024K Bit	(16384 X 64 bit)          RAMs := 4     
	              44K Bit	(1024 X 44 bit)          RAMs := 1     
	              17K Bit	(1024 X 17 bit)          RAMs := 8     
	              16K Bit	(512 X 32 bit)          RAMs := 8     
	               4K Bit	(512 X 8 bit)          RAMs := 32    
	               2K Bit	(256 X 8 bit)          RAMs := 2     
	               2K Bit	(40 X 64 bit)          RAMs := 1     
	               1K Bit	(64 X 22 bit)          RAMs := 4     
	               1K Bit	(31 X 64 bit)          RAMs := 1     
	               1K Bit	(64 X 21 bit)          RAMs := 4     
	             1024 Bit	(16 X 64 bit)          RAMs := 1     
	              768 Bit	(12 X 64 bit)          RAMs := 1     
	              429 Bit	(33 X 13 bit)          RAMs := 1     
	              384 Bit	(12 X 32 bit)          RAMs := 1     
	              320 Bit	(40 X 8 bit)          RAMs := 1     
	              240 Bit	(40 X 6 bit)          RAMs := 2     
	              198 Bit	(33 X 6 bit)          RAMs := 3     
	              128 Bit	(2 X 64 bit)          RAMs := 27    
	              126 Bit	(21 X 6 bit)          RAMs := 1     
	               99 Bit	(33 X 3 bit)          RAMs := 4     
	               64 Bit	(2 X 32 bit)          RAMs := 7     
	               64 Bit	(16 X 4 bit)          RAMs := 1     
	               62 Bit	(2 X 31 bit)          RAMs := 3     
	               58 Bit	(2 X 29 bit)          RAMs := 1     
	               42 Bit	(2 X 21 bit)          RAMs := 2     
	               40 Bit	(40 X 1 bit)          RAMs := 1     
	               36 Bit	(12 X 3 bit)          RAMs := 4     
	               33 Bit	(33 X 1 bit)          RAMs := 4     
	               28 Bit	(2 X 14 bit)          RAMs := 1     
	               16 Bit	(2 X 8 bit)          RAMs := 16    
	               16 Bit	(16 X 1 bit)          RAMs := 1     
	               14 Bit	(2 X 7 bit)          RAMs := 2     
	               12 Bit	(12 X 1 bit)          RAMs := 1     
	               10 Bit	(2 X 5 bit)          RAMs := 2     
	                8 Bit	(2 X 4 bit)          RAMs := 23    
	                6 Bit	(2 X 3 bit)          RAMs := 64    
	                4 Bit	(2 X 2 bit)          RAMs := 22    
	                2 Bit	(2 X 1 bit)          RAMs := 51    
+---Muxes : 
	   2 Input 2080 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  240 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  123 Bit        Muxes := 1     
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 37    
	   4 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 180   
	  10 Input   64 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 5     
	   3 Input   64 Bit        Muxes := 1     
	  23 Input   64 Bit        Muxes := 1     
	 513 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 4     
	   2 Input   56 Bit        Muxes := 5     
	   2 Input   55 Bit        Muxes := 12    
	   2 Input   54 Bit        Muxes := 8     
	   2 Input   53 Bit        Muxes := 3     
	   2 Input   52 Bit        Muxes := 8     
	   3 Input   52 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 9     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   4 Input   41 Bit        Muxes := 24    
	   2 Input   40 Bit        Muxes := 56    
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 7     
	   7 Input   33 Bit        Muxes := 1     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 79    
	  10 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 11    
	   2 Input   30 Bit        Muxes := 8     
	   2 Input   28 Bit        Muxes := 11    
	   2 Input   27 Bit        Muxes := 6     
	   5 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 18    
	   2 Input   25 Bit        Muxes := 18    
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 8     
	   3 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 8     
	   2 Input   20 Bit        Muxes := 55    
	   2 Input   18 Bit        Muxes := 12    
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 36    
	   5 Input   16 Bit        Muxes := 8     
	   3 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 14    
	   4 Input   16 Bit        Muxes := 2     
	  16 Input   16 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 18    
	   4 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 151   
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 16    
	   3 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 84    
	   2 Input    9 Bit        Muxes := 46    
	   4 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 149   
	  10 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 28    
	   6 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 177   
	  51 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	  54 Input    6 Bit        Muxes := 1     
	  63 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 69    
	  22 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 4     
	  25 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	 255 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 81    
	   3 Input    4 Bit        Muxes := 2     
	  47 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 10    
	   8 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 659   
	   4 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 12    
	   7 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 3     
	  13 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	  25 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 3     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 364   
	   5 Input    2 Bit        Muxes := 26    
	   3 Input    2 Bit        Muxes := 15    
	  13 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	  19 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2474  
	   4 Input    1 Bit        Muxes := 70    
	   5 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\special_entry_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\superpage_entries_3_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\superpage_entries_2_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\superpage_entries_1_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_6_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_6_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_6_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_6_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_5_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_5_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_5_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_5_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_4_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_4_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_4_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_4_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_3_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_3_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_3_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_3_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_0_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_0_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_0_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_0_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_2_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_2_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_2_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_2_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_1_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_1_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_1_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_1_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\superpage_entries_0_data_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_7_data_3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_7_data_2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_7_data_1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sectored_entries_0_7_data_0_reg[20] )
INFO: [Synth 8-3886] merging instance 'ex_reg_ctrl_typeTagIn_reg[1]' (FDE) to 'ex_reg_ctrl_typeTagOut_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:202780]
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dfma/\io_out_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\io_out_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\io_out_b_exc_reg[4] )
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '24' bits. [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:209303]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '14' bits. [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:209300]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mcounteren_reg' and it is trimmed from '32' to '3' bits. [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:209383]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_scounteren_reg' and it is trimmed from '32' to '3' bits. [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:209385]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:211536]
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
WARNING: [Synth 8-7129] Port io_dmem_resp_bits_tag[7] in module Rocket is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dmem_resp_bits_tag[6] in module Rocket is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[8]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[9]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[10]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[11]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[12]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[13]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[14]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[15]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[16]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[17]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[18]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[19]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[20]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[21]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[22]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[23]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[24]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[25]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[26]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[27]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[28]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[29]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[30]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[31]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[32]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[33]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[34]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[35]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[36]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[37]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[38]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[39]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[40]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[41]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[42]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[43]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[44]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[45]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[46]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[47]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[48]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[49]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[50]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[51]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[52]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[53]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[54]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[55]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[56]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[57]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[58]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[59]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[60]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[61]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/ex_reg_cause_reg[62]' (FDE) to 'core/ex_reg_cause_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/mem_reg_hls_or_dv_reg)
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[8]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[9]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[10]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[11]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[12]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[13]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[14]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[15]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[16]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[17]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[18]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[19]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[20]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[21]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[22]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[23]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[24]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[25]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[26]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[27]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[28]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[29]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[30]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[31]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[32]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[33]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[34]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[35]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[36]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[37]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[38]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[39]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[40]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[41]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'core/mem_reg_cause_reg[42]' (FDE) to 'core/mem_reg_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_mcountinhibit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core/csr/\reg_misa_reg[20] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design RocketTile__GCB1 has port io_requestor_1_resp_bits_tag[7] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCB1 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCB1 has port io_requestor_2_resp_bits_tag[7] driven by constant 0
WARNING: [Synth 8-3917] design RocketTile__GCB1 has port io_requestor_2_resp_bits_tag[6] driven by constant 0
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[38] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[37] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[36] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[35] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[34] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[33] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[32] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[31] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[30] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[29] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[28] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[27] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[26] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[25] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[24] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[23] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[22] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[11] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[10] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[9] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[8] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[7] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[6] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[5] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[4] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[3] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[2] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[1] in module PTW is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dpath_sfence_bits_addr[0] in module PTW is either unconnected or has no load
RAM Pipeline Warning: Read Address Register Found For RAM l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "ptw/l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ptw/l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "ptw/l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ptw/l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5545] ROM "firAccel/FIR/regfile_00" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
DSP Report: Generating DSP firAccel/FIR/products_15_reg, operation Mode is: (A2*B)'.
DSP Report: register firAccel/FIR/regfile_15_reg is absorbed into DSP firAccel/FIR/products_15_reg.
DSP Report: register firAccel/FIR/products_15_reg is absorbed into DSP firAccel/FIR/products_15_reg.
DSP Report: operator firAccel/FIR/_products_15_T is absorbed into DSP firAccel/FIR/products_15_reg.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B2)'.
DSP Report: register firAccel/rs1Value_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: register firAccel/FIR/products_0_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator products_00 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_14_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_products_14_T is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_13_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_products_13_T is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_12_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_products_12_T is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_11_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_products_11_T is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_10_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_products_10_T is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_9_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_products_9_T is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_8_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_products_8_T is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_7_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator products_70 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_6_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator products_60 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_5_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator products_50 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_4_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator products_40 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_3_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator products_30 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/_sum_T_44, operation Mode is: PCIN+(A*B)'.
DSP Report: register firAccel/FIR/products_2_reg is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator products_20 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/_sum_T_44.
DSP Report: Generating DSP firAccel/FIR/sum_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register firAccel/FIR/sum_reg is absorbed into DSP firAccel/FIR/sum_reg.
DSP Report: register firAccel/FIR/products_1_reg is absorbed into DSP firAccel/FIR/sum_reg.
DSP Report: operator firAccel/FIR/_sum_T_44 is absorbed into DSP firAccel/FIR/sum_reg.
DSP Report: operator products_10 is absorbed into DSP firAccel/FIR/sum_reg.
INFO: [Synth 8-4471] merging register 'history_reg[7:0]' into 'history_reg[7:0]' [C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.srcs/sources_1/imports/chipyard.TestHarness.FIRAccelRocketGeneralConfig/chipyard.TestHarness.FIRAccelRocketGeneralConfig.top.v:196459]
WARNING: [Synth 8-3917] design RocketTile__GCB3 has port auto_tl_other_masters_out_c_bits_source[1] driven by constant 0
WARNING: [Synth 8-7129] Port io_req_bits_addr[0] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[38] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[37] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[36] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[35] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[34] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[33] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[32] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[31] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[30] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[29] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[28] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[27] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[26] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[25] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[24] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[23] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[22] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[21] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[20] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[19] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[18] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[17] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[16] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[15] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[14] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[13] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[12] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[11] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[10] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[9] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[8] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[7] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[6] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[5] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[4] in module BTB is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_btb_update_bits_br_pc[3] in module BTB is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6014] Unused sequential element buffer/bundleIn_0_d_q/ram_source_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/bundleOut_0_a_q/ram_param_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/bundleOut_0_a_q/ram_address_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/bundleOut_0_a_q/ram_mask_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element buffer/bundleOut_0_a_q/ram_corrupt_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_size_reg' and it is trimmed from '4' to '3' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'plic/out_back/ram_data_reg' and it is trimmed from '64' to '33' bits.
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_param[2] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_param[1] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_param[0] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[20] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[19] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[18] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[17] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[16] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[15] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[14] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[13] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[12] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[2] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[1] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_address[0] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_mask[7] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_mask[6] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_mask[5] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_mask[4] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_mask[3] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_mask[2] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_mask[1] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[63] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[62] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[61] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[60] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[59] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[58] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[57] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[56] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[55] in module ClockSinkDomain_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tileResetSetter_tl_in_a_bits_data[54] in module ClockSinkDomain_4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_34/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_34/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_37/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_38/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_40/buffer/bundleIn_0_d_q/ram_corrupt_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_fbus/i_26/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_source_reg_0_1_0_0 from module FrontBus due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module FrontBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_6/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_6/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_10/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_11/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_0_13 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_14_27 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_28_41 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_42_55 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_56_63 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7066] Removed 5 DRAM instances from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_13/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_13/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_15/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_16/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_18/buffer/bundleIn_0_d_q/ram_corrupt_reg_0_1_0_0 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_13/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_13/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_15/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_16/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_18/buffer/bundleIn_0_d_q/ram_corrupt_reg_0_1_0_0 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-3886] merging instance 'domain/i_0/serdesser/outSer/data_reg[103]' (FDE) to 'domain/i_0/serdesser/outSer/data_reg[105]'
INFO: [Synth 8-3886] merging instance 'domain/i_0/serdesser/outSer/data_reg[104]' (FDE) to 'domain/i_0/serdesser/outSer/data_reg[105]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_opcode_reg[2]' (FDE) to 'debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/bundleOut_0_a_source/mem_0_opcode_reg[0]' (FDE) to 'debug_1/dmOuter/asource/bundleOut_0_a_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/bundleOut_0_a_source/mem_0_address_reg[0]' (FDE) to 'debug_1/dmOuter/asource/bundleOut_0_a_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/bundleOut_0_a_source/mem_0_address_reg[1]' (FDE) to 'debug_1/dmOuter/asource/bundleOut_0_a_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[0]' (FDE) to 'debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[34]' (FDE) to 'debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[38]' (FDE) to 'debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_52/buffer_1/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_52/buffer_1/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_55/buffer_1/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_56_63 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_56_63 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_42_55 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_42_55 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_28_41 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_clockgater/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_14_27 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_14_27 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_12/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_12/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_15/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_56/buffer_1/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_slave_named_tileresetsetter/i_17/buffer/bundleIn_0_d_q/ram_data_reg_0_1_0_13 from module TLInterconnectCoupler_16 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_pbus/i_58/buffer_1/bundleIn_0_d_q/ram_corrupt_reg_0_1_0_0 from module PeripheryBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_12/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[6]) is unused and will be removed from module PeripheryBus_1.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element d/ram_corrupt_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element q/ram_sink_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element q_1/ram_sink_reg was removed. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "\subsystem_l2_wrapper/l2/mods_0 /directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_1/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_2/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_3/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_4/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_5/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_6/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_dir/cc_dir_ext/mem_0_7/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM cc_banks_0_ext/mem_0_0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/sourceC/i_23/queue/ram_corrupt_reg_0_15_0_0 from module SourceC due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module SourceC due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/requests/i_26/data_prio_1_reg_0_31_0_0 from module ListBuffer_2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/requests/i_26/data_prio_1_reg_0_15_0_0 from module ListBuffer_2 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module ListBuffer_2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/i_10/sourceA/io_a_q/ram_data_reg_0_1_0_13 from module Scheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/i_10/sourceA/io_a_q/ram_data_reg_0_1_14_27 from module Scheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/i_10/sourceA/io_a_q/ram_data_reg_0_1_28_41 from module Scheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/i_10/sourceA/io_a_q/ram_data_reg_0_1_42_55 from module Scheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/i_10/sourceA/io_a_q/ram_data_reg_0_1_56_63 from module Scheduler due to constant propagation
INFO: [Synth 8-7066] Removed 5 DRAM instances from module Scheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_l2_wrapper/l2/mods_0/i_11/sourceA/io_a_q/ram_corrupt_reg_0_1_0_0 from module Scheduler due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module Scheduler due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_32/subsystem_l2_wrapper/cork/q/ram_param_reg_0_1_0_0 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_32/subsystem_l2_wrapper/cork/q/ram_param_reg_0_1_1_1 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_35/subsystem_l2_wrapper/cork/q/ram_denied_reg_0_1_0_0 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_36/subsystem_l2_wrapper/cork/q/ram_corrupt_reg_0_1_0_0 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_39/subsystem_l2_wrapper/cork/q_1/ram_param_reg_0_1_0_0 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_39/subsystem_l2_wrapper/cork/q_1/ram_param_reg_0_1_1_1 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 2 DRAM instances from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_42/subsystem_l2_wrapper/cork/q_1/ram_denied_reg_0_1_0_0 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_43/subsystem_l2_wrapper/cork/q_1/ram_corrupt_reg_0_1_0_0 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 1 DRAM instances from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_59/subsystem_l2_wrapper/cork/q/ram_data_reg_0_1_0_13 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_59/subsystem_l2_wrapper/cork/q/ram_data_reg_0_1_14_27 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_59/subsystem_l2_wrapper/cork/q/ram_data_reg_0_1_28_41 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_59/subsystem_l2_wrapper/cork/q/ram_data_reg_0_1_42_55 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_59/subsystem_l2_wrapper/cork/q/ram_data_reg_0_1_56_63 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 5 DRAM instances from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_60/subsystem_l2_wrapper/cork/q_1/ram_data_reg_0_1_0_13 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_60/subsystem_l2_wrapper/cork/q_1/ram_data_reg_0_1_14_27 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_60/subsystem_l2_wrapper/cork/q_1/ram_data_reg_0_1_28_41 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_60/subsystem_l2_wrapper/cork/q_1/ram_data_reg_0_1_42_55 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_60/subsystem_l2_wrapper/cork/q_1/ram_data_reg_0_1_56_63 from module DigitalTop__GCB1 due to constant propagation
INFO: [Synth 8-7066] Removed 5 DRAM instances from module DigitalTop__GCB1 due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:58 ; elapsed = 00:07:42 . Memory (MB): peak = 1938.367 ; gain = 836.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                             | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ptw                                                     | l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg         | 1 K x 44(READ_FIRST)   | W |   | 1 K x 44(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_0/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_1/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_2/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_3/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_4/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_5/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_6/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_7/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
+--------------------------------------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name                                           | RTL Object                                                                    | Inference | Size (Depth x Width) | Primitives                 | 
+------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|ChipTop                                               | tag_array/tag_array_ext/mem_0_0/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|ChipTop                                               | tag_array/tag_array_ext/mem_0_1/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|ChipTop                                               | tag_array/tag_array_ext/mem_0_2/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|ChipTop                                               | tag_array/tag_array_ext/mem_0_3/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|core                                                  | rf_reg                                                                        | Implied   | 32 x 64              | RAM32M16 x 10	             | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_inst_funct_reg                                              | Implied   | 2 x 7                | RAM32M16 x 1	              | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_inst_rd_reg                                                 | Implied   | 2 x 5                | RAM32M16 x 1	              | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_rs1_reg                                                     | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_inst_opcode_reg                                             | Implied   | 2 x 7                | RAM32M16 x 1	              | 
|RocketTile__GCB2                                      | respArb_io_in_0_q/ram_rd_reg                                                  | Implied   | 2 x 5                | RAM32M16 x 1	              | 
|RocketTile__GCB2                                      | respArb_io_in_0_q/ram_data_reg                                                | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_0/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_1/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_2/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_3/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/btb                                         | table__reg                                                                    | Implied   | 512 x 1              | RAM256X1D x 2	             | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_opcode_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_param_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_size_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_address_reg                                      | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_mask_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_data_reg                                         | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_param_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_size_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_source_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_sink_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_denied_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_data_reg                                          | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_corrupt_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_param_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_size_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_address_reg                                       | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_mask_reg                                          | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_opcode_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_param_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_size_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_address_reg                                      | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_data_reg                                         | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|ChipTop                                               | buffer_1/bundleOut_0_e_q/ram_sink_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 31               | RAM32M16 x 3	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_opcode_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_param_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_size_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_source_reg                                       | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_address_reg                                      | Implied   | 2 x 31               | RAM32M16 x 3	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_mask_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_data_reg                                         | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_size_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_source_reg                                        | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_data_reg                                          | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_opcode_reg  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_param_reg   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_param_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_size_reg    | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_address_reg | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_mask_reg    | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_data_reg    | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_corrupt_reg | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_opcode_reg   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_param_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_param_reg    | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_size_reg     | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_sink_reg                                            | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_sink_reg     | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_denied_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_denied_reg   | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_data_reg     | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_corrupt_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_corrupt_reg  | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_corrupt_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 21               | RAM32M16 x 2	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_param_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 31               | RAM32M16 x 3	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_denied_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_corrupt_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 29               | RAM32M16 x 3	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_param_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_param_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_sink_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_denied_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_corrupt_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|uartClockDomainWrapper                                | uart_0/txq/ram_reg                                                            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|uartClockDomainWrapper                                | uart_0/rxq/ram_reg                                                            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_opcode_reg                                                          | Implied   | 16 x 3               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_size_reg                                                            | Implied   | 16 x 3               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_source_reg                                                          | Implied   | 16 x 3               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_address_reg                                                         | Implied   | 16 x 32              | RAM32M16 x 3	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_data_reg                                                            | Implied   | 16 x 64              | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceD              | queue/ram_data_reg                                                            | Implied   | 4 x 64               | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/tail_reg                                                            | Implied   | 64 x 6               | RAM16X1D x 6	RAM32X1D x 6	 | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/next_reg                                                            | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/data_data_reg                                                       | Implied   | 64 x 64              | RAM64X1D x 1	RAM64M8 x 9	  | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/data_mask_reg                                                       | Implied   | 64 x 8               | RAM64X1D x 1	RAM64M8 x 1	  | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_param_reg                                                               | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_size_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_source_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | putbuffer/tail_reg                                                            | Implied   | 2 x 4                | RAM16X1D x 4	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | putbuffer/next_reg                                                            | Implied   | 16 x 4               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | putbuffer/data_data_reg                                                       | Implied   | 16 x 64              | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_source_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_sink_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_size_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | tail_reg                                                                      | Implied   | 32 x 6               | RAM16X1D x 12	             | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | next_reg                                                                      | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_prio_0_reg                                                               | Implied   | 64 x 1               | RAM16X1D x 1	RAM32X1D x 1	 | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_prio_2_reg                                                               | Implied   | 64 x 1               | RAM16X1D x 1	RAM32X1D x 1	 | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_control_reg                                                              | Implied   | 64 x 1               | RAM16X1D x 1	RAM32X1D x 1	 | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_opcode_reg                                                               | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_param_reg                                                                | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_size_reg                                                                 | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_source_reg                                                               | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_tag_reg                                                                  | Implied   | 64 x 13              | RAM64M8 x 2	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_offset_reg                                                               | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_put_reg                                                                  | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_opcode_reg                                                 | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_param_reg                                                  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_size_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_source_reg                                                 | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_address_reg                                                | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_mask_reg                                                   | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceE/io_e_q/ram_sink_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q/ram_size_reg                                      | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q/ram_source_reg                                    | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q_1/ram_opcode_reg                                  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q_1/ram_size_reg                                    | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q_1/ram_source_reg                                  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
+------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPUFMAPipe_1     | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1     | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe  | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe  | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv           | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv           | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv           | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv           | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FIRFilter        | (A2*B)'          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|RocketTile__GCB2 | PCIN+(A*B2)'     | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | PCIN+(A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FIRFilter        | (PCIN+(A*B)')'   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:11 ; elapsed = 00:07:55 . Memory (MB): peak = 1938.367 ; gain = 836.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                             | RTL Object                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg   | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|data                                                    | data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg  | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|ptw                                                     | l2_tlb_ram/l2_tlb_ram_ext/mem_0_0/ram_reg         | 1 K x 44(READ_FIRST)   | W |   | 1 K x 44(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\frontend/icache                                        | data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_0/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_1/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_2/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_3/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_4/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_5/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_6/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /directory              | cc_dir/cc_dir_ext/mem_0_7/ram_reg                 | 1 K x 17(READ_FIRST)   | W |   | 1 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_0 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_1 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_2 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
|\subsystem_l2_wrapper/l2/mods_0 /bankedStore/cc_banks_3 | cc_banks_0_ext/mem_0_0/ram_reg                    | 16 K x 64(READ_FIRST)  | W |   | 16 K x 64(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 8,8,8,4,1       | 
+--------------------------------------------------------+---------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|Module Name                                           | RTL Object                                                                    | Inference | Size (Depth x Width) | Primitives                 | 
+------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+
|ChipTop                                               | tag_array/tag_array_ext/mem_0_0/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|ChipTop                                               | tag_array/tag_array_ext/mem_0_1/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|ChipTop                                               | tag_array/tag_array_ext/mem_0_2/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|ChipTop                                               | tag_array/tag_array_ext/mem_0_3/ram_reg                                       | Implied   | 64 x 22              | RAM64X1D x 1	RAM64M8 x 3	  | 
|core                                                  | rf_reg                                                                        | Implied   | 32 x 64              | RAM32M16 x 10	             | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_inst_funct_reg                                              | Implied   | 2 x 7                | RAM32M16 x 1	              | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_inst_rd_reg                                                 | Implied   | 2 x 5                | RAM32M16 x 1	              | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_rs1_reg                                                     | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|RocketTile__GCB0                                      | cmdRouter/cmd/ram_inst_opcode_reg                                             | Implied   | 2 x 7                | RAM32M16 x 1	              | 
|RocketTile__GCB2                                      | respArb_io_in_0_q/ram_rd_reg                                                  | Implied   | 2 x 5                | RAM32M16 x 1	              | 
|RocketTile__GCB2                                      | respArb_io_in_0_q/ram_data_reg                                                | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_0/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_1/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_2/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/icache                                      | tag_array/tag_array_0_ext/mem_0_3/ram_reg                                     | Implied   | 64 x 21              | RAM64M8 x 3	               | 
|\frontend/btb                                         | table__reg                                                                    | Implied   | 512 x 1              | RAM256X1D x 2	             | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_opcode_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_param_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_size_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_address_reg                                      | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_mask_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_a_q/ram_data_reg                                         | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_param_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_size_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_source_reg                                        | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_sink_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_denied_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_data_reg                                          | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|ChipTop                                               | buffer_1/bundleIn_0_d_q/ram_corrupt_reg                                       | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_param_reg                                         | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_size_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleIn_0_b_q/ram_address_reg                                       | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_opcode_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_param_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_size_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_source_reg                                       | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_address_reg                                      | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|ChipTop                                               | buffer_1/bundleOut_0_c_q/ram_data_reg                                         | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|ChipTop                                               | buffer_1/bundleOut_0_e_q/ram_sink_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 31               | RAM32M16 x 3	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_opcode_reg                                       | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_param_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_size_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_source_reg                                       | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_address_reg                                      | Implied   | 2 x 31               | RAM32M16 x 3	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_mask_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleOut_0_a_q/ram_data_reg                                         | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_opcode_reg                                        | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_size_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_source_reg                                        | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer_1/bundleIn_0_d_q/ram_data_reg                                          | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_pbus                                        | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_opcode_reg  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_param_reg   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_param_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_size_reg    | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_source_reg  | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_address_reg | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_mask_reg    | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleOut_0_a_q/ram_data_reg    | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_opcode_reg   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_param_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_param_reg    | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_size_reg     | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_sink_reg                                            | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_sink_reg     | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_denied_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_denied_reg   | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_data_reg     | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_fbus                                        | buffer/bundleIn_0_d_q/ram_corrupt_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_fbus                                        | coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_corrupt_reg  | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus/wrapped_error_device                   | buffer/bundleIn_0_d_q/ram_corrupt_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 21               | RAM32M16 x 2	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus/coupler_to_slave_named_clockgater      | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus/coupler_to_slave_named_tileresetsetter | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_param_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 31               | RAM32M16 x 3	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_denied_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|subsystem_cbus                                        | buffer/bundleIn_0_d_q/ram_corrupt_reg                                         | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_size_reg                                           | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_address_reg                                        | Implied   | 2 x 29               | RAM32M16 x 3	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_mask_reg                                           | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_data_reg                                           | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_opcode_reg                                         | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_param_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_source_reg                                         | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleOut_0_a_q/ram_corrupt_reg                                        | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_opcode_reg                                          | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_param_reg                                           | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_size_reg                                            | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_source_reg                                          | Implied   | 2 x 4                | RAM32M16 x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_denied_reg                                          | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|domain                                                | buffer/bundleIn_0_d_q/ram_data_reg                                            | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|uartClockDomainWrapper                                | uart_0/txq/ram_reg                                                            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|uartClockDomainWrapper                                | uart_0/rxq/ram_reg                                                            | Implied   | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_opcode_reg                                                          | Implied   | 16 x 3               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_size_reg                                                            | Implied   | 16 x 3               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_source_reg                                                          | Implied   | 16 x 3               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_address_reg                                                         | Implied   | 16 x 32              | RAM32M16 x 3	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceC              | queue/ram_data_reg                                                            | Implied   | 16 x 64              | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sourceD              | queue/ram_data_reg                                                            | Implied   | 4 x 64               | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/tail_reg                                                            | Implied   | 64 x 6               | RAM16X1D x 6	RAM32X1D x 6	 | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/next_reg                                                            | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/data_data_reg                                                       | Implied   | 64 x 64              | RAM64X1D x 1	RAM64M8 x 9	  | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkA                | putbuffer/data_mask_reg                                                       | Implied   | 64 x 8               | RAM64X1D x 1	RAM64M8 x 1	  | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_param_reg                                                               | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_size_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_source_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | putbuffer/tail_reg                                                            | Implied   | 2 x 4                | RAM16X1D x 4	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | putbuffer/next_reg                                                            | Implied   | 16 x 4               | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | c/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkC                | putbuffer/data_data_reg                                                       | Implied   | 16 x 64              | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_source_reg                                                              | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_sink_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M16 x 5	              | 
|\subsystem_l2_wrapper/l2/mods_0 /sinkD                | d/ram_size_reg                                                                | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | tail_reg                                                                      | Implied   | 32 x 6               | RAM16X1D x 12	             | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | next_reg                                                                      | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_prio_0_reg                                                               | Implied   | 64 x 1               | RAM16X1D x 1	RAM32X1D x 1	 | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_prio_2_reg                                                               | Implied   | 64 x 1               | RAM16X1D x 1	RAM32X1D x 1	 | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_control_reg                                                              | Implied   | 64 x 1               | RAM16X1D x 1	RAM32X1D x 1	 | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_opcode_reg                                                               | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_param_reg                                                                | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_size_reg                                                                 | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_source_reg                                                               | Implied   | 64 x 3               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_tag_reg                                                                  | Implied   | 64 x 13              | RAM64M8 x 2	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_offset_reg                                                               | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0 /requests             | data_put_reg                                                                  | Implied   | 64 x 6               | RAM64M8 x 1	               | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_opcode_reg                                                 | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_param_reg                                                  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_size_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_source_reg                                                 | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_address_reg                                                | Implied   | 2 x 32               | RAM32M16 x 3	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceA/io_a_q/ram_mask_reg                                                   | Implied   | 2 x 8                | RAM32M16 x 1	              | 
|\subsystem_l2_wrapper/l2/mods_0                       | sourceE/io_e_q/ram_sink_reg                                                   | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q/ram_opcode_reg                                    | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q/ram_size_reg                                      | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q/ram_source_reg                                    | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q_1/ram_opcode_reg                                  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q_1/ram_size_reg                                    | Implied   | 2 x 3                | RAM32M16 x 1	              | 
|DigitalTop__GCB1                                      | subsystem_l2_wrapper/cork/q_1/ram_source_reg                                  | Implied   | 2 x 3                | RAM32M16 x 1	              | 
+------------------------------------------------------+-------------------------------------------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_1/data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance tilei_7/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance systemi_9/system/subsystem_fbus/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module DigitalTop__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance systemi_9/system/subsystem_fbus/coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module DigitalTop__GCB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance systemi_9/system/domain/buffer/bundleOut_0_a_q/ram_corrupt_reg_0_1_0_0 from module DigitalTop__GCB0_tempName due to constant propagation
INFO: [Synth 8-7066] Removed 3 DRAM instances from module DigitalTop__GCB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_0/cc_banks_0_ext/mem_0_0/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_1/cc_banks_0_ext/mem_0_0/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_2/cc_banks_0_ext/mem_0_0/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance systemi_10/system/subsystem_l2_wrapper/l2/mods_0/bankedStore/cc_banks_3/cc_banks_0_ext/mem_0_0/ram_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:24 ; elapsed = 00:08:12 . Memory (MB): peak = 1943.926 ; gain = 841.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_16/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_17/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_18/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_19/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_20/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_21/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_22/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_23/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_24/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_25/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_26/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_27/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_28/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_29/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_30/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_31/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_0/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_1/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_2/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/subsystem_l2_wrapper/l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_3/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:38 ; elapsed = 00:08:26 . Memory (MB): peak = 1983.086 ; gain = 881.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:38 ; elapsed = 00:08:26 . Memory (MB): peak = 1983.086 ; gain = 881.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:46 ; elapsed = 00:08:35 . Memory (MB): peak = 1983.086 ; gain = 881.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:47 ; elapsed = 00:08:35 . Memory (MB): peak = 1983.086 ; gain = 881.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:49 ; elapsed = 00:08:38 . Memory (MB): peak = 1983.086 ; gain = 881.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:50 ; elapsed = 00:08:38 . Memory (MB): peak = 1983.086 ; gain = 881.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ChipTop     | system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY8    |  1529|
|3     |LUT1      |   279|
|4     |LUT2      |  5824|
|5     |LUT3      |  7228|
|6     |LUT4      |  8206|
|7     |LUT5      | 10430|
|8     |LUT6      | 24753|
|9     |MUXF7     |  1475|
|10    |MUXF8     |    92|
|11    |RAM16X1D  |    59|
|12    |RAM256X1D |     2|
|13    |RAM32M16  |   225|
|14    |RAM32X1D  |     9|
|15    |RAM64M8   |    50|
|16    |RAM64X1D  |    14|
|17    |RAMB18E2  |    53|
|18    |RAMB36E2  |   113|
|19    |SRL16E    |     1|
|20    |FDCE      |   113|
|21    |FDPE      |    10|
|22    |FDRE      | 21215|
|23    |FDSE      |   209|
|24    |LD        |     1|
|25    |IBUF      |   123|
|26    |OBUF      |   239|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                          |Module                                            |Cells |
+------+------------------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                               |                                                  | 82255|
|2     |  debug_reset_syncd_debug_reset_sync                              |AsyncResetSynchronizerShiftReg_w1_d3_i0           |     5|
|3     |    output_chain                                                  |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_159 |     5|
|4     |  dmactiveAck_dmactiveAck                                         |ResetSynchronizerShiftReg_w1_d3_i0                |     3|
|5     |    output_chain                                                  |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_158 |     3|
|6     |  gated_clock_debug_clock_gate                                    |EICG_wrapper                                      |     3|
|7     |  system                                                          |DigitalTop                                        | 78101|
|8     |    prci_ctrl_domain                                              |ClockSinkDomain_4                                 |     9|
|9     |      tileClockGater                                              |TileClockGater                                    |     8|
|10    |        regs_0                                                    |AsyncResetRegVec_w1_i1                            |     1|
|11    |        regs_1                                                    |AsyncResetRegVec_w1_i1_109                        |     1|
|12    |        regs_2                                                    |AsyncResetRegVec_w1_i1_110                        |     1|
|13    |        regs_3                                                    |AsyncResetRegVec_w1_i1_111                        |     1|
|14    |        regs_4                                                    |AsyncResetRegVec_w1_i1_112                        |     1|
|15    |        regs_5                                                    |AsyncResetRegVec_w1_i1_113                        |     1|
|16    |        regs_6                                                    |AsyncResetRegVec_w1_i1_114                        |     2|
|17    |      tileResetSetter                                             |TileResetSetter                                   |     1|
|18    |    clint                                                         |CLINT                                             |   208|
|19    |    debug_1                                                       |TLDebugModule                                     |  1514|
|20    |      dmInner                                                     |TLDebugModuleInnerAsync                           |  1314|
|21    |        dmInner                                                   |TLDebugModuleInner                                |  1053|
|22    |          hartIsInResetSync_0_debug_hartReset_0                   |AsyncResetSynchronizerShiftReg_w1_d3_i0_156       |     7|
|23    |            output_chain                                          |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_157 |     7|
|24    |        dmactive_synced_dmInner_io_innerCtrl_sink                 |AsyncQueueSink_2                                  |    12|
|25    |          io_deq_bits_deq_bits_reg                                |ClockCrossingReg_w15                              |     4|
|26    |          widx_widx_gray                                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_154       |     4|
|27    |            output_chain                                          |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_155 |     4|
|28    |        dmactive_synced_dmactive_synced_dmactiveSync              |AsyncResetSynchronizerShiftReg_w1_d3_i0_136       |     4|
|29    |          output_chain                                            |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_153 |     4|
|30    |        dmiXing                                                   |TLAsyncCrossingSink                               |   245|
|31    |          bundleIn_0_d_source                                     |AsyncQueueSource_2                                |    45|
|32    |            ridx_ridx_gray                                        |AsyncResetSynchronizerShiftReg_w1_d3_i0_145       |     4|
|33    |              output_chain                                        |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_152 |     4|
|34    |            source_valid_0                                        |AsyncValidSync_146                                |     3|
|35    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_150     |     3|
|36    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_151 |     3|
|37    |            source_valid_1                                        |AsyncValidSync_147                                |     3|
|38    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_148     |     3|
|39    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_149 |     3|
|40    |          bundleOut_0_a_sink                                      |AsyncQueueSink_1                                  |   200|
|41    |            io_deq_bits_deq_bits_reg                              |ClockCrossingReg_w55                              |   183|
|42    |            source_extend                                         |AsyncValidSync_137                                |     3|
|43    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_143     |     3|
|44    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_144 |     3|
|45    |            source_valid                                          |AsyncValidSync_138                                |     9|
|46    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_141     |     9|
|47    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_142 |     9|
|48    |            widx_widx_gray                                        |AsyncResetSynchronizerShiftReg_w1_d3_i0_139       |     3|
|49    |              output_chain                                        |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_140 |     3|
|50    |      dmOuter                                                     |TLDebugModuleOuterAsync                           |   200|
|51    |        asource                                                   |TLAsyncCrossingSource                             |   100|
|52    |          bundleIn_0_d_sink                                       |AsyncQueueSink                                    |    48|
|53    |            io_deq_bits_deq_bits_reg                              |ClockCrossingReg_w43                              |    32|
|54    |            source_extend                                         |AsyncValidSync_128                                |     3|
|55    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_134     |     3|
|56    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_135 |     3|
|57    |            source_valid                                          |AsyncValidSync_129                                |     8|
|58    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_132     |     8|
|59    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_133 |     8|
|60    |            widx_widx_gray                                        |AsyncResetSynchronizerShiftReg_w1_d3_i0_130       |     3|
|61    |              output_chain                                        |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_131 |     3|
|62    |          bundleOut_0_a_source                                    |AsyncQueueSource                                  |    52|
|63    |            ridx_ridx_gray                                        |AsyncResetSynchronizerShiftReg_w1_d3_i0_122       |     4|
|64    |              output_chain                                        |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_127 |     4|
|65    |            source_valid_0                                        |AsyncValidSync                                    |     3|
|66    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1_125     |     3|
|67    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_126 |     3|
|68    |            source_valid_1                                        |AsyncValidSync_123                                |     3|
|69    |              io_out_source_valid_0                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_1         |     3|
|70    |                output_chain                                      |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_124 |     3|
|71    |        dmOuter                                                   |TLDebugModuleOuter                                |     8|
|72    |        dmactiveAck_dmactiveAckSync                               |AsyncResetSynchronizerShiftReg_w1_d3_i0_118       |     3|
|73    |          output_chain                                            |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_121 |     3|
|74    |        dmiBypass                                                 |TLBusBypass                                       |    60|
|75    |          bar                                                     |TLBusBypassBar                                    |    59|
|76    |          error                                                   |TLError_1                                         |     1|
|77    |        dmiXbar                                                   |TLXbar_9                                          |    15|
|78    |        io_innerCtrl_source                                       |AsyncQueueSource_1                                |    14|
|79    |          ridx_ridx_gray                                          |AsyncResetSynchronizerShiftReg_w1_d3_i0_119       |     4|
|80    |            output_chain                                          |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_120 |     4|
|81    |    domain                                                        |ClockSinkDomain_2                                 |   456|
|82    |      buffer                                                      |TLBuffer_21                                       |    54|
|83    |        bundleIn_0_d_q                                            |Queue_1_117                                       |    29|
|84    |        bundleOut_0_a_q                                           |Queue_42                                          |    25|
|85    |      serdesser                                                   |TLSerdesser                                       |   402|
|86    |        inDes                                                     |GenericDeserializer                               |   137|
|87    |        outArb                                                    |HellaPeekingArbiter                               |     4|
|88    |        outSer                                                    |GenericSerializer                                 |   220|
|89    |    dtm                                                           |DebugTransportModuleJTAG                          |   296|
|90    |      dmiAccessChain                                              |CaptureUpdateChain_1                              |    49|
|91    |      dtmInfoChain                                                |CaptureUpdateChain                                |    32|
|92    |      tapIO_bypassChain                                           |JtagBypassChain                                   |     1|
|93    |      tapIO_controllerInternal                                    |JtagTapController                                 |   116|
|94    |        irChain                                                   |CaptureUpdateChain_2                              |     9|
|95    |        stateMachine                                              |JtagStateMachine                                  |    96|
|96    |      tapIO_idcodeChain                                           |CaptureChain                                      |    32|
|97    |    intsource                                                     |IntSyncCrossingSource_5                           |     2|
|98    |      reg_                                                        |AsyncResetRegVec_w2_i0                            |     2|
|99    |    intsource_1                                                   |IntSyncCrossingSource_1                           |     1|
|100   |      reg_                                                        |AsyncResetRegVec_w1_i0_116                        |     1|
|101   |    intsource_2                                                   |IntSyncCrossingSource_1_1                         |     1|
|102   |      reg_                                                        |AsyncResetRegVec_w1_i0_115                        |     1|
|103   |    plicDomainWrapper                                             |ClockSinkDomain                                   |   100|
|104   |      plic                                                        |TLPLIC                                            |   100|
|105   |        gateways_gateway                                          |LevelGateway                                      |     1|
|106   |        out_back                                                  |Queue_41                                          |    85|
|107   |    resetSynchronizer                                             |ClockGroupResetSynchronizer                       |    17|
|108   |      bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher |ResetCatchAndSync_d3_106                          |    17|
|109   |        io_sync_reset_chain                                       |AsyncResetSynchronizerShiftReg_w1_d3_i0_107       |    17|
|110   |          output_chain                                            |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_108 |    17|
|111   |    subsystem_cbus                                                |PeripheryBus_1                                    |  4056|
|112   |      atomics                                                     |TLAtomicAutomata_1                                |   654|
|113   |      buffer                                                      |TLBuffer_5                                        |   936|
|114   |        bundleIn_0_d_q                                            |Queue_9_105                                       |   192|
|115   |        bundleOut_0_a_q                                           |Queue_8                                           |   744|
|116   |      coupler_to_bootrom                                          |TLInterconnectCoupler_13                          |   957|
|117   |        fragmenter                                                |TLFragmenter_6                                    |   957|
|118   |          repeater                                                |Repeater_6                                        |   947|
|119   |      coupler_to_clint                                            |TLInterconnectCoupler_10                          |   150|
|120   |        fragmenter                                                |TLFragmenter_4                                    |   150|
|121   |          repeater                                                |Repeater_2_104                                    |   140|
|122   |      coupler_to_debug                                            |TLInterconnectCoupler_11                          |   413|
|123   |        fragmenter                                                |TLFragmenter_5                                    |   413|
|124   |          repeater                                                |Repeater_5                                        |   403|
|125   |      coupler_to_l2_ctrl                                          |TLInterconnectCoupler_7                           |   226|
|126   |        buffer                                                    |TLBuffer_7                                        |   163|
|127   |          bundleIn_0_d_q                                          |Queue_14                                          |    27|
|128   |          bundleOut_0_a_q                                         |Queue_13                                          |   136|
|129   |        fragmenter                                                |TLFragmenter_2                                    |    63|
|130   |          repeater                                                |Repeater_2                                        |    50|
|131   |      coupler_to_plic                                             |TLInterconnectCoupler_9                           |    87|
|132   |        fragmenter                                                |TLFragmenter_3                                    |    87|
|133   |          repeater                                                |Repeater_3                                        |    74|
|134   |      coupler_to_slave_named_clockgater                           |TLInterconnectCoupler_15                          |   148|
|135   |        buffer                                                    |TLBuffer_9                                        |    72|
|136   |          bundleIn_0_d_q                                          |Queue_16_102                                      |    38|
|137   |          bundleOut_0_a_q                                         |Queue_15_103                                      |    34|
|138   |        fragmenter                                                |TLFragmenter_7                                    |    76|
|139   |          repeater                                                |Repeater_7_101                                    |    58|
|140   |      coupler_to_slave_named_tileresetsetter                      |TLInterconnectCoupler_16                          |    91|
|141   |        buffer                                                    |TLBuffer_11                                       |    42|
|142   |          bundleIn_0_d_q                                          |Queue_16                                          |    29|
|143   |          bundleOut_0_a_q                                         |Queue_15                                          |    13|
|144   |        fragmenter                                                |TLFragmenter_8                                    |    49|
|145   |          repeater                                                |Repeater_7                                        |    31|
|146   |      in_xbar                                                     |TLXbar_4                                          |    63|
|147   |      out_xbar                                                    |TLXbar_5                                          |   195|
|148   |      wrapped_error_device                                        |ErrorDeviceWrapper                                |   129|
|149   |        buffer                                                    |TLBuffer_6                                        |    46|
|150   |          bundleIn_0_d_q                                          |Queue_9                                           |    34|
|151   |          bundleOut_0_a_q                                         |Queue_11                                          |    12|
|152   |        error                                                     |TLError                                           |    83|
|153   |          a                                                       |Queue_10                                          |    53|
|154   |    subsystem_fbus                                                |FrontBus                                          |   151|
|155   |      buffer                                                      |TLBuffer_3                                        |    70|
|156   |        bundleIn_0_d_q                                            |Queue_5_99                                        |    24|
|157   |        bundleOut_0_a_q                                           |Queue_4_100                                       |    46|
|158   |      coupler_from_port_named_serial_tl_ctrl                      |TLInterconnectCoupler_6                           |    81|
|159   |        buffer                                                    |TLBuffer_4                                        |    81|
|160   |          bundleIn_0_d_q                                          |Queue_5                                           |    62|
|161   |          bundleOut_0_a_q                                         |Queue_4                                           |    19|
|162   |    subsystem_l2_wrapper                                          |CoherenceManagerWrapper                           | 10578|
|163   |      InclusiveCache_inner_TLBuffer                               |TLBuffer_15                                       |   303|
|164   |        bundleIn_0_d_q                                            |Queue_31                                          |   178|
|165   |        bundleOut_0_a_q                                           |Queue_30                                          |   125|
|166   |      cork                                                        |TLCacheCork                                       |   278|
|167   |        pool                                                      |IDPool                                            |    35|
|168   |        q                                                         |Queue_27_97                                       |    21|
|169   |        q_1                                                       |Queue_27_98                                       |    25|
|170   |      l2                                                          |InclusiveCache                                    |  9997|
|171   |        mods_0                                                    |Scheduler                                         |  9845|
|172   |          abc_mshrs_0                                             |MSHR                                              |   238|
|173   |          abc_mshrs_1                                             |MSHR_74                                           |   298|
|174   |          abc_mshrs_2                                             |MSHR_75                                           |   407|
|175   |          abc_mshrs_3                                             |MSHR_76                                           |   242|
|176   |          abc_mshrs_4                                             |MSHR_77                                           |   327|
|177   |          bankedStore                                             |BankedStore                                       |   748|
|178   |            cc_banks_0                                            |cc_banks_0                                        |    66|
|179   |              cc_banks_0_ext                                      |cc_banks_0_ext_95                                 |    66|
|180   |                mem_0_0                                           |split_cc_banks_0_ext_96                           |    66|
|181   |            cc_banks_1                                            |cc_banks_0_88                                     |    66|
|182   |              cc_banks_0_ext                                      |cc_banks_0_ext_93                                 |    66|
|183   |                mem_0_0                                           |split_cc_banks_0_ext_94                           |    66|
|184   |            cc_banks_2                                            |cc_banks_0_89                                     |   122|
|185   |              cc_banks_0_ext                                      |cc_banks_0_ext_91                                 |   122|
|186   |                mem_0_0                                           |split_cc_banks_0_ext_92                           |   122|
|187   |            cc_banks_3                                            |cc_banks_0_90                                     |   150|
|188   |              cc_banks_0_ext                                      |cc_banks_0_ext                                    |   150|
|189   |                mem_0_0                                           |split_cc_banks_0_ext                              |   150|
|190   |          bc_mshr                                                 |MSHR_78                                           |   424|
|191   |          c_mshr                                                  |MSHR_79                                           |   444|
|192   |          directory                                               |Directory                                         |   382|
|193   |            cc_dir                                                |cc_dir                                            |   152|
|194   |              cc_dir_ext                                          |cc_dir_ext                                        |   152|
|195   |                mem_0_0                                           |split_cc_dir_ext                                  |    48|
|196   |                mem_0_1                                           |split_cc_dir_ext_81                               |     7|
|197   |                mem_0_2                                           |split_cc_dir_ext_82                               |    26|
|198   |                mem_0_3                                           |split_cc_dir_ext_83                               |    25|
|199   |                mem_0_4                                           |split_cc_dir_ext_84                               |     7|
|200   |                mem_0_5                                           |split_cc_dir_ext_85                               |     8|
|201   |                mem_0_6                                           |split_cc_dir_ext_86                               |    24|
|202   |                mem_0_7                                           |split_cc_dir_ext_87                               |     7|
|203   |            victimLFSR_prng                                       |MaxPeriodFibonacciLFSR                            |    85|
|204   |            write                                                 |Queue_29                                          |    98|
|205   |          requests                                                |ListBuffer_2                                      |  1035|
|206   |          sinkA                                                   |SinkA                                             |  1396|
|207   |            putbuffer                                             |ListBuffer                                        |  1321|
|208   |          sinkC                                                   |SinkC                                             |  1374|
|209   |            c                                                     |Queue_25                                          |   352|
|210   |            io_bs_adr_q                                           |Queue_26                                          |   820|
|211   |            putbuffer                                             |ListBuffer_1                                      |   116|
|212   |          sinkD                                                   |SinkD                                             |   160|
|213   |            d                                                     |Queue_27                                          |   151|
|214   |          sinkX                                                   |SinkX                                             |   143|
|215   |            x                                                     |Queue_28                                          |   143|
|216   |          sourceA                                                 |SourceA                                           |    34|
|217   |            io_a_q                                                |Queue_22                                          |    34|
|218   |          sourceB                                                 |SourceB                                           |    52|
|219   |          sourceC                                                 |SourceC                                           |   353|
|220   |            queue                                                 |QueueCompatibility_20                             |   178|
|221   |          sourceD                                                 |SourceD                                           |  1747|
|222   |            atomics                                               |Atomics                                           |   406|
|223   |            queue                                                 |QueueCompatibility_21                             |    23|
|224   |          sourceE                                                 |SourceE                                           |    25|
|225   |            io_e_q                                                |Queue_23_80                                       |    25|
|226   |          sourceX                                                 |SourceX                                           |     2|
|227   |            io_x_q                                                |Queue_24                                          |     2|
|228   |        out_back                                                  |Queue_21                                          |    36|
|229   |    subsystem_mbus                                                |MemoryBus                                         |   599|
|230   |      coupler_to_memory_controller_port_named_axi4                |TLInterconnectCoupler_18                          |   505|
|231   |        axi4yank                                                  |AXI4UserYanker                                    |   240|
|232   |          QueueCompatibility                                      |QueueCompatibility                                |     9|
|233   |          QueueCompatibility_1                                    |QueueCompatibility_55                             |     8|
|234   |          QueueCompatibility_10                                   |QueueCompatibility_56                             |     9|
|235   |          QueueCompatibility_11                                   |QueueCompatibility_57                             |     8|
|236   |          QueueCompatibility_12                                   |QueueCompatibility_58                             |     8|
|237   |          QueueCompatibility_13                                   |QueueCompatibility_59                             |    23|
|238   |          QueueCompatibility_14                                   |QueueCompatibility_60                             |    10|
|239   |          QueueCompatibility_15                                   |QueueCompatibility_61                             |     8|
|240   |          QueueCompatibility_16                                   |QueueCompatibility_62                             |     8|
|241   |          QueueCompatibility_17                                   |QueueCompatibility_63                             |    16|
|242   |          QueueCompatibility_18                                   |QueueCompatibility_64                             |     9|
|243   |          QueueCompatibility_19                                   |QueueCompatibility_65                             |    22|
|244   |          QueueCompatibility_2                                    |QueueCompatibility_66                             |     8|
|245   |          QueueCompatibility_3                                    |QueueCompatibility_67                             |    22|
|246   |          QueueCompatibility_4                                    |QueueCompatibility_68                             |    10|
|247   |          QueueCompatibility_5                                    |QueueCompatibility_69                             |     8|
|248   |          QueueCompatibility_6                                    |QueueCompatibility_70                             |     8|
|249   |          QueueCompatibility_7                                    |QueueCompatibility_71                             |    18|
|250   |          QueueCompatibility_8                                    |QueueCompatibility_72                             |    11|
|251   |          QueueCompatibility_9                                    |QueueCompatibility_73                             |    17|
|252   |        tl2axi4                                                   |TLToAXI4                                          |   265|
|253   |          deq                                                     |Queue_19                                          |    96|
|254   |          queue_arw_deq                                           |Queue_20                                          |   116|
|255   |      subsystem_mbus_xbar                                         |TLXbar_6                                          |    94|
|256   |    subsystem_pbus                                                |PeripheryBus                                      |  1156|
|257   |      atomics                                                     |TLAtomicAutomata                                  |   661|
|258   |      buffer                                                      |TLBuffer                                          |    77|
|259   |        bundleIn_0_d_q                                            |Queue_1_53                                        |    28|
|260   |        bundleOut_0_a_q                                           |Queue_54                                          |    49|
|261   |      buffer_1                                                    |TLBuffer_1                                        |    67|
|262   |        bundleIn_0_d_q                                            |Queue_1                                           |    42|
|263   |        bundleOut_0_a_q                                           |Queue                                             |    25|
|264   |      coupler_to_device_named_uart_0                              |TLInterconnectCoupler_5                           |   115|
|265   |        fragmenter                                                |TLFragmenter_1                                    |   115|
|266   |          repeater                                                |Repeater_1                                        |   105|
|267   |      coupler_to_slave_named_bootaddressreg                       |TLInterconnectCoupler_4                           |    76|
|268   |        fragmenter                                                |TLFragmenter                                      |    76|
|269   |          repeater                                                |Repeater                                          |    66|
|270   |      out_xbar                                                    |TLXbar_2                                          |    96|
|271   |    subsystem_sbus                                                |SystemBus                                         |   535|
|272   |      system_bus_xbar                                             |TLXbar                                            |   535|
|273   |    tile_prci_domain                                              |TilePRCIDomain                                    | 58038|
|274   |      buffer_1                                                    |TLBuffer_18                                       |   175|
|275   |        bundleIn_0_b_q                                            |Queue_38                                          |    21|
|276   |        bundleIn_0_d_q                                            |Queue_37                                          |    83|
|277   |        bundleOut_0_a_q                                           |Queue_36                                          |    39|
|278   |        bundleOut_0_c_q                                           |Queue_39                                          |    19|
|279   |        bundleOut_0_e_q                                           |Queue_23                                          |    13|
|280   |      intsink                                                     |IntSyncAsyncCrossingSink                          |     2|
|281   |        chain                                                     |SynchronizerShiftReg_w1_d3                        |     2|
|282   |          output_chain                                            |NonSyncResetSynchronizerPrimitiveShiftReg_d3      |     2|
|283   |      tile_reset_domain                                           |TileResetDomain                                   | 57861|
|284   |        tile                                                      |RocketTile                                        | 57861|
|285   |          cmdRouter                                               |RoccCommandRouter                                 |    24|
|286   |            cmd                                                   |Queue_34                                          |    24|
|287   |          core                                                    |Rocket                                            | 10121|
|288   |            csr                                                   |CSRFile                                           |  3964|
|289   |            div                                                   |MulDiv                                            |  2687|
|290   |            ibuf                                                  |IBuf                                              |   263|
|291   |          dcache                                                  |DCache                                            |  5414|
|292   |            data                                                  |DCacheDataArray                                   |   293|
|293   |              data_arrays_0                                       |data_arrays_0                                     |   293|
|294   |                data_arrays_0_ext                                 |data_arrays_0_ext                                 |   293|
|295   |                  mem_0_0                                         |split_data_arrays_0_ext                           |    94|
|296   |                  mem_0_1                                         |split_data_arrays_0_ext_22                        |    10|
|297   |                  mem_0_10                                        |split_data_arrays_0_ext_23                        |     2|
|298   |                  mem_0_11                                        |split_data_arrays_0_ext_24                        |     2|
|299   |                  mem_0_12                                        |split_data_arrays_0_ext_25                        |     2|
|300   |                  mem_0_13                                        |split_data_arrays_0_ext_26                        |     2|
|301   |                  mem_0_14                                        |split_data_arrays_0_ext_27                        |     2|
|302   |                  mem_0_15                                        |split_data_arrays_0_ext_28                        |     3|
|303   |                  mem_0_16                                        |split_data_arrays_0_ext_29                        |     2|
|304   |                  mem_0_17                                        |split_data_arrays_0_ext_30                        |     2|
|305   |                  mem_0_18                                        |split_data_arrays_0_ext_31                        |     2|
|306   |                  mem_0_19                                        |split_data_arrays_0_ext_32                        |     2|
|307   |                  mem_0_2                                         |split_data_arrays_0_ext_33                        |    10|
|308   |                  mem_0_20                                        |split_data_arrays_0_ext_34                        |     2|
|309   |                  mem_0_21                                        |split_data_arrays_0_ext_35                        |     2|
|310   |                  mem_0_22                                        |split_data_arrays_0_ext_36                        |     2|
|311   |                  mem_0_23                                        |split_data_arrays_0_ext_37                        |     3|
|312   |                  mem_0_24                                        |split_data_arrays_0_ext_38                        |    10|
|313   |                  mem_0_25                                        |split_data_arrays_0_ext_39                        |    10|
|314   |                  mem_0_26                                        |split_data_arrays_0_ext_40                        |    10|
|315   |                  mem_0_27                                        |split_data_arrays_0_ext_41                        |    10|
|316   |                  mem_0_28                                        |split_data_arrays_0_ext_42                        |    10|
|317   |                  mem_0_29                                        |split_data_arrays_0_ext_43                        |    10|
|318   |                  mem_0_3                                         |split_data_arrays_0_ext_44                        |    10|
|319   |                  mem_0_30                                        |split_data_arrays_0_ext_45                        |    10|
|320   |                  mem_0_31                                        |split_data_arrays_0_ext_46                        |    24|
|321   |                  mem_0_4                                         |split_data_arrays_0_ext_47                        |    10|
|322   |                  mem_0_5                                         |split_data_arrays_0_ext_48                        |    10|
|323   |                  mem_0_6                                         |split_data_arrays_0_ext_49                        |    10|
|324   |                  mem_0_7                                         |split_data_arrays_0_ext_50                        |    11|
|325   |                  mem_0_8                                         |split_data_arrays_0_ext_51                        |     2|
|326   |                  mem_0_9                                         |split_data_arrays_0_ext_52                        |     2|
|327   |            lfsr_prng                                             |MaxPeriodFibonacciLFSR_1_18                       |    18|
|328   |            tag_array                                             |tag_array                                         |   269|
|329   |              tag_array_ext                                       |tag_array_ext                                     |   269|
|330   |                mem_0_0                                           |split_tag_array_ext                               |    20|
|331   |                mem_0_1                                           |split_tag_array_ext_19                            |    82|
|332   |                mem_0_2                                           |split_tag_array_ext_20                            |    20|
|333   |                mem_0_3                                           |split_tag_array_ext_21                            |   147|
|334   |            tlb                                                   |TLB                                               |  3080|
|335   |          dcacheArb                                               |HellaCacheArbiter                                 |    49|
|336   |          firAccel                                                |FIRRoCCAccel                                      |  4907|
|337   |            FIR                                                   |FIRFilter                                         |  4789|
|338   |          fpuOpt                                                  |FPU                                               | 21961|
|339   |            dfma                                                  |FPUFMAPipe_1                                      |  6321|
|340   |              fma                                                 |MulAddRecFNPipe_1                                 |  5647|
|341   |                mulAddRecFNToRaw_postMul                          |MulAddRecFNToRaw_postMul_1                        |   632|
|342   |                mulAddRecFNToRaw_preMul                           |MulAddRecFNToRaw_preMul_1                         |   645|
|343   |                roundRawFNToRecFN                                 |RoundRawFNToRecFN_1                               |   264|
|344   |                  roundAnyRawFNToRecFN                            |RoundAnyRawFNToRecFN_4_17                         |   264|
|345   |            divSqrt                                               |DivSqrtRecFN_small                                |   585|
|346   |              divSqrtRecFNToRaw                                   |DivSqrtRecFNToRaw_small                           |   582|
|347   |                divSqrtRawFN_                                     |DivSqrtRawFN_small                                |   582|
|348   |              roundRawFNToRecFN                                   |RoundRawFNToRecFN_2                               |     3|
|349   |                roundAnyRawFNToRecFN                              |RoundAnyRawFNToRecFN_16                           |     3|
|350   |            divSqrt_1                                             |DivSqrtRecFN_small_1                              |  3382|
|351   |              divSqrtRecFNToRaw                                   |DivSqrtRecFNToRaw_small_1                         |  3374|
|352   |                divSqrtRawFN_                                     |DivSqrtRawFN_small_1                              |  3374|
|353   |              roundRawFNToRecFN                                   |RoundRawFNToRecFN_3                               |     8|
|354   |                roundAnyRawFNToRecFN                              |RoundAnyRawFNToRecFN_4                            |     8|
|355   |            fpiu                                                  |FPToInt                                           |  3210|
|356   |              conv                                                |RecFNToIN                                         |   223|
|357   |              dcmp                                                |CompareRecFN                                      |    87|
|358   |            fpmu                                                  |FPToFP                                            |   556|
|359   |              narrower                                            |RecFNToRecFN                                      |   160|
|360   |                roundAnyRawFNToRecFN                              |RoundAnyRawFNToRecFN_3                            |   160|
|361   |            ifpu                                                  |IntToFP                                           |  1708|
|362   |              i2f                                                 |INToRecFN                                         |   384|
|363   |                roundAnyRawFNToRecFN                              |RoundAnyRawFNToRecFN_1                            |   384|
|364   |              i2f_1                                               |INToRecFN_1                                       |   546|
|365   |                roundAnyRawFNToRecFN                              |RoundAnyRawFNToRecFN_2                            |   546|
|366   |            sfma                                                  |FPUFMAPipe                                        |  2529|
|367   |              fma                                                 |MulAddRecFNPipe                                   |  1783|
|368   |                mulAddRecFNToRaw_preMul                           |MulAddRecFNToRaw_preMul                           |   341|
|369   |                roundRawFNToRecFN                                 |RoundRawFNToRecFN                                 |   139|
|370   |                  roundAnyRawFNToRecFN                            |RoundAnyRawFNToRecFN                              |   139|
|371   |          frontend                                                |Frontend                                          |  8763|
|372   |            btb                                                   |BTB                                               |  2723|
|373   |            fq                                                    |ShiftQueue                                        |  1956|
|374   |            icache                                                |ICache                                            |  1576|
|375   |              data_arrays_0                                       |data_arrays_0_0                                   |    11|
|376   |                data_arrays_0_0_ext                               |data_arrays_0_0_ext_11                            |    11|
|377   |                  mem_0_0                                         |split_data_arrays_0_0_ext_12                      |     8|
|378   |                  mem_0_1                                         |split_data_arrays_0_0_ext_13                      |     1|
|379   |                  mem_0_2                                         |split_data_arrays_0_0_ext_14                      |     1|
|380   |                  mem_0_3                                         |split_data_arrays_0_0_ext_15                      |     1|
|381   |              data_arrays_1                                       |data_arrays_0_0_4                                 |   189|
|382   |                data_arrays_0_0_ext                               |data_arrays_0_0_ext                               |   189|
|383   |                  mem_0_0                                         |split_data_arrays_0_0_ext                         |    85|
|384   |                  mem_0_1                                         |split_data_arrays_0_0_ext_8                       |    33|
|385   |                  mem_0_2                                         |split_data_arrays_0_0_ext_9                       |    33|
|386   |                  mem_0_3                                         |split_data_arrays_0_0_ext_10                      |    38|
|387   |              repl_way_v0_prng                                    |MaxPeriodFibonacciLFSR_1                          |   297|
|388   |              tag_array                                           |tag_array_0                                       |    64|
|389   |                tag_array_0_ext                                   |tag_array_0_ext                                   |    64|
|390   |                  mem_0_0                                         |split_tag_array_0_ext                             |    11|
|391   |                  mem_0_1                                         |split_tag_array_0_ext_5                           |    28|
|392   |                  mem_0_2                                         |split_tag_array_0_ext_6                           |    12|
|393   |                  mem_0_3                                         |split_tag_array_0_ext_7                           |    13|
|394   |            tlb                                                   |TLB_1                                             |  2312|
|395   |          ptw                                                     |PTW                                               |  6549|
|396   |            l2_tlb_ram                                            |l2_tlb_ram                                        |   145|
|397   |              l2_tlb_ram_ext                                      |l2_tlb_ram_ext                                    |   145|
|398   |                mem_0_0                                           |split_l2_tlb_ram_ext                              |   145|
|399   |          respArb_io_in_0_q                                       |Queue_35                                          |    16|
|400   |          tlMasterXbar                                            |TLXbar_7                                          |    57|
|401   |    uartClockDomainWrapper                                        |ClockSinkDomain_3                                 |   365|
|402   |      uart_0                                                      |TLUART                                            |   365|
|403   |        intsource                                                 |IntSyncCrossingSource_1_2                         |     3|
|404   |          reg_                                                    |AsyncResetRegVec_w1_i0                            |     3|
|405   |        rxm                                                       |UARTRx                                            |    90|
|406   |        rxq                                                       |QueueCompatibility_23                             |    78|
|407   |        txm                                                       |UARTTx                                            |    75|
|408   |        txq                                                       |QueueCompatibility_23_3                           |    78|
|409   |  system_debug_systemjtag_reset_catcher                           |ResetCatchAndSync_d3                              |     5|
|410   |    io_sync_reset_chain                                           |AsyncResetSynchronizerShiftReg_w1_d3_i0_0         |     5|
|411   |      output_chain                                                |AsyncResetSynchronizerPrimitiveShiftReg_d3_i0     |     5|
+------+------------------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:50 ; elapsed = 00:08:38 . Memory (MB): peak = 1983.086 ; gain = 881.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 301 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:50 ; elapsed = 00:08:43 . Memory (MB): peak = 1983.086 ; gain = 881.102
Synthesis Optimization Complete : Time (s): cpu = 00:07:50 ; elapsed = 00:08:43 . Memory (MB): peak = 1983.086 ; gain = 881.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1995.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3582 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2088.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 486 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 123 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 59 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 225 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 50 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
941 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:21 ; elapsed = 00:09:18 . Memory (MB): peak = 2088.859 ; gain = 986.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/manyu/Desktop/FIRAccelRocket/FIRAccelRocketGeneralConfig/FIRAccelRocketGeneralConfig.runs/synth_1/ChipTop.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2088.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ChipTop_utilization_synth.rpt -pb ChipTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 11 12:30:24 2023...
