\hypertarget{struct_s_i_m___type}{}\section{S\+I\+M\+\_\+\+Type Struct Reference}
\label{struct_s_i_m___type}\index{SIM\_Type@{SIM\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a2dd2ae7d066d4b4240fe56f72f0f7095}{S\+O\+P\+T1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_ae691410c960f357d63ab3b479cb59641}{S\+O\+P\+T1\+C\+FG}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_ae7904b8fe3af1def40d58c2ca8123e44}\label{struct_s_i_m___type_ae7904b8fe3af1def40d58c2ca8123e44}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4092\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a3f8dc2ae265d799ec159ccd2c2fddabd}{S\+O\+P\+T2}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_a422ac2beba1cc5c797380d1c5832b885}\label{struct_s_i_m___type_a422ac2beba1cc5c797380d1c5832b885}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a5e152370dc7f083dff49c4e56e669435}{S\+O\+P\+T4}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_ad3423d05c1b61a09639d9ea8b5d3ea66}{S\+O\+P\+T5}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_s_i_m___type_acc19a07675d1806592b3ed4a92f91e1c}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a9a5cff1a3ad3808a7b9478791a37915d}{S\+O\+P\+T7}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_a86684537b595133db57a7bcc73843d2a}\label{struct_s_i_m___type_a86684537b595133db57a7bcc73843d2a}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a5baf01a3a36a117e2bebdd02d6d6876a}{S\+D\+ID}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_a8c752b26764b7d15368cf85fe57a34b9}\label{struct_s_i_m___type_a8c752b26764b7d15368cf85fe57a34b9}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a342559d79209f064052a8a005bfd38a3}{S\+C\+G\+C4}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a0c6b967745d0bb3e1bd280f7dd98db49}{S\+C\+G\+C5}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a8075f4fb5887b43eba04eb636853be29}{S\+C\+G\+C6}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_afa6e40b1dfd085e74bffc345bd359205}{S\+C\+G\+C7}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a063b97a92c34c2c0cb7f8746f9f50f3c}{C\+L\+K\+D\+I\+V1}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_ab95a859ed80f2b72b5538bcc1806d924}\label{struct_s_i_m___type_ab95a859ed80f2b72b5538bcc1806d924}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a1b5282422d8bb162cd742775e5f9864f}{F\+C\+F\+G1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a48581edecb6a9421e0e159dca5bf8c8c}{F\+C\+F\+G2}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_a4e4f1fbee587e08a2b02ff956746fb74}\label{struct_s_i_m___type_a4e4f1fbee587e08a2b02ff956746fb74}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a6526be9b8cd1160be6ff367641220e96}{U\+I\+D\+MH}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a9d04f09d406768348505eb747ade1e23}{U\+I\+D\+ML}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_aac796478e9fdd908d4bccc7b754de080}{U\+I\+DL}}
\item 
\mbox{\Hypertarget{struct_s_i_m___type_a2139860497710bc375266dc42d96ee6c}\label{struct_s_i_m___type_a2139860497710bc375266dc42d96ee6c}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}156\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_aa35d8ef46eb486a961d6a3c4d5b3441f}{C\+O\+PC}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a57790bed2fb6759181812845dbca3eb8}{S\+R\+V\+C\+OP}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+IM -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_i_m___type_a063b97a92c34c2c0cb7f8746f9f50f3c}\label{struct_s_i_m___type_a063b97a92c34c2c0cb7f8746f9f50f3c}} 
\index{SIM\_Type@{SIM\_Type}!CLKDIV1@{CLKDIV1}}
\index{CLKDIV1@{CLKDIV1}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{CLKDIV1}{CLKDIV1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+L\+K\+D\+I\+V1}

System Clock Divider Register 1, offset\+: 0x1044 \mbox{\Hypertarget{struct_s_i_m___type_aa35d8ef46eb486a961d6a3c4d5b3441f}\label{struct_s_i_m___type_aa35d8ef46eb486a961d6a3c4d5b3441f}} 
\index{SIM\_Type@{SIM\_Type}!COPC@{COPC}}
\index{COPC@{COPC}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{COPC}{COPC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+O\+PC}

C\+OP Control Register, offset\+: 0x1100 \mbox{\Hypertarget{struct_s_i_m___type_a1b5282422d8bb162cd742775e5f9864f}\label{struct_s_i_m___type_a1b5282422d8bb162cd742775e5f9864f}} 
\index{SIM\_Type@{SIM\_Type}!FCFG1@{FCFG1}}
\index{FCFG1@{FCFG1}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{FCFG1}{FCFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+C\+F\+G1}

Flash Configuration Register 1, offset\+: 0x104C \mbox{\Hypertarget{struct_s_i_m___type_a48581edecb6a9421e0e159dca5bf8c8c}\label{struct_s_i_m___type_a48581edecb6a9421e0e159dca5bf8c8c}} 
\index{SIM\_Type@{SIM\_Type}!FCFG2@{FCFG2}}
\index{FCFG2@{FCFG2}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{FCFG2}{FCFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t F\+C\+F\+G2}

Flash Configuration Register 2, offset\+: 0x1050 \mbox{\Hypertarget{struct_s_i_m___type_a342559d79209f064052a8a005bfd38a3}\label{struct_s_i_m___type_a342559d79209f064052a8a005bfd38a3}} 
\index{SIM\_Type@{SIM\_Type}!SCGC4@{SCGC4}}
\index{SCGC4@{SCGC4}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SCGC4}{SCGC4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C4}

System Clock Gating Control Register 4, offset\+: 0x1034 \mbox{\Hypertarget{struct_s_i_m___type_a0c6b967745d0bb3e1bd280f7dd98db49}\label{struct_s_i_m___type_a0c6b967745d0bb3e1bd280f7dd98db49}} 
\index{SIM\_Type@{SIM\_Type}!SCGC5@{SCGC5}}
\index{SCGC5@{SCGC5}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SCGC5}{SCGC5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C5}

System Clock Gating Control Register 5, offset\+: 0x1038 \mbox{\Hypertarget{struct_s_i_m___type_a8075f4fb5887b43eba04eb636853be29}\label{struct_s_i_m___type_a8075f4fb5887b43eba04eb636853be29}} 
\index{SIM\_Type@{SIM\_Type}!SCGC6@{SCGC6}}
\index{SCGC6@{SCGC6}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SCGC6}{SCGC6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C6}

System Clock Gating Control Register 6, offset\+: 0x103C \mbox{\Hypertarget{struct_s_i_m___type_afa6e40b1dfd085e74bffc345bd359205}\label{struct_s_i_m___type_afa6e40b1dfd085e74bffc345bd359205}} 
\index{SIM\_Type@{SIM\_Type}!SCGC7@{SCGC7}}
\index{SCGC7@{SCGC7}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SCGC7}{SCGC7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+G\+C7}

System Clock Gating Control Register 7, offset\+: 0x1040 \mbox{\Hypertarget{struct_s_i_m___type_a5baf01a3a36a117e2bebdd02d6d6876a}\label{struct_s_i_m___type_a5baf01a3a36a117e2bebdd02d6d6876a}} 
\index{SIM\_Type@{SIM\_Type}!SDID@{SDID}}
\index{SDID@{SDID}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SDID}{SDID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+D\+ID}

System Device Identification Register, offset\+: 0x1024 \mbox{\Hypertarget{struct_s_i_m___type_a2dd2ae7d066d4b4240fe56f72f0f7095}\label{struct_s_i_m___type_a2dd2ae7d066d4b4240fe56f72f0f7095}} 
\index{SIM\_Type@{SIM\_Type}!SOPT1@{SOPT1}}
\index{SOPT1@{SOPT1}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SOPT1}{SOPT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T1}

System Options Register 1, offset\+: 0x0 \mbox{\Hypertarget{struct_s_i_m___type_ae691410c960f357d63ab3b479cb59641}\label{struct_s_i_m___type_ae691410c960f357d63ab3b479cb59641}} 
\index{SIM\_Type@{SIM\_Type}!SOPT1CFG@{SOPT1CFG}}
\index{SOPT1CFG@{SOPT1CFG}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SOPT1CFG}{SOPT1CFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T1\+C\+FG}

S\+O\+P\+T1 Configuration Register, offset\+: 0x4 \mbox{\Hypertarget{struct_s_i_m___type_a3f8dc2ae265d799ec159ccd2c2fddabd}\label{struct_s_i_m___type_a3f8dc2ae265d799ec159ccd2c2fddabd}} 
\index{SIM\_Type@{SIM\_Type}!SOPT2@{SOPT2}}
\index{SOPT2@{SOPT2}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SOPT2}{SOPT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T2}

System Options Register 2, offset\+: 0x1004 \mbox{\Hypertarget{struct_s_i_m___type_a5e152370dc7f083dff49c4e56e669435}\label{struct_s_i_m___type_a5e152370dc7f083dff49c4e56e669435}} 
\index{SIM\_Type@{SIM\_Type}!SOPT4@{SOPT4}}
\index{SOPT4@{SOPT4}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SOPT4}{SOPT4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T4}

System Options Register 4, offset\+: 0x100C \mbox{\Hypertarget{struct_s_i_m___type_ad3423d05c1b61a09639d9ea8b5d3ea66}\label{struct_s_i_m___type_ad3423d05c1b61a09639d9ea8b5d3ea66}} 
\index{SIM\_Type@{SIM\_Type}!SOPT5@{SOPT5}}
\index{SOPT5@{SOPT5}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SOPT5}{SOPT5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T5}

System Options Register 5, offset\+: 0x1010 \mbox{\Hypertarget{struct_s_i_m___type_a9a5cff1a3ad3808a7b9478791a37915d}\label{struct_s_i_m___type_a9a5cff1a3ad3808a7b9478791a37915d}} 
\index{SIM\_Type@{SIM\_Type}!SOPT7@{SOPT7}}
\index{SOPT7@{SOPT7}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SOPT7}{SOPT7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+O\+P\+T7}

System Options Register 7, offset\+: 0x1018 \mbox{\Hypertarget{struct_s_i_m___type_a57790bed2fb6759181812845dbca3eb8}\label{struct_s_i_m___type_a57790bed2fb6759181812845dbca3eb8}} 
\index{SIM\_Type@{SIM\_Type}!SRVCOP@{SRVCOP}}
\index{SRVCOP@{SRVCOP}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{SRVCOP}{SRVCOP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t S\+R\+V\+C\+OP}

Service C\+OP, offset\+: 0x1104 \mbox{\Hypertarget{struct_s_i_m___type_aac796478e9fdd908d4bccc7b754de080}\label{struct_s_i_m___type_aac796478e9fdd908d4bccc7b754de080}} 
\index{SIM\_Type@{SIM\_Type}!UIDL@{UIDL}}
\index{UIDL@{UIDL}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{UIDL}{UIDL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+I\+DL}

Unique Identification Register Low, offset\+: 0x1060 \mbox{\Hypertarget{struct_s_i_m___type_a6526be9b8cd1160be6ff367641220e96}\label{struct_s_i_m___type_a6526be9b8cd1160be6ff367641220e96}} 
\index{SIM\_Type@{SIM\_Type}!UIDMH@{UIDMH}}
\index{UIDMH@{UIDMH}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{UIDMH}{UIDMH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+I\+D\+MH}

Unique Identification Register Mid-\/\+High, offset\+: 0x1058 \mbox{\Hypertarget{struct_s_i_m___type_a9d04f09d406768348505eb747ade1e23}\label{struct_s_i_m___type_a9d04f09d406768348505eb747ade1e23}} 
\index{SIM\_Type@{SIM\_Type}!UIDML@{UIDML}}
\index{UIDML@{UIDML}!SIM\_Type@{SIM\_Type}}
\subsubsection{\texorpdfstring{UIDML}{UIDML}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+I\+D\+ML}

Unique Identification Register Mid Low, offset\+: 0x105C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
