entity fda_b_l is
   port (
      ck      : in      bit;
      vdd     : in      bit;
      vss     : in      bit;
      word_in : in      bit_vector(7 downto 0);
      reset   : in      bit;
      error_f : out     bit;
      data    : out     bit_vector(7 downto 0);
      address : out     bit_vector(7 downto 0)
 );
end fda_b_l;

architecture structural of fda_b_l is
Component inv_x4
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x4
   port (
      i2  : in      bit;
      i3  : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x8
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a23_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal fsm_a_a_cs         : bit_vector( 4 downto 0);
signal fsm_b_b_cs         : bit_vector( 4 downto 0);
signal fsm_c_c_cs         : bit_vector( 4 downto 0);
signal fsm_d_d_cs         : bit_vector( 4 downto 0);
signal fsm_e_e_cs         : bit_vector( 4 downto 0);
signal fsm_f_f_cs         : bit_vector( 4 downto 0);
signal fsm_g_g_cs         : bit_vector( 4 downto 0);
signal fsm_h_h_cs         : bit_vector( 4 downto 0);
signal not_fsm_a_a_cs     : bit_vector( 4 downto 0);
signal not_fsm_b_b_cs     : bit_vector( 4 downto 0);
signal not_fsm_c_c_cs     : bit_vector( 4 downto 0);
signal not_fsm_d_d_cs     : bit_vector( 4 downto 0);
signal not_fsm_e_e_cs     : bit_vector( 4 downto 0);
signal not_fsm_f_f_cs     : bit_vector( 4 downto 0);
signal not_fsm_g_g_cs     : bit_vector( 4 downto 0);
signal not_fsm_h_h_cs     : bit_vector( 4 downto 0);
signal not_word_in        : bit_vector( 7 downto 0);
signal xr2_x1_sig         : bit;
signal xr2_x1_4_sig       : bit;
signal xr2_x1_3_sig       : bit;
signal xr2_x1_2_sig       : bit;
signal on12_x1_sig        : bit;
signal on12_x1_9_sig      : bit;
signal on12_x1_8_sig      : bit;
signal on12_x1_7_sig      : bit;
signal on12_x1_6_sig      : bit;
signal on12_x1_5_sig      : bit;
signal on12_x1_4_sig      : bit;
signal on12_x1_3_sig      : bit;
signal on12_x1_2_sig      : bit;
signal on12_x1_17_sig     : bit;
signal on12_x1_16_sig     : bit;
signal on12_x1_15_sig     : bit;
signal on12_x1_14_sig     : bit;
signal on12_x1_13_sig     : bit;
signal on12_x1_12_sig     : bit;
signal on12_x1_11_sig     : bit;
signal on12_x1_10_sig     : bit;
signal oa2ao222_x2_sig    : bit;
signal oa2ao222_x2_9_sig  : bit;
signal oa2ao222_x2_8_sig  : bit;
signal oa2ao222_x2_7_sig  : bit;
signal oa2ao222_x2_6_sig  : bit;
signal oa2ao222_x2_5_sig  : bit;
signal oa2ao222_x2_4_sig  : bit;
signal oa2ao222_x2_3_sig  : bit;
signal oa2ao222_x2_2_sig  : bit;
signal oa2ao222_x2_21_sig : bit;
signal oa2ao222_x2_20_sig : bit;
signal oa2ao222_x2_19_sig : bit;
signal oa2ao222_x2_18_sig : bit;
signal oa2ao222_x2_17_sig : bit;
signal oa2ao222_x2_16_sig : bit;
signal oa2ao222_x2_15_sig : bit;
signal oa2ao222_x2_14_sig : bit;
signal oa2ao222_x2_13_sig : bit;
signal oa2ao222_x2_12_sig : bit;
signal oa2ao222_x2_11_sig : bit;
signal oa2ao222_x2_10_sig : bit;
signal oa2a2a23_x2_sig    : bit;
signal oa2a22_x2_sig      : bit;
signal oa2a22_x2_4_sig    : bit;
signal oa2a22_x2_3_sig    : bit;
signal oa2a22_x2_2_sig    : bit;
signal oa22_x2_sig        : bit;
signal oa22_x2_9_sig      : bit;
signal oa22_x2_8_sig      : bit;
signal oa22_x2_7_sig      : bit;
signal oa22_x2_6_sig      : bit;
signal oa22_x2_5_sig      : bit;
signal oa22_x2_4_sig      : bit;
signal oa22_x2_3_sig      : bit;
signal oa22_x2_2_sig      : bit;
signal oa22_x2_29_sig     : bit;
signal oa22_x2_28_sig     : bit;
signal oa22_x2_27_sig     : bit;
signal oa22_x2_26_sig     : bit;
signal oa22_x2_25_sig     : bit;
signal oa22_x2_24_sig     : bit;
signal oa22_x2_23_sig     : bit;
signal oa22_x2_22_sig     : bit;
signal oa22_x2_21_sig     : bit;
signal oa22_x2_20_sig     : bit;
signal oa22_x2_19_sig     : bit;
signal oa22_x2_18_sig     : bit;
signal oa22_x2_17_sig     : bit;
signal oa22_x2_16_sig     : bit;
signal oa22_x2_15_sig     : bit;
signal oa22_x2_14_sig     : bit;
signal oa22_x2_13_sig     : bit;
signal oa22_x2_12_sig     : bit;
signal oa22_x2_11_sig     : bit;
signal oa22_x2_10_sig     : bit;
signal o4_x2_sig          : bit;
signal o4_x2_9_sig        : bit;
signal o4_x2_8_sig        : bit;
signal o4_x2_7_sig        : bit;
signal o4_x2_6_sig        : bit;
signal o4_x2_5_sig        : bit;
signal o4_x2_4_sig        : bit;
signal o4_x2_3_sig        : bit;
signal o4_x2_2_sig        : bit;
signal o4_x2_14_sig       : bit;
signal o4_x2_13_sig       : bit;
signal o4_x2_12_sig       : bit;
signal o4_x2_11_sig       : bit;
signal o4_x2_10_sig       : bit;
signal o3_x2_sig          : bit;
signal o3_x2_9_sig        : bit;
signal o3_x2_8_sig        : bit;
signal o3_x2_7_sig        : bit;
signal o3_x2_6_sig        : bit;
signal o3_x2_5_sig        : bit;
signal o3_x2_4_sig        : bit;
signal o3_x2_3_sig        : bit;
signal o3_x2_2_sig        : bit;
signal o3_x2_17_sig       : bit;
signal o3_x2_16_sig       : bit;
signal o3_x2_15_sig       : bit;
signal o3_x2_14_sig       : bit;
signal o3_x2_13_sig       : bit;
signal o3_x2_12_sig       : bit;
signal o3_x2_11_sig       : bit;
signal o3_x2_10_sig       : bit;
signal o2_x2_sig          : bit;
signal o2_x2_9_sig        : bit;
signal o2_x2_8_sig        : bit;
signal o2_x2_7_sig        : bit;
signal o2_x2_6_sig        : bit;
signal o2_x2_5_sig        : bit;
signal o2_x2_4_sig        : bit;
signal o2_x2_3_sig        : bit;
signal o2_x2_32_sig       : bit;
signal o2_x2_31_sig       : bit;
signal o2_x2_30_sig       : bit;
signal o2_x2_2_sig        : bit;
signal o2_x2_29_sig       : bit;
signal o2_x2_28_sig       : bit;
signal o2_x2_27_sig       : bit;
signal o2_x2_26_sig       : bit;
signal o2_x2_25_sig       : bit;
signal o2_x2_24_sig       : bit;
signal o2_x2_23_sig       : bit;
signal o2_x2_22_sig       : bit;
signal o2_x2_21_sig       : bit;
signal o2_x2_20_sig       : bit;
signal o2_x2_19_sig       : bit;
signal o2_x2_18_sig       : bit;
signal o2_x2_17_sig       : bit;
signal o2_x2_16_sig       : bit;
signal o2_x2_15_sig       : bit;
signal o2_x2_14_sig       : bit;
signal o2_x2_13_sig       : bit;
signal o2_x2_12_sig       : bit;
signal o2_x2_11_sig       : bit;
signal o2_x2_10_sig       : bit;
signal nxr2_x1_sig        : bit;
signal not_reset          : bit;
signal not_aux99          : bit;
signal not_aux97          : bit;
signal not_aux96          : bit;
signal not_aux95          : bit;
signal not_aux94          : bit;
signal not_aux93          : bit;
signal not_aux92          : bit;
signal not_aux90          : bit;
signal not_aux9           : bit;
signal not_aux89          : bit;
signal not_aux87          : bit;
signal not_aux86          : bit;
signal not_aux85          : bit;
signal not_aux84          : bit;
signal not_aux82          : bit;
signal not_aux81          : bit;
signal not_aux80          : bit;
signal not_aux79          : bit;
signal not_aux78          : bit;
signal not_aux77          : bit;
signal not_aux76          : bit;
signal not_aux75          : bit;
signal not_aux74          : bit;
signal not_aux71          : bit;
signal not_aux70          : bit;
signal not_aux69          : bit;
signal not_aux64          : bit;
signal not_aux63          : bit;
signal not_aux62          : bit;
signal not_aux61          : bit;
signal not_aux6           : bit;
signal not_aux58          : bit;
signal not_aux56          : bit;
signal not_aux54          : bit;
signal not_aux53          : bit;
signal not_aux52          : bit;
signal not_aux51          : bit;
signal not_aux50          : bit;
signal not_aux5           : bit;
signal not_aux49          : bit;
signal not_aux46          : bit;
signal not_aux42          : bit;
signal not_aux4           : bit;
signal not_aux39          : bit;
signal not_aux38          : bit;
signal not_aux37          : bit;
signal not_aux35          : bit;
signal not_aux32          : bit;
signal not_aux31          : bit;
signal not_aux30          : bit;
signal not_aux3           : bit;
signal not_aux29          : bit;
signal not_aux28          : bit;
signal not_aux27          : bit;
signal not_aux26          : bit;
signal not_aux25          : bit;
signal not_aux24          : bit;
signal not_aux23          : bit;
signal not_aux22          : bit;
signal not_aux21          : bit;
signal not_aux208         : bit;
signal not_aux207         : bit;
signal not_aux205         : bit;
signal not_aux204         : bit;
signal not_aux203         : bit;
signal not_aux202         : bit;
signal not_aux20          : bit;
signal not_aux2           : bit;
signal not_aux197         : bit;
signal not_aux196         : bit;
signal not_aux193         : bit;
signal not_aux192         : bit;
signal not_aux190         : bit;
signal not_aux19          : bit;
signal not_aux187         : bit;
signal not_aux185         : bit;
signal not_aux184         : bit;
signal not_aux183         : bit;
signal not_aux182         : bit;
signal not_aux181         : bit;
signal not_aux180         : bit;
signal not_aux18          : bit;
signal not_aux177         : bit;
signal not_aux176         : bit;
signal not_aux173         : bit;
signal not_aux171         : bit;
signal not_aux168         : bit;
signal not_aux166         : bit;
signal not_aux165         : bit;
signal not_aux164         : bit;
signal not_aux162         : bit;
signal not_aux161         : bit;
signal not_aux160         : bit;
signal not_aux159         : bit;
signal not_aux158         : bit;
signal not_aux157         : bit;
signal not_aux156         : bit;
signal not_aux153         : bit;
signal not_aux15          : bit;
signal not_aux149         : bit;
signal not_aux147         : bit;
signal not_aux142         : bit;
signal not_aux140         : bit;
signal not_aux14          : bit;
signal not_aux139         : bit;
signal not_aux137         : bit;
signal not_aux134         : bit;
signal not_aux133         : bit;
signal not_aux131         : bit;
signal not_aux13          : bit;
signal not_aux128         : bit;
signal not_aux127         : bit;
signal not_aux126         : bit;
signal not_aux125         : bit;
signal not_aux124         : bit;
signal not_aux123         : bit;
signal not_aux122         : bit;
signal not_aux120         : bit;
signal not_aux12          : bit;
signal not_aux119         : bit;
signal not_aux117         : bit;
signal not_aux114         : bit;
signal not_aux111         : bit;
signal not_aux110         : bit;
signal not_aux11          : bit;
signal not_aux109         : bit;
signal not_aux107         : bit;
signal not_aux103         : bit;
signal not_aux102         : bit;
signal not_aux10          : bit;
signal not_aux1           : bit;
signal noa2a2a23_x1_sig   : bit;
signal noa22_x1_sig       : bit;
signal noa22_x1_9_sig     : bit;
signal noa22_x1_8_sig     : bit;
signal noa22_x1_7_sig     : bit;
signal noa22_x1_6_sig     : bit;
signal noa22_x1_5_sig     : bit;
signal noa22_x1_4_sig     : bit;
signal noa22_x1_3_sig     : bit;
signal noa22_x1_35_sig    : bit;
signal noa22_x1_34_sig    : bit;
signal noa22_x1_33_sig    : bit;
signal noa22_x1_32_sig    : bit;
signal noa22_x1_31_sig    : bit;
signal noa22_x1_30_sig    : bit;
signal noa22_x1_2_sig     : bit;
signal noa22_x1_29_sig    : bit;
signal noa22_x1_28_sig    : bit;
signal noa22_x1_27_sig    : bit;
signal noa22_x1_26_sig    : bit;
signal noa22_x1_25_sig    : bit;
signal noa22_x1_24_sig    : bit;
signal noa22_x1_23_sig    : bit;
signal noa22_x1_22_sig    : bit;
signal noa22_x1_21_sig    : bit;
signal noa22_x1_20_sig    : bit;
signal noa22_x1_19_sig    : bit;
signal noa22_x1_18_sig    : bit;
signal noa22_x1_17_sig    : bit;
signal noa22_x1_16_sig    : bit;
signal noa22_x1_15_sig    : bit;
signal noa22_x1_14_sig    : bit;
signal noa22_x1_13_sig    : bit;
signal noa22_x1_12_sig    : bit;
signal noa22_x1_11_sig    : bit;
signal noa22_x1_10_sig    : bit;
signal no4_x1_sig         : bit;
signal no4_x1_9_sig       : bit;
signal no4_x1_8_sig       : bit;
signal no4_x1_7_sig       : bit;
signal no4_x1_6_sig       : bit;
signal no4_x1_5_sig       : bit;
signal no4_x1_4_sig       : bit;
signal no4_x1_3_sig       : bit;
signal no4_x1_2_sig       : bit;
signal no4_x1_11_sig      : bit;
signal no4_x1_10_sig      : bit;
signal no3_x1_sig         : bit;
signal no3_x1_9_sig       : bit;
signal no3_x1_8_sig       : bit;
signal no3_x1_7_sig       : bit;
signal no3_x1_6_sig       : bit;
signal no3_x1_5_sig       : bit;
signal no3_x1_4_sig       : bit;
signal no3_x1_3_sig       : bit;
signal no3_x1_33_sig      : bit;
signal no3_x1_32_sig      : bit;
signal no3_x1_31_sig      : bit;
signal no3_x1_30_sig      : bit;
signal no3_x1_2_sig       : bit;
signal no3_x1_29_sig      : bit;
signal no3_x1_28_sig      : bit;
signal no3_x1_27_sig      : bit;
signal no3_x1_26_sig      : bit;
signal no3_x1_25_sig      : bit;
signal no3_x1_24_sig      : bit;
signal no3_x1_23_sig      : bit;
signal no3_x1_22_sig      : bit;
signal no3_x1_21_sig      : bit;
signal no3_x1_20_sig      : bit;
signal no3_x1_19_sig      : bit;
signal no3_x1_18_sig      : bit;
signal no3_x1_17_sig      : bit;
signal no3_x1_16_sig      : bit;
signal no3_x1_15_sig      : bit;
signal no3_x1_14_sig      : bit;
signal no3_x1_13_sig      : bit;
signal no3_x1_12_sig      : bit;
signal no3_x1_11_sig      : bit;
signal no3_x1_10_sig      : bit;
signal no2_x1_sig         : bit;
signal no2_x1_9_sig       : bit;
signal no2_x1_8_sig       : bit;
signal no2_x1_7_sig       : bit;
signal no2_x1_6_sig       : bit;
signal no2_x1_5_sig       : bit;
signal no2_x1_51_sig      : bit;
signal no2_x1_50_sig      : bit;
signal no2_x1_4_sig       : bit;
signal no2_x1_49_sig      : bit;
signal no2_x1_48_sig      : bit;
signal no2_x1_47_sig      : bit;
signal no2_x1_46_sig      : bit;
signal no2_x1_45_sig      : bit;
signal no2_x1_44_sig      : bit;
signal no2_x1_43_sig      : bit;
signal no2_x1_42_sig      : bit;
signal no2_x1_41_sig      : bit;
signal no2_x1_40_sig      : bit;
signal no2_x1_3_sig       : bit;
signal no2_x1_39_sig      : bit;
signal no2_x1_38_sig      : bit;
signal no2_x1_37_sig      : bit;
signal no2_x1_36_sig      : bit;
signal no2_x1_35_sig      : bit;
signal no2_x1_34_sig      : bit;
signal no2_x1_33_sig      : bit;
signal no2_x1_32_sig      : bit;
signal no2_x1_31_sig      : bit;
signal no2_x1_30_sig      : bit;
signal no2_x1_2_sig       : bit;
signal no2_x1_29_sig      : bit;
signal no2_x1_28_sig      : bit;
signal no2_x1_27_sig      : bit;
signal no2_x1_26_sig      : bit;
signal no2_x1_25_sig      : bit;
signal no2_x1_24_sig      : bit;
signal no2_x1_23_sig      : bit;
signal no2_x1_22_sig      : bit;
signal no2_x1_21_sig      : bit;
signal no2_x1_20_sig      : bit;
signal no2_x1_19_sig      : bit;
signal no2_x1_18_sig      : bit;
signal no2_x1_17_sig      : bit;
signal no2_x1_16_sig      : bit;
signal no2_x1_15_sig      : bit;
signal no2_x1_14_sig      : bit;
signal no2_x1_13_sig      : bit;
signal no2_x1_12_sig      : bit;
signal no2_x1_11_sig      : bit;
signal no2_x1_10_sig      : bit;
signal nao2o22_x1_sig     : bit;
signal nao2o22_x1_6_sig   : bit;
signal nao2o22_x1_5_sig   : bit;
signal nao2o22_x1_4_sig   : bit;
signal nao2o22_x1_3_sig   : bit;
signal nao2o22_x1_2_sig   : bit;
signal nao22_x1_sig       : bit;
signal nao22_x1_9_sig     : bit;
signal nao22_x1_8_sig     : bit;
signal nao22_x1_7_sig     : bit;
signal nao22_x1_6_sig     : bit;
signal nao22_x1_5_sig     : bit;
signal nao22_x1_4_sig     : bit;
signal nao22_x1_3_sig     : bit;
signal nao22_x1_2_sig     : bit;
signal nao22_x1_26_sig    : bit;
signal nao22_x1_25_sig    : bit;
signal nao22_x1_24_sig    : bit;
signal nao22_x1_23_sig    : bit;
signal nao22_x1_22_sig    : bit;
signal nao22_x1_21_sig    : bit;
signal nao22_x1_20_sig    : bit;
signal nao22_x1_19_sig    : bit;
signal nao22_x1_18_sig    : bit;
signal nao22_x1_17_sig    : bit;
signal nao22_x1_16_sig    : bit;
signal nao22_x1_15_sig    : bit;
signal nao22_x1_14_sig    : bit;
signal nao22_x1_13_sig    : bit;
signal nao22_x1_12_sig    : bit;
signal nao22_x1_11_sig    : bit;
signal nao22_x1_10_sig    : bit;
signal na4_x1_sig         : bit;
signal na4_x1_9_sig       : bit;
signal na4_x1_8_sig       : bit;
signal na4_x1_7_sig       : bit;
signal na4_x1_6_sig       : bit;
signal na4_x1_5_sig       : bit;
signal na4_x1_4_sig       : bit;
signal na4_x1_3_sig       : bit;
signal na4_x1_2_sig       : bit;
signal na4_x1_14_sig      : bit;
signal na4_x1_13_sig      : bit;
signal na4_x1_12_sig      : bit;
signal na4_x1_11_sig      : bit;
signal na4_x1_10_sig      : bit;
signal na3_x1_sig         : bit;
signal na3_x1_9_sig       : bit;
signal na3_x1_8_sig       : bit;
signal na3_x1_7_sig       : bit;
signal na3_x1_6_sig       : bit;
signal na3_x1_5_sig       : bit;
signal na3_x1_4_sig       : bit;
signal na3_x1_3_sig       : bit;
signal na3_x1_36_sig      : bit;
signal na3_x1_35_sig      : bit;
signal na3_x1_34_sig      : bit;
signal na3_x1_33_sig      : bit;
signal na3_x1_32_sig      : bit;
signal na3_x1_31_sig      : bit;
signal na3_x1_30_sig      : bit;
signal na3_x1_2_sig       : bit;
signal na3_x1_29_sig      : bit;
signal na3_x1_28_sig      : bit;
signal na3_x1_27_sig      : bit;
signal na3_x1_26_sig      : bit;
signal na3_x1_25_sig      : bit;
signal na3_x1_24_sig      : bit;
signal na3_x1_23_sig      : bit;
signal na3_x1_22_sig      : bit;
signal na3_x1_21_sig      : bit;
signal na3_x1_20_sig      : bit;
signal na3_x1_19_sig      : bit;
signal na3_x1_18_sig      : bit;
signal na3_x1_17_sig      : bit;
signal na3_x1_16_sig      : bit;
signal na3_x1_15_sig      : bit;
signal na3_x1_14_sig      : bit;
signal na3_x1_13_sig      : bit;
signal na3_x1_12_sig      : bit;
signal na3_x1_11_sig      : bit;
signal na3_x1_10_sig      : bit;
signal na2_x1_sig         : bit;
signal na2_x1_9_sig       : bit;
signal na2_x1_8_sig       : bit;
signal na2_x1_7_sig       : bit;
signal na2_x1_6_sig       : bit;
signal na2_x1_5_sig       : bit;
signal na2_x1_51_sig      : bit;
signal na2_x1_50_sig      : bit;
signal na2_x1_4_sig       : bit;
signal na2_x1_49_sig      : bit;
signal na2_x1_48_sig      : bit;
signal na2_x1_47_sig      : bit;
signal na2_x1_46_sig      : bit;
signal na2_x1_45_sig      : bit;
signal na2_x1_44_sig      : bit;
signal na2_x1_43_sig      : bit;
signal na2_x1_42_sig      : bit;
signal na2_x1_41_sig      : bit;
signal na2_x1_40_sig      : bit;
signal na2_x1_3_sig       : bit;
signal na2_x1_39_sig      : bit;
signal na2_x1_38_sig      : bit;
signal na2_x1_37_sig      : bit;
signal na2_x1_36_sig      : bit;
signal na2_x1_35_sig      : bit;
signal na2_x1_34_sig      : bit;
signal na2_x1_33_sig      : bit;
signal na2_x1_32_sig      : bit;
signal na2_x1_31_sig      : bit;
signal na2_x1_30_sig      : bit;
signal na2_x1_2_sig       : bit;
signal na2_x1_29_sig      : bit;
signal na2_x1_28_sig      : bit;
signal na2_x1_27_sig      : bit;
signal na2_x1_26_sig      : bit;
signal na2_x1_25_sig      : bit;
signal na2_x1_24_sig      : bit;
signal na2_x1_23_sig      : bit;
signal na2_x1_22_sig      : bit;
signal na2_x1_21_sig      : bit;
signal na2_x1_20_sig      : bit;
signal na2_x1_19_sig      : bit;
signal na2_x1_18_sig      : bit;
signal na2_x1_17_sig      : bit;
signal na2_x1_16_sig      : bit;
signal na2_x1_15_sig      : bit;
signal na2_x1_14_sig      : bit;
signal na2_x1_13_sig      : bit;
signal na2_x1_12_sig      : bit;
signal na2_x1_11_sig      : bit;
signal na2_x1_10_sig      : bit;
signal mbk_buf_not_aux69  : bit;
signal mbk_buf_not_aux147 : bit;
signal mbk_buf_aux70      : bit;
signal mbk_buf_aux68      : bit;
signal inv_x2_sig         : bit;
signal inv_x2_9_sig       : bit;
signal inv_x2_8_sig       : bit;
signal inv_x2_7_sig       : bit;
signal inv_x2_6_sig       : bit;
signal inv_x2_5_sig       : bit;
signal inv_x2_4_sig       : bit;
signal inv_x2_3_sig       : bit;
signal inv_x2_2_sig       : bit;
signal inv_x2_17_sig      : bit;
signal inv_x2_16_sig      : bit;
signal inv_x2_15_sig      : bit;
signal inv_x2_14_sig      : bit;
signal inv_x2_13_sig      : bit;
signal inv_x2_12_sig      : bit;
signal inv_x2_11_sig      : bit;
signal inv_x2_10_sig      : bit;
signal aux86              : bit;
signal aux84              : bit;
signal aux83              : bit;
signal aux77              : bit;
signal aux73              : bit;
signal aux70              : bit;
signal aux68              : bit;
signal aux65              : bit;
signal aux62              : bit;
signal aux6               : bit;
signal aux58              : bit;
signal aux57              : bit;
signal aux55              : bit;
signal aux43              : bit;
signal aux39              : bit;
signal aux36              : bit;
signal aux34              : bit;
signal aux33              : bit;
signal aux30              : bit;
signal aux26              : bit;
signal aux206             : bit;
signal aux197             : bit;
signal aux195             : bit;
signal aux194             : bit;
signal aux193             : bit;
signal aux189             : bit;
signal aux188             : bit;
signal aux185             : bit;
signal aux184             : bit;
signal aux183             : bit;
signal aux182             : bit;
signal aux181             : bit;
signal aux179             : bit;
signal aux178             : bit;
signal aux173             : bit;
signal aux172             : bit;
signal aux170             : bit;
signal aux17              : bit;
signal aux169             : bit;
signal aux167             : bit;
signal aux163             : bit;
signal aux16              : bit;
signal aux154             : bit;
signal aux145             : bit;
signal aux144             : bit;
signal aux143             : bit;
signal aux142             : bit;
signal aux14              : bit;
signal aux136             : bit;
signal aux135             : bit;
signal aux11              : bit;
signal aux109             : bit;
signal aux108             : bit;
signal aux101             : bit;
signal aux100             : bit;
signal aux10              : bit;
signal aux0               : bit;
signal ao22_x2_sig        : bit;
signal ao22_x2_9_sig      : bit;
signal ao22_x2_8_sig      : bit;
signal ao22_x2_7_sig      : bit;
signal ao22_x2_6_sig      : bit;
signal ao22_x2_5_sig      : bit;
signal ao22_x2_4_sig      : bit;
signal ao22_x2_3_sig      : bit;
signal ao22_x2_2_sig      : bit;
signal ao22_x2_15_sig     : bit;
signal ao22_x2_14_sig     : bit;
signal ao22_x2_13_sig     : bit;
signal ao22_x2_12_sig     : bit;
signal ao22_x2_11_sig     : bit;
signal ao22_x2_10_sig     : bit;
signal an12_x1_sig        : bit;
signal an12_x1_3_sig      : bit;
signal an12_x1_2_sig      : bit;
signal a4_x2_sig          : bit;
signal a4_x2_6_sig        : bit;
signal a4_x2_5_sig        : bit;
signal a4_x2_4_sig        : bit;
signal a4_x2_3_sig        : bit;
signal a4_x2_2_sig        : bit;
signal a3_x2_sig          : bit;
signal a3_x2_9_sig        : bit;
signal a3_x2_8_sig        : bit;
signal a3_x2_7_sig        : bit;
signal a3_x2_6_sig        : bit;
signal a3_x2_5_sig        : bit;
signal a3_x2_4_sig        : bit;
signal a3_x2_3_sig        : bit;
signal a3_x2_2_sig        : bit;
signal a3_x2_18_sig       : bit;
signal a3_x2_17_sig       : bit;
signal a3_x2_16_sig       : bit;
signal a3_x2_15_sig       : bit;
signal a3_x2_14_sig       : bit;
signal a3_x2_13_sig       : bit;
signal a3_x2_12_sig       : bit;
signal a3_x2_11_sig       : bit;
signal a3_x2_10_sig       : bit;
signal a2_x2_sig          : bit;
signal a2_x2_9_sig        : bit;
signal a2_x2_8_sig        : bit;
signal a2_x2_7_sig        : bit;
signal a2_x2_6_sig        : bit;
signal a2_x2_5_sig        : bit;
signal a2_x2_4_sig        : bit;
signal a2_x2_3_sig        : bit;
signal a2_x2_30_sig       : bit;
signal a2_x2_2_sig        : bit;
signal a2_x2_29_sig       : bit;
signal a2_x2_28_sig       : bit;
signal a2_x2_27_sig       : bit;
signal a2_x2_26_sig       : bit;
signal a2_x2_25_sig       : bit;
signal a2_x2_24_sig       : bit;
signal a2_x2_23_sig       : bit;
signal a2_x2_22_sig       : bit;
signal a2_x2_21_sig       : bit;
signal a2_x2_20_sig       : bit;
signal a2_x2_19_sig       : bit;
signal a2_x2_18_sig       : bit;
signal a2_x2_17_sig       : bit;
signal a2_x2_16_sig       : bit;
signal a2_x2_15_sig       : bit;
signal a2_x2_14_sig       : bit;
signal a2_x2_13_sig       : bit;
signal a2_x2_12_sig       : bit;
signal a2_x2_11_sig       : bit;
signal a2_x2_10_sig       : bit;

begin

not_aux22_ins : nxr2_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(0),
      nq  => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_aux18_ins : o2_x2
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => fsm_f_f_cs(0),
      q   => not_aux18,
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : na2_x1
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => fsm_f_f_cs(0),
      nq  => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_aux166_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => fsm_e_e_cs(4),
      q   => not_aux166,
      vdd => vdd,
      vss => vss
   );

not_aux1_ins : o2_x2
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => fsm_a_a_cs(4),
      q   => not_aux1,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => fsm_a_a_cs(4),
      nq  => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_aux207_ins : o2_x2
   port map (
      i0  => not_word_in(7),
      i1  => fsm_h_h_cs(2),
      q   => not_aux207,
      vdd => vdd,
      vss => vss
   );

not_aux161_ins : a2_x2
   port map (
      i0  => not_aux37,
      i1  => not_fsm_h_h_cs(1),
      q   => not_aux161,
      vdd => vdd,
      vss => vss
   );

not_aux160_ins : o2_x2
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => not_fsm_h_h_cs(0),
      q   => not_aux160,
      vdd => vdd,
      vss => vss
   );

not_aux205_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => fsm_h_h_cs(2),
      nq  => not_aux205,
      vdd => vdd,
      vss => vss
   );

not_aux39_ins : inv_x2
   port map (
      i   => aux39,
      nq  => not_aux39,
      vdd => vdd,
      vss => vss
   );

not_aux25_ins : o2_x2
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => not_fsm_h_h_cs(3),
      q   => not_aux25,
      vdd => vdd,
      vss => vss
   );

not_aux158_ins : o2_x2
   port map (
      i0  => not_aux157,
      i1  => fsm_h_h_cs(0),
      q   => not_aux158,
      vdd => vdd,
      vss => vss
   );

not_aux157_ins : on12_x1
   port map (
      i0  => aux154,
      i1  => not_fsm_h_h_cs(3),
      q   => not_aux157,
      vdd => vdd,
      vss => vss
   );

not_aux159_ins : na2_x1
   port map (
      i0  => not_aux26,
      i1  => fsm_h_h_cs(0),
      nq  => not_aux159,
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : o2_x2
   port map (
      i0  => not_aux37,
      i1  => not_fsm_h_h_cs(0),
      q   => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : na2_x1
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => fsm_h_h_cs(3),
      nq  => not_aux37,
      vdd => vdd,
      vss => vss
   );

not_aux204_ins : o2_x2
   port map (
      i0  => not_word_in(2),
      i1  => fsm_h_h_cs(2),
      q   => not_aux204,
      vdd => vdd,
      vss => vss
   );

not_aux24_ins : o2_x2
   port map (
      i0  => not_aux23,
      i1  => fsm_h_h_cs(3),
      q   => not_aux24,
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => not_fsm_h_h_cs(4),
      q   => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_aux203_ins : na2_x1
   port map (
      i0  => not_word_in(7),
      i1  => fsm_h_h_cs(0),
      nq  => not_aux203,
      vdd => vdd,
      vss => vss
   );

not_aux156_ins : nao22_x1
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => aux154,
      i2  => fsm_h_h_cs(3),
      nq  => not_aux156,
      vdd => vdd,
      vss => vss
   );

not_aux26_ins : inv_x2
   port map (
      i   => aux26,
      nq  => not_aux26,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => word_in(2),
      i1  => not_word_in(7),
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => not_fsm_h_h_cs(2),
      i1  => no2_x1_sig,
      i2  => not_fsm_h_h_cs(4),
      i3  => fsm_h_h_cs(3),
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux202_ins : on12_x1
   port map (
      i0  => a4_x2_sig,
      i1  => fsm_h_h_cs(0),
      q   => not_aux202,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_4_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(4),
      nq  => not_fsm_h_h_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_3_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(3),
      nq  => not_fsm_h_h_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_0_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(0),
      nq  => not_fsm_h_h_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_2_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(2),
      nq  => not_fsm_h_h_cs(2),
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => aux43,
      i1  => not_word_in(3),
      i2  => not_word_in(5),
      i3  => not_word_in(6),
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux153_ins : on12_x1
   port map (
      i0  => a4_x2_2_sig,
      i1  => fsm_h_h_cs(1),
      q   => not_aux153,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_1_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(1),
      nq  => not_fsm_h_h_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux149_ins : o3_x2
   port map (
      i2  => not_aux147,
      i0  => not_aux35,
      i1  => not_word_in(2),
      q   => not_aux149,
      vdd => vdd,
      vss => vss
   );

not_aux35_ins : a2_x2
   port map (
      i0  => not_fsm_g_g_cs(1),
      i1  => not_fsm_g_g_cs(2),
      q   => not_aux35,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => not_aux70,
      i1  => not_word_in(7),
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux147_ins : on12_x1
   port map (
      i0  => no2_x1_2_sig,
      i1  => fsm_g_g_cs(0),
      q   => not_aux147,
      vdd => vdd,
      vss => vss
   );

not_aux168_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => fsm_g_g_cs(4),
      q   => not_aux168,
      vdd => vdd,
      vss => vss
   );

not_aux142_ins : inv_x2
   port map (
      i   => aux142,
      nq  => not_aux142,
      vdd => vdd,
      vss => vss
   );

not_aux21_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => not_fsm_g_g_cs(0),
      q   => not_aux21,
      vdd => vdd,
      vss => vss
   );

not_aux137_ins : on12_x1
   port map (
      i0  => aux136,
      i1  => fsm_g_g_cs(2),
      q   => not_aux137,
      vdd => vdd,
      vss => vss
   );

not_aux139_ins : na3_x1
   port map (
      i0  => not_word_in(6),
      i1  => fsm_g_g_cs(0),
      i2  => fsm_g_g_cs(2),
      nq  => not_aux139,
      vdd => vdd,
      vss => vss
   );

not_aux140_ins : a2_x2
   port map (
      i0  => word_in(6),
      i1  => fsm_g_g_cs(1),
      q   => not_aux140,
      vdd => vdd,
      vss => vss
   );

not_aux133_ins : nao22_x1
   port map (
      i0  => not_word_in(6),
      i1  => fsm_g_g_cs(2),
      i2  => fsm_g_g_cs(0),
      nq  => not_aux133,
      vdd => vdd,
      vss => vss
   );

not_aux197_ins : inv_x2
   port map (
      i   => aux197,
      nq  => not_aux197,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_3_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(3),
      nq  => not_fsm_g_g_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_4_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(4),
      nq  => not_fsm_g_g_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_2_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(2),
      nq  => not_fsm_g_g_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux134_ins : o2_x2
   port map (
      i0  => not_aux46,
      i1  => fsm_g_g_cs(1),
      q   => not_aux134,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_0_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(0),
      nq  => not_fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_1_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(1),
      nq  => not_fsm_g_g_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux69,
      i1  => not_word_in(0),
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux208_ins : on12_x1
   port map (
      i0  => no2_x1_3_sig,
      i1  => fsm_f_f_cs(0),
      q   => not_aux208,
      vdd => vdd,
      vss => vss
   );

not_aux128_ins : o2_x2
   port map (
      i0  => not_aux124,
      i1  => not_fsm_f_f_cs(4),
      q   => not_aux128,
      vdd => vdd,
      vss => vss
   );

not_aux20_ins : o2_x2
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => not_fsm_f_f_cs(4),
      q   => not_aux20,
      vdd => vdd,
      vss => vss
   );

not_aux122_ins : o3_x2
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => fsm_f_f_cs(2),
      i2  => not_fsm_f_f_cs(0),
      q   => not_aux122,
      vdd => vdd,
      vss => vss
   );

not_aux123_ins : o2_x2
   port map (
      i0  => not_aux196,
      i1  => not_word_in(5),
      q   => not_aux123,
      vdd => vdd,
      vss => vss
   );

not_aux196_ins : o2_x2
   port map (
      i0  => not_aux131,
      i1  => not_fsm_f_f_cs(2),
      q   => not_aux196,
      vdd => vdd,
      vss => vss
   );

not_aux131_ins : na2_x1
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => fsm_f_f_cs(3),
      nq  => not_aux131,
      vdd => vdd,
      vss => vss
   );

not_aux125_ins : o2_x2
   port map (
      i0  => not_aux124,
      i1  => fsm_f_f_cs(2),
      q   => not_aux125,
      vdd => vdd,
      vss => vss
   );

not_aux124_ins : na2_x1
   port map (
      i0  => word_in(5),
      i1  => fsm_f_f_cs(0),
      nq  => not_aux124,
      vdd => vdd,
      vss => vss
   );

not_aux127_ins : o2_x2
   port map (
      i0  => not_aux126,
      i1  => not_fsm_f_f_cs(2),
      q   => not_aux127,
      vdd => vdd,
      vss => vss
   );

not_aux126_ins : na2_x1
   port map (
      i0  => not_word_in(5),
      i1  => fsm_f_f_cs(0),
      nq  => not_aux126,
      vdd => vdd,
      vss => vss
   );

not_aux119_ins : nao22_x1
   port map (
      i0  => not_word_in(5),
      i1  => fsm_f_f_cs(2),
      i2  => fsm_f_f_cs(0),
      nq  => not_aux119,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_3_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(3),
      nq  => not_fsm_f_f_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_4_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(4),
      nq  => not_fsm_f_f_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_2_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(2),
      nq  => not_fsm_f_f_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux120_ins : o2_x2
   port map (
      i0  => not_aux46,
      i1  => fsm_f_f_cs(0),
      q   => not_aux120,
      vdd => vdd,
      vss => vss
   );

not_aux193_ins : inv_x2
   port map (
      i   => aux193,
      nq  => not_aux193,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_1_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(1),
      nq  => not_fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_0_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(0),
      nq  => not_fsm_f_f_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux14_ins : inv_x2
   port map (
      i   => aux14,
      nq  => not_aux14,
      vdd => vdd,
      vss => vss
   );

not_aux117_ins : na4_x1
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => not_word_in(4),
      i2  => fsm_e_e_cs(2),
      i3  => fsm_e_e_cs(1),
      nq  => not_aux117,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => word_in(0),
      i1  => word_in(7),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux192_ins : on12_x1
   port map (
      i0  => a2_x2_sig,
      i1  => fsm_e_e_cs(1),
      q   => not_aux192,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => not_fsm_e_e_cs(4),
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

not_aux190_ins : na2_x1
   port map (
      i0  => not_word_in(2),
      i1  => fsm_e_e_cs(3),
      nq  => not_aux190,
      vdd => vdd,
      vss => vss
   );

not_aux110_ins : nxr2_x1
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => word_in(4),
      nq  => not_aux110,
      vdd => vdd,
      vss => vss
   );

not_aux111_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => fsm_e_e_cs(2),
      q   => not_aux111,
      vdd => vdd,
      vss => vss
   );

not_aux114_ins : na4_x1
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => word_in(4),
      i2  => fsm_e_e_cs(2),
      i3  => fsm_e_e_cs(1),
      nq  => not_aux114,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => aux43,
      i1  => not_word_in(3),
      i2  => not_word_in(5),
      i3  => not_word_in(6),
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux107_ins : on12_x1
   port map (
      i0  => a4_x2_3_sig,
      i1  => fsm_e_e_cs(2),
      q   => not_aux107,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_0_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(0),
      nq  => not_fsm_e_e_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_1_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(1),
      nq  => not_fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_3_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(3),
      nq  => not_fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_2_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(2),
      nq  => not_fsm_e_e_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux109_ins : inv_x2
   port map (
      i   => aux109,
      nq  => not_aux109,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_4_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(4),
      nq  => not_fsm_e_e_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux13_ins : o2_x2
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => not_fsm_d_d_cs(0),
      q   => not_aux13,
      vdd => vdd,
      vss => vss
   );

not_aux102_ins : on12_x1
   port map (
      i0  => aux101,
      i1  => fsm_d_d_cs(3),
      q   => not_aux102,
      vdd => vdd,
      vss => vss
   );

not_aux103_ins : na2_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => fsm_d_d_cs(0),
      nq  => not_aux103,
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : o2_x2
   port map (
      i0  => not_fsm_d_d_cs(1),
      i1  => not_fsm_d_d_cs(2),
      q   => not_aux32,
      vdd => vdd,
      vss => vss
   );

not_aux99_ins : noa22_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => not_word_in(3),
      i2  => not_fsm_d_d_cs(2),
      nq  => not_aux99,
      vdd => vdd,
      vss => vss
   );

not_aux12_ins : na2_x1
   port map (
      i0  => not_aux11,
      i1  => fsm_d_d_cs(0),
      nq  => not_aux12,
      vdd => vdd,
      vss => vss
   );

not_aux187_ins : na3_x1
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => fsm_d_d_cs(3),
      i2  => fsm_d_d_cs(0),
      nq  => not_aux187,
      vdd => vdd,
      vss => vss
   );

not_aux185_ins : inv_x2
   port map (
      i   => aux185,
      nq  => not_aux185,
      vdd => vdd,
      vss => vss
   );

not_aux184_ins : inv_x2
   port map (
      i   => aux184,
      nq  => not_aux184,
      vdd => vdd,
      vss => vss
   );

not_aux96_ins : o2_x2
   port map (
      i0  => not_aux46,
      i1  => fsm_d_d_cs(2),
      q   => not_aux96,
      vdd => vdd,
      vss => vss
   );

not_aux183_ins : inv_x2
   port map (
      i   => aux183,
      nq  => not_aux183,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_4_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(4),
      nq  => not_fsm_d_d_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux97_ins : na2_x1
   port map (
      i0  => not_word_in(3),
      i1  => fsm_d_d_cs(0),
      nq  => not_aux97,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_0_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(0),
      nq  => not_fsm_d_d_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux11_ins : inv_x2
   port map (
      i   => aux11,
      nq  => not_aux11,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_2_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(2),
      nq  => not_fsm_d_d_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_3_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(3),
      nq  => not_fsm_d_d_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_1_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(1),
      nq  => not_fsm_d_d_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux165_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => fsm_c_c_cs(2),
      nq  => not_aux165,
      vdd => vdd,
      vss => vss
   );

not_aux94_ins : a2_x2
   port map (
      i0  => not_word_in(7),
      i1  => not_fsm_c_c_cs(0),
      q   => not_aux94,
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : o2_x2
   port map (
      i0  => not_aux70,
      i1  => fsm_c_c_cs(0),
      q   => not_aux95,
      vdd => vdd,
      vss => vss
   );

not_aux92_ins : nao22_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(2),
      i2  => fsm_c_c_cs(0),
      nq  => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : o2_x2
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(0),
      q   => not_aux90,
      vdd => vdd,
      vss => vss
   );

not_aux93_ins : o2_x2
   port map (
      i0  => not_aux87,
      i1  => not_fsm_c_c_cs(2),
      q   => not_aux93,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(1),
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux9_ins : o3_x2
   port map (
      i0  => not_fsm_c_c_cs(0),
      i1  => fsm_c_c_cs(2),
      i2  => no2_x1_4_sig,
      q   => not_aux9,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : o2_x2
   port map (
      i0  => not_aux30,
      i1  => fsm_c_c_cs(2),
      q   => not_aux31,
      vdd => vdd,
      vss => vss
   );

not_aux30_ins : inv_x2
   port map (
      i   => aux30,
      nq  => not_aux30,
      vdd => vdd,
      vss => vss
   );

not_aux10_ins : inv_x2
   port map (
      i   => aux10,
      nq  => not_aux10,
      vdd => vdd,
      vss => vss
   );

not_aux89_ins : oa22_x2
   port map (
      i0  => not_fsm_c_c_cs(0),
      i1  => not_aux87,
      i2  => not_fsm_c_c_cs(2),
      q   => not_aux89,
      vdd => vdd,
      vss => vss
   );

not_aux87_ins : o2_x2
   port map (
      i0  => not_fsm_c_c_cs(1),
      i1  => not_fsm_c_c_cs(4),
      q   => not_aux87,
      vdd => vdd,
      vss => vss
   );

not_aux182_ins : inv_x2
   port map (
      i   => aux182,
      nq  => not_aux182,
      vdd => vdd,
      vss => vss
   );

not_aux84_ins : inv_x2
   port map (
      i   => aux84,
      nq  => not_aux84,
      vdd => vdd,
      vss => vss
   );

not_aux181_ins : inv_x2
   port map (
      i   => aux181,
      nq  => not_aux181,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_3_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(3),
      nq  => not_fsm_c_c_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_2_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(2),
      nq  => not_fsm_c_c_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_4_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(4),
      nq  => not_fsm_c_c_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux85_ins : o2_x2
   port map (
      i1  => not_aux46,
      i0  => fsm_c_c_cs(1),
      q   => not_aux85,
      vdd => vdd,
      vss => vss
   );

not_aux86_ins : inv_x2
   port map (
      i   => aux86,
      nq  => not_aux86,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_0_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(0),
      nq  => not_fsm_c_c_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_1_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(1),
      nq  => not_fsm_c_c_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux164_ins : a2_x2
   port map (
      i0  => not_aux4,
      i1  => not_fsm_b_b_cs(2),
      q   => not_aux164,
      vdd => vdd,
      vss => vss
   );

not_aux82_ins : o2_x2
   port map (
      i0  => not_aux80,
      i1  => not_fsm_b_b_cs(3),
      q   => not_aux82,
      vdd => vdd,
      vss => vss
   );

not_aux81_ins : o2_x2
   port map (
      i0  => not_aux4,
      i1  => not_fsm_b_b_cs(2),
      q   => not_aux81,
      vdd => vdd,
      vss => vss
   );

not_aux28_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => fsm_b_b_cs(3),
      nq  => not_aux28,
      vdd => vdd,
      vss => vss
   );

not_aux29_ins : xr2_x1
   port map (
      i0  => fsm_b_b_cs(4),
      i1  => fsm_b_b_cs(3),
      q   => not_aux29,
      vdd => vdd,
      vss => vss
   );

not_aux180_ins : o2_x2
   port map (
      i0  => word_in(7),
      i1  => not_word_in(2),
      q   => not_aux180,
      vdd => vdd,
      vss => vss
   );

not_aux4_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => fsm_b_b_cs(4),
      nq  => not_aux4,
      vdd => vdd,
      vss => vss
   );

not_aux80_ins : na2_x1
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(0),
      nq  => not_aux80,
      vdd => vdd,
      vss => vss
   );

not_aux75_ins : o2_x2
   port map (
      i0  => not_aux6,
      i1  => fsm_b_b_cs(4),
      q   => not_aux75,
      vdd => vdd,
      vss => vss
   );

not_aux76_ins : o4_x2
   port map (
      i0  => not_fsm_b_b_cs(3),
      i1  => not_word_in(1),
      i2  => not_fsm_b_b_cs(4),
      i3  => not_fsm_b_b_cs(2),
      q   => not_aux76,
      vdd => vdd,
      vss => vss
   );

not_aux79_ins : o2_x2
   port map (
      i0  => not_aux78,
      i1  => not_fsm_b_b_cs(4),
      q   => not_aux79,
      vdd => vdd,
      vss => vss
   );

not_aux78_ins : o2_x2
   port map (
      i0  => not_aux77,
      i1  => fsm_b_b_cs(3),
      q   => not_aux78,
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : inv_x2
   port map (
      i   => aux77,
      nq  => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_aux5_ins : a2_x2
   port map (
      i0  => not_fsm_b_b_cs(3),
      i1  => not_fsm_b_b_cs(4),
      q   => not_aux5,
      vdd => vdd,
      vss => vss
   );

not_aux6_ins : inv_x2
   port map (
      i   => aux6,
      nq  => not_aux6,
      vdd => vdd,
      vss => vss
   );

not_aux177_ins : o2_x2
   port map (
      i0  => not_aux176,
      i1  => fsm_b_b_cs(0),
      q   => not_aux177,
      vdd => vdd,
      vss => vss
   );

not_aux176_ins : o4_x2
   port map (
      i0  => fsm_b_b_cs(4),
      i1  => not_aux74,
      i2  => fsm_b_b_cs(2),
      i3  => not_fsm_b_b_cs(3),
      q   => not_aux176,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_3_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(3),
      nq  => not_fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_4_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(4),
      nq  => not_fsm_b_b_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux74_ins : o2_x2
   port map (
      i0  => word_in(2),
      i1  => not_word_in(7),
      q   => not_aux74,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_2_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(2),
      nq  => not_fsm_b_b_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux173_ins : inv_x2
   port map (
      i   => aux173,
      nq  => not_aux173,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_1_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(1),
      nq  => not_fsm_b_b_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_0_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(0),
      nq  => not_fsm_b_b_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux64_ins : o2_x2
   port map (
      i0  => not_aux46,
      i1  => not_word_in(0),
      q   => not_aux64,
      vdd => vdd,
      vss => vss
   );

not_aux71_ins : o2_x2
   port map (
      i0  => not_aux70,
      i1  => fsm_a_a_cs(0),
      q   => not_aux71,
      vdd => vdd,
      vss => vss
   );

not_aux70_ins : inv_x4
   port map (
      i   => aux70,
      nq  => not_aux70,
      vdd => vdd,
      vss => vss
   );

not_aux69_ins : on12_x1
   port map (
      i0  => aux68,
      i1  => word_in(3),
      q   => not_aux69,
      vdd => vdd,
      vss => vss
   );

not_aux62_ins : inv_x2
   port map (
      i   => aux62,
      nq  => not_aux62,
      vdd => vdd,
      vss => vss
   );

not_aux61_ins : o4_x2
   port map (
      i0  => not_word_in(5),
      i1  => not_word_in(3),
      i2  => not_aux58,
      i3  => not_word_in(6),
      q   => not_aux61,
      vdd => vdd,
      vss => vss
   );

not_aux58_ins : inv_x2
   port map (
      i   => aux58,
      nq  => not_aux58,
      vdd => vdd,
      vss => vss
   );

not_aux63_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => fsm_a_a_cs(4),
      nq  => not_aux63,
      vdd => vdd,
      vss => vss
   );

not_aux56_ins : o2_x2
   port map (
      i0  => not_aux46,
      i1  => not_word_in(7),
      q   => not_aux56,
      vdd => vdd,
      vss => vss
   );

not_aux171_ins : na2_x1
   port map (
      i0  => not_reset,
      i1  => fsm_a_a_cs(4),
      nq  => not_aux171,
      vdd => vdd,
      vss => vss
   );

not_aux3_ins : a2_x2
   port map (
      i0  => not_fsm_a_a_cs(2),
      i1  => not_fsm_a_a_cs(0),
      q   => not_aux3,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : o4_x2
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => reset,
      i2  => fsm_a_a_cs(4),
      i3  => not_fsm_a_a_cs(0),
      q   => not_aux49,
      vdd => vdd,
      vss => vss
   );

not_aux50_ins : na2_x1
   port map (
      i0  => word_in(0),
      i1  => fsm_a_a_cs(2),
      nq  => not_aux50,
      vdd => vdd,
      vss => vss
   );

not_aux162_ins : o2_x2
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => not_fsm_a_a_cs(4),
      q   => not_aux162,
      vdd => vdd,
      vss => vss
   );

not_aux52_ins : o2_x2
   port map (
      i0  => not_aux51,
      i1  => fsm_a_a_cs(2),
      q   => not_aux52,
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : na2_x1
   port map (
      i0  => word_in(0),
      i1  => fsm_a_a_cs(0),
      nq  => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_aux54_ins : o2_x2
   port map (
      i0  => not_aux53,
      i1  => not_fsm_a_a_cs(2),
      q   => not_aux54,
      vdd => vdd,
      vss => vss
   );

not_aux53_ins : na2_x1
   port map (
      i0  => not_word_in(0),
      i1  => fsm_a_a_cs(0),
      nq  => not_aux53,
      vdd => vdd,
      vss => vss
   );

not_aux27_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => fsm_a_a_cs(2),
      nq  => not_aux27,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_a_a_cs(0),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux42_ins : nao22_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => not_word_in(0),
      i2  => a2_x2_2_sig,
      nq  => not_aux42,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_3_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(3),
      nq  => not_fsm_a_a_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_4_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(4),
      nq  => not_fsm_a_a_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_2_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(2),
      nq  => not_fsm_a_a_cs(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => aux43,
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux46_ins : o4_x4
   port map (
      i2  => word_in(5),
      i3  => word_in(3),
      i0  => word_in(6),
      i1  => inv_x2_sig,
      q   => not_aux46,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_1_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(1),
      nq  => not_fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_0_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(0),
      nq  => not_fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

not_word_in_7_ins : inv_x8
   port map (
      i   => word_in(7),
      nq  => not_word_in(7),
      vdd => vdd,
      vss => vss
   );

not_word_in_6_ins : inv_x8
   port map (
      i   => word_in(6),
      nq  => not_word_in(6),
      vdd => vdd,
      vss => vss
   );

not_word_in_5_ins : inv_x8
   port map (
      i   => word_in(5),
      nq  => not_word_in(5),
      vdd => vdd,
      vss => vss
   );

not_word_in_4_ins : inv_x2
   port map (
      i   => word_in(4),
      nq  => not_word_in(4),
      vdd => vdd,
      vss => vss
   );

not_word_in_3_ins : inv_x2
   port map (
      i   => word_in(3),
      nq  => not_word_in(3),
      vdd => vdd,
      vss => vss
   );

not_word_in_2_ins : inv_x2
   port map (
      i   => word_in(2),
      nq  => not_word_in(2),
      vdd => vdd,
      vss => vss
   );

not_word_in_1_ins : inv_x8
   port map (
      i   => word_in(1),
      nq  => not_word_in(1),
      vdd => vdd,
      vss => vss
   );

not_word_in_0_ins : inv_x2
   port map (
      i   => word_in(0),
      nq  => not_word_in(0),
      vdd => vdd,
      vss => vss
   );

not_reset_ins : inv_x2
   port map (
      i   => reset,
      nq  => not_reset,
      vdd => vdd,
      vss => vss
   );

aux206_ins : a2_x2
   port map (
      i0  => word_in(7),
      i1  => fsm_h_h_cs(0),
      q   => aux206,
      vdd => vdd,
      vss => vss
   );

aux197_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => fsm_g_g_cs(2),
      nq  => aux197,
      vdd => vdd,
      vss => vss
   );

aux195_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_f_f_cs(1),
      nq  => aux195,
      vdd => vdd,
      vss => vss
   );

aux194_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(4),
      nq  => aux194,
      vdd => vdd,
      vss => vss
   );

aux193_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_fsm_f_f_cs(1),
      nq  => aux193,
      vdd => vdd,
      vss => vss
   );

aux189_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_e_e_cs(0),
      nq  => aux189,
      vdd => vdd,
      vss => vss
   );

aux188_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_fsm_e_e_cs(0),
      nq  => aux188,
      vdd => vdd,
      vss => vss
   );

aux185_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(0),
      nq  => aux185,
      vdd => vdd,
      vss => vss
   );

aux184_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_d_d_cs(4),
      nq  => aux184,
      vdd => vdd,
      vss => vss
   );

aux183_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_d_d_cs(4),
      q   => aux183,
      vdd => vdd,
      vss => vss
   );

aux182_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_c_c_cs(3),
      nq  => aux182,
      vdd => vdd,
      vss => vss
   );

aux181_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_c_c_cs(3),
      q   => aux181,
      vdd => vdd,
      vss => vss
   );

aux179_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => not_fsm_b_b_cs(0),
      nq  => aux179,
      vdd => vdd,
      vss => vss
   );

aux178_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_b_b_cs(1),
      nq  => aux178,
      vdd => vdd,
      vss => vss
   );

aux173_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_fsm_b_b_cs(1),
      nq  => aux173,
      vdd => vdd,
      vss => vss
   );

aux172_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_a_a_cs(4),
      nq  => aux172,
      vdd => vdd,
      vss => vss
   );

aux170_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_a_a_cs(1),
      q   => aux170,
      vdd => vdd,
      vss => vss
   );

aux169_ins : no2_x1
   port map (
      i0  => fsm_a_a_cs(1),
      i1  => fsm_a_a_cs(3),
      nq  => aux169,
      vdd => vdd,
      vss => vss
   );

aux167_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(3),
      i1  => not_fsm_f_f_cs(4),
      nq  => aux167,
      vdd => vdd,
      vss => vss
   );

aux163_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => not_fsm_b_b_cs(4),
      nq  => aux163,
      vdd => vdd,
      vss => vss
   );

aux154_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => fsm_h_h_cs(1),
      q   => aux154,
      vdd => vdd,
      vss => vss
   );

aux145_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => fsm_g_g_cs(2),
      q   => aux145,
      vdd => vdd,
      vss => vss
   );

aux144_ins : na2_x1
   port map (
      i0  => word_in(6),
      i1  => not_fsm_g_g_cs(1),
      nq  => aux144,
      vdd => vdd,
      vss => vss
   );

aux143_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => not_fsm_g_g_cs(1),
      nq  => aux143,
      vdd => vdd,
      vss => vss
   );

aux142_ins : ao22_x2
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => word_in(6),
      i2  => fsm_g_g_cs(0),
      q   => aux142,
      vdd => vdd,
      vss => vss
   );

aux136_ins : a2_x2
   port map (
      i0  => word_in(6),
      i1  => fsm_g_g_cs(0),
      q   => aux136,
      vdd => vdd,
      vss => vss
   );

aux135_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => fsm_g_g_cs(0),
      q   => aux135,
      vdd => vdd,
      vss => vss
   );

aux109_ins : a2_x2
   port map (
      i0  => not_word_in(4),
      i1  => fsm_e_e_cs(4),
      q   => aux109,
      vdd => vdd,
      vss => vss
   );

aux108_ins : no2_x1
   port map (
      i0  => not_aux107,
      i1  => fsm_e_e_cs(4),
      nq  => aux108,
      vdd => vdd,
      vss => vss
   );

aux101_ins : an12_x1
   port map (
      i0  => not_fsm_d_d_cs(0),
      i1  => aux100,
      q   => aux101,
      vdd => vdd,
      vss => vss
   );

aux100_ins : no2_x1
   port map (
      i0  => not_word_in(3),
      i1  => fsm_d_d_cs(2),
      nq  => aux100,
      vdd => vdd,
      vss => vss
   );

aux86_ins : a2_x2
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => fsm_c_c_cs(0),
      q   => aux86,
      vdd => vdd,
      vss => vss
   );

aux84_ins : na2_x1
   port map (
      i0  => word_in(2),
      i1  => not_fsm_c_c_cs(2),
      nq  => aux84,
      vdd => vdd,
      vss => vss
   );

aux83_ins : no2_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => fsm_c_c_cs(2),
      nq  => aux83,
      vdd => vdd,
      vss => vss
   );

aux77_ins : a2_x2
   port map (
      i0  => word_in(1),
      i1  => fsm_b_b_cs(0),
      q   => aux77,
      vdd => vdd,
      vss => vss
   );

aux73_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_aux70,
      i2  => not_word_in(7),
      nq  => aux73,
      vdd => vdd,
      vss => vss
   );

aux70_ins : no2_x1
   port map (
      i1  => not_aux69,
      i0  => not_word_in(0),
      nq  => aux70,
      vdd => vdd,
      vss => vss
   );

aux68_ins : no4_x1
   port map (
      i1  => not_word_in(6),
      i0  => not_word_in(5),
      i3  => word_in(4),
      i2  => not_word_in(1),
      nq  => aux68,
      vdd => vdd,
      vss => vss
   );

aux65_ins : a2_x2
   port map (
      i0  => word_in(7),
      i1  => word_in(2),
      q   => aux65,
      vdd => vdd,
      vss => vss
   );

aux62_ins : no2_x1
   port map (
      i0  => word_in(0),
      i1  => not_aux61,
      nq  => aux62,
      vdd => vdd,
      vss => vss
   );

aux58_ins : a2_x2
   port map (
      i0  => word_in(1),
      i1  => word_in(4),
      q   => aux58,
      vdd => vdd,
      vss => vss
   );

aux57_ins : na2_x1
   port map (
      i0  => not_aux53,
      i1  => fsm_a_a_cs(2),
      nq  => aux57,
      vdd => vdd,
      vss => vss
   );

aux55_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux52,
      nq  => aux55,
      vdd => vdd,
      vss => vss
   );

aux43_ins : no2_x1
   port map (
      i0  => word_in(1),
      i1  => word_in(4),
      nq  => aux43,
      vdd => vdd,
      vss => vss
   );

aux39_ins : nxr2_x1
   port map (
      i0  => fsm_h_h_cs(3),
      i1  => fsm_h_h_cs(4),
      nq  => aux39,
      vdd => vdd,
      vss => vss
   );

aux36_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => fsm_g_g_cs(2),
      nq  => aux36,
      vdd => vdd,
      vss => vss
   );

aux34_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(0),
      q   => aux34,
      vdd => vdd,
      vss => vss
   );

aux33_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => fsm_e_e_cs(2),
      q   => aux33,
      vdd => vdd,
      vss => vss
   );

aux30_ins : a2_x2
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => fsm_c_c_cs(0),
      q   => aux30,
      vdd => vdd,
      vss => vss
   );

aux26_ins : na2_x1
   port map (
      i0  => not_fsm_h_h_cs(3),
      i1  => not_fsm_h_h_cs(4),
      nq  => aux26,
      vdd => vdd,
      vss => vss
   );

aux17_ins : xr2_x1
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => fsm_f_f_cs(2),
      q   => aux17,
      vdd => vdd,
      vss => vss
   );

aux16_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => not_fsm_e_e_cs(1),
      nq  => aux16,
      vdd => vdd,
      vss => vss
   );

aux14_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => fsm_e_e_cs(1),
      q   => aux14,
      vdd => vdd,
      vss => vss
   );

aux11_ins : na2_x1
   port map (
      i0  => not_fsm_d_d_cs(1),
      i1  => not_fsm_d_d_cs(2),
      nq  => aux11,
      vdd => vdd,
      vss => vss
   );

aux10_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(0),
      i1  => not_fsm_c_c_cs(1),
      nq  => aux10,
      vdd => vdd,
      vss => vss
   );

aux6_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => not_fsm_b_b_cs(0),
      nq  => aux6,
      vdd => vdd,
      vss => vss
   );

aux0_ins : xr2_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(0),
      q   => aux0,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(4),
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => no2_x1_5_sig,
      i2  => not_aux42,
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => reset,
      i1  => word_in(2),
      i2  => not_aux46,
      i3  => not_word_in(7),
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => not_fsm_a_a_cs(3),
      i2  => fsm_a_a_cs(0),
      i3  => o4_x2_sig,
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => no4_x1_sig,
      i1  => not_fsm_a_a_cs(4),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => aux170,
      i2  => a2_x2_3_sig,
      i3  => no3_x1_sig,
      i4  => not_fsm_a_a_cs(1),
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_sig,
      q   => fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_aux52,
      i1  => not_aux54,
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => a2_x2_4_sig,
      i1  => not_aux162,
      i2  => reset,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => not_aux49,
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => aux169,
      i1  => inv_x2_2_sig,
      i2  => no3_x1_2_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux50,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => fsm_a_a_cs(1),
      i1  => no2_x1_6_sig,
      i2  => fsm_a_a_cs(3),
      i3  => fsm_a_a_cs(4),
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux27,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => o2_x2_sig,
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => on12_x1_sig,
      i1  => na4_x1_sig,
      i2  => noa22_x1_sig,
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_sig,
      q   => fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => not_aux54,
      i1  => aux172,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => an12_x1_sig,
      i1  => aux55,
      i2  => not_fsm_a_a_cs(3),
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => not_aux171,
      i1  => not_aux51,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => word_in(2),
      i1  => not_fsm_a_a_cs(0),
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => not_aux56,
      i1  => not_fsm_a_a_cs(0),
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => na2_x1_2_sig,
      i1  => aux172,
      i2  => not_fsm_a_a_cs(2),
      i3  => na2_x1_sig,
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => a4_x2_4_sig,
      i1  => no2_x1_7_sig,
      i2  => fsm_a_a_cs(3),
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => not_aux3,
      i1  => aux170,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => aux57,
      i2  => an12_x1_2_sig,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => aux57,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_word_in(0),
      i1  => not_fsm_a_a_cs(4),
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_fsm_a_a_cs(3),
      i1  => na2_x1_4_sig,
      i2  => na2_x1_3_sig,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => na3_x1_2_sig,
      i1  => ao22_x2_3_sig,
      i2  => ao22_x2_2_sig,
      i3  => ao22_x2_sig,
      i4  => not_fsm_a_a_cs(1),
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_2_sig,
      q   => fsm_a_a_cs(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_aux63,
      i1  => not_fsm_a_a_cs(0),
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => not_aux50,
      i1  => not_fsm_a_a_cs(0),
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => na2_x1_6_sig,
      i1  => aux170,
      i2  => na2_x1_5_sig,
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => not_aux171,
      i1  => not_aux53,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => not_aux49,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => reset,
      i1  => not_word_in(2),
      i2  => not_aux62,
      i3  => word_in(7),
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => not_fsm_a_a_cs(2),
      i1  => no4_x1_2_sig,
      i2  => not_fsm_a_a_cs(0),
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => not_aux42,
      i1  => fsm_a_a_cs(4),
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => aux55,
      i1  => fsm_a_a_cs(4),
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => na2_x1_7_sig,
      i1  => o2_x2_2_sig,
      i2  => na3_x1_4_sig,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_3_ins : oa2ao222_x2
   port map (
      i0  => na3_x1_3_sig,
      i1  => not_fsm_a_a_cs(3),
      i2  => inv_x2_3_sig,
      i3  => no2_x1_8_sig,
      i4  => fsm_a_a_cs(3),
      q   => oa2ao222_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => oa2ao222_x2_3_sig,
      i1  => not_fsm_a_a_cs(1),
      i2  => a3_x2_sig,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_sig,
      q   => fsm_a_a_cs(3),
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_aux71,
      i2  => not_word_in(7),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => no3_x1_3_sig,
      i1  => fsm_a_a_cs(2),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => fsm_a_a_cs(4),
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => not_aux51,
      i1  => not_aux162,
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => no2_x1_10_sig,
      i1  => reset,
      i2  => no2_x1_9_sig,
      i3  => a2_x2_5_sig,
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => aux65,
      i1  => not_aux71,
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => not_aux53,
      i1  => on12_x1_2_sig,
      i2  => not_fsm_a_a_cs(4),
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(2),
      i2  => not_aux64,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_fsm_a_a_cs(2),
      i1  => no3_x1_4_sig,
      i2  => not_fsm_a_a_cs(0),
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => na3_x1_5_sig,
      i1  => not_aux54,
      i2  => fsm_a_a_cs(4),
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => noa22_x1_3_sig,
      i1  => noa22_x1_2_sig,
      i2  => fsm_a_a_cs(3),
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => word_in(0),
      i1  => not_aux63,
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => no2_x1_11_sig,
      i1  => fsm_a_a_cs(2),
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => not_aux63,
      i1  => aux73,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_3_ins : o4_x2
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => reset,
      i2  => a2_x2_7_sig,
      i3  => a2_x2_6_sig,
      q   => o4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_aux70,
      i2  => not_word_in(7),
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => not_fsm_a_a_cs(2),
      i1  => no3_x1_5_sig,
      i2  => o4_x2_3_sig,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_4_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_2_sig,
      i1  => fsm_a_a_cs(1),
      i2  => ao22_x2_4_sig,
      i3  => o4_x2_2_sig,
      i4  => not_fsm_a_a_cs(1),
      q   => oa2ao222_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_4_sig,
      q   => fsm_a_a_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_aux177,
      i1  => not_aux46,
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(4),
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => na2_x1_8_sig,
      i1  => not_fsm_b_b_cs(2),
      i2  => not_aux6,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_5_ins : oa2ao222_x2
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => aux173,
      i2  => noa22_x1_4_sig,
      i3  => no2_x1_12_sig,
      i4  => aux178,
      q   => oa2ao222_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_5_sig,
      q   => fsm_b_b_cs(0),
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => aux178,
      i1  => not_aux75,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => on12_x1_3_sig,
      i1  => fsm_b_b_cs(2),
      i2  => not_aux76,
      i3  => not_aux173,
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(3),
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_4_ins : o4_x2
   port map (
      i0  => not_fsm_b_b_cs(0),
      i1  => not_aux5,
      i2  => not_fsm_b_b_cs(2),
      i3  => no2_x1_13_sig,
      q   => o4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => not_aux79,
      i2  => o4_x2_4_sig,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => nao22_x1_sig,
      i1  => not_reset,
      i2  => nao2o22_x1_sig,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_3_sig,
      q   => fsm_b_b_cs(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => aux179,
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => not_aux5,
      i1  => word_in(1),
      i2  => inv_x2_4_sig,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => not_aux4,
      i1  => not_aux80,
      i2  => not_fsm_b_b_cs(2),
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => not_fsm_b_b_cs(4),
      i1  => fsm_b_b_cs(3),
      i2  => word_in(1),
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => not_aux176,
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => not_aux46,
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => fsm_b_b_cs(4),
      i2  => aux77,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => not_aux80,
      i1  => fsm_b_b_cs(3),
      i2  => fsm_b_b_cs(4),
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => o3_x2_sig,
      i1  => na3_x1_6_sig,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_ins : oa2a2a23_x2
   port map (
      i0  => na2_x1_9_sig,
      i1  => fsm_b_b_cs(2),
      i2  => inv_x2_6_sig,
      i3  => inv_x2_5_sig,
      i4  => oa22_x2_4_sig,
      i5  => aux179,
      q   => oa2a2a23_x2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_6_ins : oa2ao222_x2
   port map (
      i0  => oa2a2a23_x2_sig,
      i1  => aux178,
      i2  => noa22_x1_6_sig,
      i3  => noa22_x1_5_sig,
      i4  => aux173,
      q   => oa2ao222_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_6_sig,
      q   => fsm_b_b_cs(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_aux28,
      i1  => fsm_b_b_cs(4),
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => o2_x2_3_sig,
      i1  => not_aux79,
      i2  => fsm_b_b_cs(2),
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => not_aux62,
      i1  => not_aux180,
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_5_ins : o4_x2
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => o2_x2_4_sig,
      i2  => fsm_b_b_cs(3),
      i3  => fsm_b_b_cs(2),
      q   => o4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => not_aux75,
      i1  => not_fsm_b_b_cs(2),
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => not_aux29,
      i1  => not_aux80,
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => o2_x2_6_sig,
      i1  => o2_x2_5_sig,
      i2  => o4_x2_5_sig,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_aux76,
      i1  => not_fsm_b_b_cs(0),
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_7_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_10_sig,
      i1  => aux173,
      i2  => na3_x1_7_sig,
      i3  => noa22_x1_7_sig,
      i4  => aux178,
      q   => oa2ao222_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_7_sig,
      q   => fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => word_in(1),
      i1  => not_aux81,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => reset,
      i1  => no2_x1_14_sig,
      i2  => fsm_b_b_cs(0),
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => aux65,
      i1  => not_aux81,
      i2  => mbk_buf_aux70,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => not_aux82,
      i1  => fsm_b_b_cs(4),
      i2  => not_fsm_b_b_cs(2),
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => not_aux177,
      i1  => not_aux64,
      i2  => not_reset,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => not_aux78,
      i1  => not_aux82,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => fsm_b_b_cs(4),
      i1  => na2_x1_11_sig,
      i2  => nao22_x1_2_sig,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => word_in(2),
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_aux70,
      i1  => na2_x1_12_sig,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => o2_x2_7_sig,
      i1  => not_aux164,
      i2  => fsm_b_b_cs(0),
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => not_aux77,
      i1  => fsm_b_b_cs(4),
      i2  => fsm_b_b_cs(2),
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => o3_x2_5_sig,
      i1  => o3_x2_4_sig,
      i2  => noa22_x1_8_sig,
      i3  => o3_x2_3_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_8_ins : oa2ao222_x2
   port map (
      i0  => na4_x1_2_sig,
      i1  => not_fsm_b_b_cs(1),
      i2  => a3_x2_2_sig,
      i3  => o3_x2_2_sig,
      i4  => fsm_b_b_cs(1),
      q   => oa2ao222_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_8_sig,
      q   => fsm_b_b_cs(4),
      vdd => vdd,
      vss => vss
   );

o4_x2_6_ins : o4_x2
   port map (
      i0  => not_aux84,
      i1  => not_aux182,
      i2  => not_fsm_c_c_cs(0),
      i3  => aux83,
      q   => o4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => not_aux85,
      i1  => not_word_in(7),
      i2  => not_aux181,
      i3  => word_in(2),
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => no4_x1_3_sig,
      i2  => not_fsm_c_c_cs(0),
      i3  => not_fsm_c_c_cs(2),
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux86,
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => o2_x2_8_sig,
      i1  => na4_x1_3_sig,
      i2  => o4_x2_6_sig,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_8_sig,
      q   => fsm_c_c_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => not_aux181,
      i1  => not_aux89,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_fsm_c_c_cs(0),
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => not_aux10,
      i1  => not_fsm_c_c_cs(4),
      i2  => not_fsm_c_c_cs(2),
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => word_in(2),
      i1  => not_aux30,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => o2_x2_9_sig,
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => not_aux31,
      i1  => not_word_in(2),
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => o2_x2_10_sig,
      i1  => on12_x1_4_sig,
      i2  => na3_x1_10_sig,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => aux182,
      i1  => na3_x1_9_sig,
      i2  => na2_x1_13_sig,
      i3  => no2_x1_15_sig,
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2a22_x2_sig,
      q   => fsm_c_c_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => word_in(2),
      i1  => not_aux86,
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => not_word_in(2),
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => not_aux182,
      i1  => not_aux90,
      i2  => word_in(2),
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_9_ins : oa2ao222_x2
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => no3_x1_6_sig,
      i2  => no2_x1_17_sig,
      i3  => no2_x1_16_sig,
      i4  => not_reset,
      q   => oa2ao222_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(2),
      i2  => not_aux85,
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => no3_x1_7_sig,
      i1  => not_fsm_c_c_cs(4),
      i2  => not_fsm_c_c_cs(2),
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => not_aux90,
      i1  => fsm_c_c_cs(2),
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => not_word_in(2),
      i1  => not_aux92,
      i2  => not_aux93,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => ao22_x2_5_sig,
      i1  => o2_x2_11_sig,
      i2  => na3_x1_12_sig,
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => na3_x1_11_sig,
      i1  => aux181,
      i2  => oa2ao222_x2_9_sig,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_5_sig,
      q   => fsm_c_c_cs(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(1),
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => fsm_c_c_cs(0),
      i1  => na2_x1_14_sig,
      i2  => aux84,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => word_in(0),
      i1  => not_aux61,
      i2  => word_in(7),
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => no3_x1_8_sig,
      i1  => not_aux90,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => a2_x2_9_sig,
      i1  => not_fsm_c_c_cs(1),
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(1),
      i2  => not_fsm_c_c_cs(0),
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => noa22_x1_9_sig,
      i1  => a2_x2_8_sig,
      i2  => not_aux84,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_aux93,
      i2  => not_aux92,
      i3  => word_in(2),
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => not_fsm_c_c_cs(1),
      i1  => aux83,
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => on12_x1_5_sig,
      i1  => fsm_c_c_cs(0),
      i2  => nao2o22_x1_2_sig,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_10_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_6_sig,
      i1  => aux181,
      i2  => ao22_x2_6_sig,
      i3  => a3_x2_3_sig,
      i4  => aux182,
      q   => oa2ao222_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_10_sig,
      q   => fsm_c_c_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => not_aux95,
      i1  => not_word_in(7),
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => no2_x1_18_sig,
      i1  => not_aux87,
      i2  => fsm_c_c_cs(2),
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux69,
      i1  => not_word_in(0),
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => no2_x1_19_sig,
      i2  => fsm_c_c_cs(0),
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_8_ins : o4_x2
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => not_aux94,
      i2  => noa22_x1_11_sig,
      i3  => aux30,
      q   => o4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => o4_x2_8_sig,
      i1  => na3_x1_13_sig,
      i2  => not_word_in(2),
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => word_in(2),
      i1  => not_fsm_c_c_cs(3),
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => not_aux165,
      i1  => not_aux94,
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => mbk_buf_aux70,
      i1  => fsm_c_c_cs(0),
      i2  => no2_x1_20_sig,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => not_fsm_c_c_cs(0),
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => o2_x2_12_sig,
      i1  => nao22_x1_3_sig,
      i2  => na2_x1_15_sig,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_7_ins : o4_x2
   port map (
      i0  => aux86,
      i1  => reset,
      i2  => noa22_x1_12_sig,
      i3  => noa22_x1_10_sig,
      q   => o4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_aux95,
      i2  => not_word_in(7),
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => no3_x1_9_sig,
      i1  => fsm_c_c_cs(4),
      i2  => not_fsm_c_c_cs(2),
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => not_aux85,
      i2  => not_word_in(0),
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => no3_x1_10_sig,
      i1  => not_fsm_c_c_cs(4),
      i2  => not_fsm_c_c_cs(0),
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => na3_x1_14_sig,
      i1  => not_aux30,
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => a2_x2_10_sig,
      i2  => not_aux89,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => nao22_x1_4_sig,
      i1  => not_word_in(2),
      i2  => a3_x2_4_sig,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => oa22_x2_8_sig,
      i1  => fsm_c_c_cs(3),
      i2  => o4_x2_7_sig,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_7_sig,
      q   => fsm_c_c_cs(4),
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => word_in(2),
      i1  => not_aux184,
      i2  => not_word_in(7),
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => not_aux96,
      i1  => o3_x2_6_sig,
      i2  => not_fsm_d_d_cs(3),
      i3  => fsm_d_d_cs(1),
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_fsm_d_d_cs(0),
      i1  => no4_x1_4_sig,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(1),
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux11,
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => no2_x1_21_sig,
      i1  => fsm_d_d_cs(0),
      i2  => na2_x1_17_sig,
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => not_aux183,
      i1  => not_aux97,
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => no2_x1_22_sig,
      i1  => fsm_d_d_cs(3),
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => on12_x1_6_sig,
      i1  => na3_x1_16_sig,
      i2  => na2_x1_16_sig,
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_15_sig,
      q   => fsm_d_d_cs(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => fsm_d_d_cs(3),
      i1  => fsm_d_d_cs(2),
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => word_in(3),
      i1  => fsm_d_d_cs(1),
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => na2_x1_19_sig,
      i1  => not_fsm_d_d_cs(0),
      i2  => na2_x1_18_sig,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => word_in(3),
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => xr2_x1_sig,
      i1  => aux185,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => not_aux12,
      i1  => fsm_d_d_cs(3),
      i2  => not_aux187,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_11_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_5_sig,
      i1  => aux184,
      i2  => a2_x2_11_sig,
      i3  => noa22_x1_13_sig,
      i4  => aux183,
      q   => oa2ao222_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_11_sig,
      q   => fsm_d_d_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => word_in(2),
      i1  => not_aux56,
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => not_fsm_d_d_cs(1),
      i1  => no2_x1_23_sig,
      i2  => fsm_d_d_cs(0),
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => not_aux99,
      i1  => noa22_x1_14_sig,
      i2  => not_fsm_d_d_cs(3),
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => aux11,
      i1  => word_in(3),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => xr2_x1_2_sig,
      i1  => aux185,
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => word_in(3),
      i2  => aux183,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => not_fsm_d_d_cs(0),
      i1  => not_aux32,
      i2  => nao22_x1_6_sig,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => not_aux99,
      i1  => not_fsm_d_d_cs(0),
      i2  => not_fsm_d_d_cs(3),
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_12_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_7_sig,
      i1  => noa22_x1_15_sig,
      i2  => a2_x2_12_sig,
      i3  => no3_x1_11_sig,
      i4  => aux184,
      q   => oa2ao222_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_12_sig,
      q   => fsm_d_d_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => not_fsm_d_d_cs(3),
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_aux185,
      i1  => aux100,
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => not_word_in(0),
      i1  => word_in(2),
      i2  => not_word_in(7),
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => not_aux61,
      i1  => fsm_d_d_cs(1),
      i2  => na3_x1_17_sig,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => not_fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(2),
      i2  => not_fsm_d_d_cs(0),
      i3  => no3_x1_12_sig,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_aux103,
      i1  => na4_x1_4_sig,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_13_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_20_sig,
      i1  => not_reset,
      i2  => no2_x1_25_sig,
      i3  => no2_x1_24_sig,
      i4  => aux184,
      q   => oa2ao222_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => word_in(3),
      i2  => fsm_d_d_cs(2),
      i3  => not_fsm_d_d_cs(0),
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => na4_x1_5_sig,
      i1  => not_aux97,
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => not_fsm_d_d_cs(3),
      i1  => a2_x2_13_sig,
      i2  => not_aux102,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => nao22_x1_8_sig,
      i1  => aux183,
      i2  => oa2ao222_x2_13_sig,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_9_sig,
      q   => fsm_d_d_cs(3),
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(4),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => word_in(0),
      i1  => word_in(7),
      i2  => not_word_in(2),
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => not_aux96,
      i1  => na3_x1_19_sig,
      i2  => fsm_d_d_cs(0),
      i3  => fsm_d_d_cs(1),
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => aux101,
      i1  => no4_x1_5_sig,
      i2  => a2_x2_14_sig,
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => aux73,
      i1  => not_aux11,
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => on12_x1_7_sig,
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => word_in(3),
      i1  => not_aux187,
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => o2_x2_14_sig,
      i1  => not_reset,
      i2  => not_aux102,
      i3  => not_aux103,
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => a4_x2_5_sig,
      i1  => o2_x2_13_sig,
      i2  => nao22_x1_9_sig,
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => word_in(7),
      i1  => word_in(0),
      i2  => word_in(2),
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => a3_x2_6_sig,
      i1  => mbk_buf_aux68,
      i2  => not_fsm_d_d_cs(1),
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => not_aux32,
      i1  => not_fsm_d_d_cs(0),
      i2  => na3_x1_20_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => not_word_in(3),
      i1  => fsm_d_d_cs(3),
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_3_ins : nao2o22_x1
   port map (
      i0  => na2_x1_21_sig,
      i1  => a3_x2_5_sig,
      i2  => not_aux185,
      i3  => not_word_in(3),
      nq  => nao2o22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_3_sig,
      i1  => fsm_d_d_cs(4),
      i2  => na3_x1_18_sig,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_10_sig,
      q   => fsm_d_d_cs(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => aux189,
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => inv_x2_7_sig,
      i2  => word_in(2),
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => aux108,
      i2  => not_fsm_e_e_cs(1),
      i3  => no3_x1_13_sig,
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => not_aux109,
      i1  => not_fsm_e_e_cs(2),
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => a2_x2_15_sig,
      i2  => not_fsm_e_e_cs(1),
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => nao22_x1_10_sig,
      i1  => aux188,
      i2  => a4_x2_6_sig,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_11_sig,
      q   => fsm_e_e_cs(0),
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => not_fsm_e_e_cs(0),
      i1  => not_aux114,
      i2  => reset,
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => fsm_e_e_cs(2),
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => not_aux111,
      i1  => fsm_e_e_cs(1),
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => not_aux110,
      i1  => not_fsm_e_e_cs(4),
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => o2_x2_16_sig,
      i1  => o2_x2_15_sig,
      i2  => fsm_e_e_cs(3),
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => oa22_x2_13_sig,
      i1  => na2_x1_22_sig,
      i2  => oa22_x2_12_sig,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_16_sig,
      q   => fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => fsm_e_e_cs(1),
      i2  => aux33,
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => not_aux107,
      i2  => not_aux190,
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_8_ins : on12_x1
   port map (
      i0  => no3_x1_14_sig,
      i1  => fsm_e_e_cs(1),
      q   => on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => not_fsm_e_e_cs(0),
      i1  => on12_x1_8_sig,
      i2  => na3_x1_22_sig,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_reset,
      i1  => na3_x1_21_sig,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => not_word_in(4),
      i1  => fsm_e_e_cs(1),
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => word_in(4),
      i1  => fsm_e_e_cs(4),
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_23_ins : na3_x1
   port map (
      i0  => not_aux111,
      i1  => na2_x1_26_sig,
      i2  => na2_x1_25_sig,
      nq  => na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => na3_x1_23_sig,
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => not_aux15,
      i1  => word_in(4),
      i2  => not_fsm_e_e_cs(1),
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => not_aux110,
      i1  => fsm_e_e_cs(1),
      i2  => aux109,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => o3_x2_7_sig,
      i1  => oa22_x2_15_sig,
      i2  => fsm_e_e_cs(3),
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => oa22_x2_14_sig,
      i1  => na2_x1_24_sig,
      i2  => na2_x1_23_sig,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_17_sig,
      q   => fsm_e_e_cs(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => not_aux109,
      i1  => not_aux111,
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => fsm_e_e_cs(1),
      i1  => na2_x1_27_sig,
      i2  => fsm_e_e_cs(3),
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => word_in(4),
      i1  => not_fsm_e_e_cs(2),
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => na2_x1_28_sig,
      i1  => fsm_e_e_cs(4),
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => nxr2_x1_sig,
      i1  => not_fsm_e_e_cs(1),
      i2  => fsm_e_e_cs(3),
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => word_in(5),
      i1  => word_in(3),
      i2  => word_in(6),
      i3  => not_word_in(0),
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_24_ins : na3_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(2),
      i2  => aux58,
      nq  => na3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_9_ins : o4_x2
   port map (
      i0  => na3_x1_24_sig,
      i1  => na4_x1_6_sig,
      i2  => fsm_e_e_cs(3),
      i3  => fsm_e_e_cs(2),
      q   => o4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_4_ins : nao2o22_x1
   port map (
      i0  => fsm_e_e_cs(1),
      i1  => o4_x2_9_sig,
      i2  => not_fsm_e_e_cs(3),
      i3  => not_aux114,
      nq  => nao2o22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_14_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_4_sig,
      i1  => aux189,
      i2  => noa22_x1_18_sig,
      i3  => ao22_x2_7_sig,
      i4  => aux188,
      q   => oa2ao222_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_14_sig,
      q   => fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => aux108,
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => inv_x2_8_sig,
      i1  => not_aux192,
      i2  => not_aux117,
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => not_aux190,
      i1  => ao22_x2_8_sig,
      i2  => not_reset,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => not_aux70,
      i2  => not_aux14,
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => mbk_buf_not_aux69,
      i1  => not_aux192,
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_9_ins : on12_x1
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => o2_x2_17_sig,
      q   => on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => on12_x1_9_sig,
      i1  => not_aux117,
      i2  => not_fsm_e_e_cs(3),
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => noa22_x1_19_sig,
      i1  => no3_x1_15_sig,
      i2  => word_in(2),
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => not_aux111,
      i1  => word_in(4),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => xr2_x1_3_sig,
      i1  => fsm_e_e_cs(1),
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => not_fsm_e_e_cs(3),
      i1  => no2_x1_26_sig,
      i2  => not_reset,
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => not_fsm_e_e_cs(4),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => not_word_in(4),
      i1  => a2_x2_16_sig,
      i2  => not_fsm_e_e_cs(1),
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => nao22_x1_13_sig,
      i1  => not_fsm_e_e_cs(3),
      i2  => nao22_x1_12_sig,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_15_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_16_sig,
      i1  => fsm_e_e_cs(0),
      i2  => ao22_x2_9_sig,
      i3  => nao22_x1_11_sig,
      i4  => not_fsm_e_e_cs(0),
      q   => oa2ao222_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_15_sig,
      q   => fsm_e_e_cs(4),
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => word_in(2),
      i1  => not_aux120,
      i2  => not_word_in(7),
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => o3_x2_8_sig,
      i2  => not_fsm_f_f_cs(3),
      i3  => fsm_f_f_cs(2),
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => aux194,
      i1  => not_aux119,
      i2  => fsm_f_f_cs(3),
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_16_ins : oa2ao222_x2
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => aux193,
      i2  => no3_x1_16_sig,
      i3  => no4_x1_6_sig,
      i4  => aux195,
      q   => oa2ao222_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_16_sig,
      q   => fsm_f_f_cs(0),
      vdd => vdd,
      vss => vss
   );

on12_x1_10_ins : on12_x1
   port map (
      i0  => aux195,
      i1  => not_aux122,
      q   => on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_5_ins : nao2o22_x1
   port map (
      i0  => on12_x1_10_sig,
      i1  => fsm_f_f_cs(3),
      i2  => not_aux193,
      i3  => not_aux123,
      nq  => nao2o22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_aux125,
      i1  => not_aux127,
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_2_ins : oa2a22_x2
   port map (
      i0  => na2_x1_29_sig,
      i1  => aux167,
      i2  => fsm_f_f_cs(3),
      i3  => aux34,
      q   => oa2a22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => oa2a22_x2_2_sig,
      i1  => not_reset,
      i2  => nao2o22_x1_5_sig,
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_17_sig,
      q   => fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => not_aux127,
      i1  => fsm_f_f_cs(4),
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => o2_x2_18_sig,
      i1  => not_aux125,
      i2  => fsm_f_f_cs(3),
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_f_f_cs(0),
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => not_aux74,
      i1  => not_fsm_f_f_cs(0),
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_25_ins : na3_x1
   port map (
      i0  => na2_x1_31_sig,
      i1  => aux194,
      i2  => na2_x1_30_sig,
      nq  => na3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => na3_x1_25_sig,
      i1  => not_aux128,
      i2  => not_fsm_f_f_cs(3),
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => not_aux122,
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(4),
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => word_in(5),
      i1  => not_aux20,
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_18_ins : oa2ao222_x2
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => na2_x1_32_sig,
      i2  => a2_x2_17_sig,
      i3  => inv_x2_9_sig,
      i4  => fsm_f_f_cs(3),
      q   => oa2ao222_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_17_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_18_sig,
      i1  => aux193,
      i2  => noa22_x1_21_sig,
      i3  => noa22_x1_20_sig,
      i4  => aux195,
      q   => oa2ao222_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_17_sig,
      q   => fsm_f_f_cs(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => not_aux126,
      i1  => not_fsm_f_f_cs(4),
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => o2_x2_19_sig,
      i1  => not_aux122,
      i2  => not_fsm_f_f_cs(3),
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_20_ins : o2_x2
   port map (
      i0  => not_aux125,
      i1  => not_fsm_f_f_cs(4),
      q   => o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => not_aux180,
      i1  => not_aux61,
      i2  => word_in(0),
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_27_ins : na3_x1
   port map (
      i0  => no3_x1_17_sig,
      i1  => not_fsm_f_f_cs(2),
      i2  => not_fsm_f_f_cs(0),
      nq  => na3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_21_ins : o2_x2
   port map (
      i0  => not_aux119,
      i1  => fsm_f_f_cs(4),
      q   => o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_26_ins : na3_x1
   port map (
      i0  => o2_x2_21_sig,
      i1  => na3_x1_27_sig,
      i2  => o2_x2_20_sig,
      nq  => na3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => na3_x1_26_sig,
      i1  => not_fsm_f_f_cs(3),
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => not_aux123,
      i1  => not_fsm_f_f_cs(0),
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_19_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_33_sig,
      i1  => aux193,
      i2  => a2_x2_18_sig,
      i3  => noa22_x1_22_sig,
      i4  => aux195,
      q   => oa2ao222_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_19_sig,
      q   => fsm_f_f_cs(3),
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_aux208,
      i2  => not_word_in(7),
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_19_ins : a2_x2
   port map (
      i0  => no3_x1_18_sig,
      i1  => fsm_f_f_cs(2),
      q   => a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => not_aux128,
      i1  => fsm_f_f_cs(3),
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => not_aux125,
      i1  => fsm_f_f_cs(4),
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_10_ins : o4_x2
   port map (
      i0  => no2_x1_28_sig,
      i1  => reset,
      i2  => no2_x1_27_sig,
      i3  => a2_x2_19_sig,
      q   => o4_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => not_word_in(7),
      i1  => not_aux208,
      i2  => not_word_in(2),
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => not_aux126,
      i1  => o3_x2_9_sig,
      i2  => not_fsm_f_f_cs(4),
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => not_aux74,
      i1  => not_aux120,
      i2  => not_word_in(0),
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_11_ins : on12_x1
   port map (
      i0  => not_fsm_f_f_cs(2),
      i1  => o3_x2_10_sig,
      q   => on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => on12_x1_11_sig,
      i1  => not_aux127,
      i2  => fsm_f_f_cs(4),
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => noa22_x1_24_sig,
      i1  => noa22_x1_23_sig,
      i2  => fsm_f_f_cs(3),
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => word_in(7),
      i1  => word_in(0),
      i2  => word_in(2),
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_13_ins : on12_x1
   port map (
      i0  => a3_x2_7_sig,
      i1  => mbk_buf_not_aux69,
      q   => on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_12_ins : on12_x1
   port map (
      i0  => not_fsm_f_f_cs(2),
      i1  => on12_x1_13_sig,
      q   => on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => not_aux131,
      i1  => aux73,
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => not_aux196,
      i1  => word_in(5),
      i2  => not_reset,
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => not_fsm_f_f_cs(0),
      i1  => ao22_x2_11_sig,
      i2  => na2_x1_34_sig,
      i3  => on12_x1_12_sig,
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_20_ins : oa2ao222_x2
   port map (
      i0  => na4_x1_7_sig,
      i1  => fsm_f_f_cs(1),
      i2  => ao22_x2_10_sig,
      i3  => o4_x2_10_sig,
      i4  => not_fsm_f_f_cs(1),
      q   => oa2ao222_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_20_sig,
      q   => fsm_f_f_cs(4),
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => aux197,
      i1  => not_aux133,
      i2  => fsm_g_g_cs(3),
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_21_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(2),
      i2  => not_aux134,
      nq  => no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => no3_x1_21_sig,
      i2  => not_fsm_g_g_cs(4),
      i3  => not_fsm_g_g_cs(2),
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => na4_x1_8_sig,
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => no2_x1_30_sig,
      i1  => no3_x1_20_sig,
      i2  => aux135,
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => reset,
      i1  => no3_x1_19_sig,
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_29_sig,
      q   => fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => not_aux140,
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_11_ins : o4_x2
   port map (
      i0  => not_fsm_g_g_cs(2),
      i1  => not_fsm_g_g_cs(3),
      i2  => no2_x1_32_sig,
      i3  => no2_x1_31_sig,
      q   => o4_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_22_ins : o2_x2
   port map (
      i0  => not_aux197,
      i1  => not_aux21,
      q   => o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => not_aux139,
      i1  => not_aux137,
      i2  => not_fsm_g_g_cs(4),
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => oa22_x2_19_sig,
      i1  => o2_x2_22_sig,
      i2  => fsm_g_g_cs(3),
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => oa22_x2_18_sig,
      i1  => o4_x2_11_sig,
      i2  => reset,
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_25_sig,
      q   => fsm_g_g_cs(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => not_aux140,
      i1  => aux197,
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => word_in(6),
      i1  => fsm_g_g_cs(2),
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_28_ins : na3_x1
   port map (
      i0  => aux142,
      i1  => na2_x1_36_sig,
      i2  => na2_x1_35_sig,
      nq  => na3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => not_aux139,
      i1  => not_aux168,
      i2  => na3_x1_28_sig,
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_20_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => fsm_g_g_cs(2),
      q   => a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => not_fsm_g_g_cs(1),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => no2_x1_33_sig,
      i1  => aux136,
      i2  => a2_x2_20_sig,
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => not_aux134,
      i1  => not_word_in(7),
      i2  => not_fsm_g_g_cs(0),
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => not_word_in(2),
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => not_aux197,
      i1  => no2_x1_34_sig,
      i2  => ao22_x2_13_sig,
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_20_ins : oa22_x2
   port map (
      i0  => o3_x2_11_sig,
      i1  => nao22_x1_14_sig,
      i2  => not_fsm_g_g_cs(3),
      q   => oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => oa22_x2_20_sig,
      i1  => ao22_x2_12_sig,
      i2  => reset,
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_26_sig,
      q   => fsm_g_g_cs(2),
      vdd => vdd,
      vss => vss
   );

na3_x1_29_ins : na3_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(2),
      i2  => aux62,
      nq  => na3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => na3_x1_29_sig,
      i2  => fsm_g_g_cs(0),
      i3  => fsm_g_g_cs(1),
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => not_aux137,
      i1  => not_fsm_g_g_cs(4),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => not_aux133,
      i1  => fsm_g_g_cs(4),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_12_ins : o4_x2
   port map (
      i0  => no2_x1_36_sig,
      i1  => aux135,
      i2  => no2_x1_35_sig,
      i3  => no4_x1_7_sig,
      q   => o4_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_14_ins : on12_x1
   port map (
      i0  => o4_x2_12_sig,
      i1  => fsm_g_g_cs(3),
      q   => on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => aux143,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_12_ins : o3_x2
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => not_fsm_g_g_cs(0),
      i2  => inv_x2_10_sig,
      q   => o3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_22_ins : a2_x2
   port map (
      i0  => aux144,
      i1  => aux145,
      q   => a2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_21_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => a2_x2_22_sig,
      q   => a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => word_in(6),
      i2  => a2_x2_21_sig,
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_21_ins : oa22_x2
   port map (
      i0  => nao22_x1_15_sig,
      i1  => o3_x2_12_sig,
      i2  => not_fsm_g_g_cs(3),
      q   => oa22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => oa22_x2_21_sig,
      i1  => on12_x1_14_sig,
      i2  => reset,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_27_sig,
      q   => fsm_g_g_cs(3),
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => not_aux142,
      i1  => not_aux149,
      i2  => fsm_g_g_cs(3),
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => word_in(2),
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => na2_x1_37_sig,
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_13_ins : o3_x2
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => no2_x1_37_sig,
      i2  => aux143,
      q   => o3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_23_ins : oa22_x2
   port map (
      i0  => o3_x2_13_sig,
      i1  => noa22_x1_28_sig,
      i2  => reset,
      q   => oa22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => aux36,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_22_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => inv_x2_11_sig,
      i2  => mbk_buf_not_aux147,
      nq  => no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => fsm_g_g_cs(1),
      i2  => not_word_in(6),
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => ao22_x2_15_sig,
      i1  => aux135,
      i2  => aux145,
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_30_ins : na3_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(0),
      i2  => aux144,
      nq  => na3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_23_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(2),
      i2  => not_aux64,
      nq  => no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_10_ins : na4_x1
   port map (
      i0  => not_fsm_g_g_cs(1),
      i1  => no3_x1_23_sig,
      i2  => not_fsm_g_g_cs(2),
      i3  => not_fsm_g_g_cs(0),
      nq  => na4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_23_ins : o2_x2
   port map (
      i0  => not_aux142,
      i1  => fsm_g_g_cs(2),
      q   => o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => o2_x2_23_sig,
      i1  => not_aux149,
      i2  => na4_x1_10_sig,
      i3  => na3_x1_30_sig,
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_21_ins : oa2ao222_x2
   port map (
      i0  => na4_x1_9_sig,
      i1  => not_fsm_g_g_cs(4),
      i2  => ao22_x2_14_sig,
      i3  => no3_x1_22_sig,
      i4  => fsm_g_g_cs(4),
      q   => oa2ao222_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_22_ins : oa22_x2
   port map (
      i0  => oa2ao222_x2_21_sig,
      i1  => fsm_g_g_cs(3),
      i2  => oa22_x2_23_sig,
      q   => oa22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_22_sig,
      q   => fsm_g_g_cs(4),
      vdd => vdd,
      vss => vss
   );

o2_x2_24_ins : o2_x2
   port map (
      i0  => not_aux153,
      i1  => not_aux202,
      q   => o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => not_fsm_h_h_cs(3),
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux26,
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_24_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => fsm_h_h_cs(2),
      i2  => no2_x1_39_sig,
      nq  => no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_14_ins : o3_x2
   port map (
      i0  => not_fsm_h_h_cs(0),
      i1  => no3_x1_24_sig,
      i2  => no2_x1_38_sig,
      q   => o3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => o3_x2_14_sig,
      i1  => o2_x2_24_sig,
      i2  => reset,
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_29_sig,
      q   => fsm_h_h_cs(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_25_ins : o2_x2
   port map (
      i0  => not_aux203,
      i1  => not_aux26,
      q   => o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_26_ins : o2_x2
   port map (
      i0  => not_aux156,
      i1  => not_word_in(7),
      q   => o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_24_ins : oa22_x2
   port map (
      i0  => o2_x2_26_sig,
      i1  => o2_x2_25_sig,
      i2  => not_fsm_h_h_cs(2),
      q   => oa22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_fsm_h_h_cs(4),
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_13_ins : o4_x2
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => not_aux24,
      i2  => not_fsm_h_h_cs(0),
      i3  => no2_x1_40_sig,
      q   => o4_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_30_ins : noa22_x1
   port map (
      i0  => o4_x2_13_sig,
      i1  => oa22_x2_24_sig,
      i2  => reset,
      nq  => noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_30_sig,
      q   => fsm_h_h_cs(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_27_ins : o2_x2
   port map (
      i0  => not_aux204,
      i1  => not_word_in(7),
      q   => o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => o2_x2_27_sig,
      i1  => fsm_h_h_cs(0),
      i2  => not_reset,
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => not_aux203,
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux159,
      i2  => not_aux158,
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => not_aux38,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_ins : noa2a2a23_x1
   port map (
      i0  => inv_x2_13_sig,
      i1  => word_in(7),
      i2  => fsm_h_h_cs(2),
      i3  => nao22_x1_17_sig,
      i4  => fsm_h_h_cs(1),
      i5  => inv_x2_12_sig,
      nq  => noa2a2a23_x1_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_28_ins : o2_x2
   port map (
      i0  => not_aux25,
      i1  => not_fsm_h_h_cs(0),
      q   => o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => not_aux23,
      i1  => not_word_in(7),
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_25_ins : no3_x1
   port map (
      i0  => not_aux46,
      i1  => not_fsm_h_h_cs(3),
      i2  => fsm_h_h_cs(4),
      nq  => no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => no3_x1_25_sig,
      i2  => no2_x1_41_sig,
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_25_ins : oa22_x2
   port map (
      i0  => nao22_x1_18_sig,
      i1  => o2_x2_28_sig,
      i2  => fsm_h_h_cs(2),
      q   => oa22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_31_ins : noa22_x1
   port map (
      i0  => oa22_x2_25_sig,
      i1  => noa2a2a23_x1_sig,
      i2  => nao22_x1_16_sig,
      nq  => noa22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_31_sig,
      q   => fsm_h_h_cs(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_aux39,
      i1  => not_fsm_h_h_cs(1),
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => not_fsm_h_h_cs(1),
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_31_ins : na3_x1
   port map (
      i0  => na2_x1_39_sig,
      i1  => fsm_h_h_cs(0),
      i2  => na2_x1_38_sig,
      nq  => na3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_29_ins : o2_x2
   port map (
      i0  => word_in(7),
      i1  => not_aux58,
      q   => o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_12_ins : na4_x1
   port map (
      i0  => word_in(5),
      i1  => word_in(3),
      i2  => word_in(6),
      i3  => not_word_in(0),
      nq  => na4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_26_ins : no3_x1
   port map (
      i0  => na4_x1_12_sig,
      i1  => not_aux204,
      i2  => o2_x2_29_sig,
      nq  => no3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_11_ins : na4_x1
   port map (
      i0  => no3_x1_26_sig,
      i1  => not_fsm_h_h_cs(1),
      i2  => not_fsm_h_h_cs(3),
      i3  => not_fsm_h_h_cs(0),
      nq  => na4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_26_ins : oa22_x2
   port map (
      i0  => not_aux159,
      i1  => not_aux158,
      i2  => not_aux205,
      q   => oa22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => oa22_x2_26_sig,
      i1  => na4_x1_11_sig,
      i2  => na3_x1_31_sig,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_30_ins : o2_x2
   port map (
      i0  => word_in(7),
      i1  => not_aux160,
      q   => o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_15_ins : on12_x1
   port map (
      i0  => aux206,
      i1  => aux39,
      q   => on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_27_ins : oa22_x2
   port map (
      i0  => on12_x1_15_sig,
      i1  => o2_x2_30_sig,
      i2  => fsm_h_h_cs(2),
      q   => oa22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_32_ins : noa22_x1
   port map (
      i0  => oa22_x2_27_sig,
      i1  => a3_x2_8_sig,
      i2  => reset,
      nq  => noa22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_32_sig,
      q   => fsm_h_h_cs(3),
      vdd => vdd,
      vss => vss
   );

no3_x1_27_ins : no3_x1
   port map (
      i0  => not_aux70,
      i1  => not_aux207,
      i2  => not_aux161,
      nq  => no3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_23_ins : a2_x2
   port map (
      i0  => no3_x1_27_sig,
      i1  => not_fsm_h_h_cs(0),
      q   => a2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_31_ins : o2_x2
   port map (
      i0  => not_aux70,
      i1  => not_aux205,
      q   => o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => o2_x2_31_sig,
      i1  => not_aux157,
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_24_ins : a2_x2
   port map (
      i0  => an12_x1_3_sig,
      i1  => not_fsm_h_h_cs(0),
      q   => a2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => a2_x2_24_sig,
      i1  => a2_x2_23_sig,
      i2  => word_in(2),
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_25_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => not_fsm_h_h_cs(3),
      q   => a2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => a2_x2_25_sig,
      i2  => aux206,
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => not_aux161,
      i1  => not_aux203,
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_28_ins : no3_x1
   port map (
      i0  => not_word_in(0),
      i1  => not_aux153,
      i2  => not_aux202,
      nq  => no3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => not_aux207,
      i1  => not_aux160,
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => no2_x1_43_sig,
      i1  => reset,
      i2  => no3_x1_28_sig,
      i3  => no2_x1_42_sig,
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_15_ins : o3_x2
   port map (
      i0  => word_in(7),
      i1  => not_aux156,
      i2  => not_fsm_h_h_cs(2),
      q   => o3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_13_ins : na4_x1
   port map (
      i0  => o3_x2_15_sig,
      i1  => no4_x1_8_sig,
      i2  => nao22_x1_20_sig,
      i3  => nao22_x1_19_sig,
      nq  => na4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na4_x1_13_sig,
      q   => fsm_h_h_cs(4),
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => not_aux2,
      i1  => fsm_a_a_cs(3),
      i2  => aux0,
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => not_aux1,
      i1  => not_fsm_a_a_cs(3),
      i2  => aux0,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_26_ins : a2_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => not_fsm_a_a_cs(2),
      q   => a2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_6_ins : nao2o22_x1
   port map (
      i0  => not_fsm_a_a_cs(3),
      i1  => a2_x2_26_sig,
      i2  => not_aux162,
      i3  => not_aux3,
      nq  => nao2o22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

address_0_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_6_sig,
      i1  => fsm_a_a_cs(1),
      i2  => a3_x2_10_sig,
      i3  => a3_x2_9_sig,
      i4  => not_fsm_a_a_cs(1),
      q   => address(0),
      vdd => vdd,
      vss => vss
   );

a2_x2_27_ins : a2_x2
   port map (
      i0  => not_aux164,
      i1  => fsm_b_b_cs(0),
      q   => a2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_29_ins : no3_x1
   port map (
      i0  => not_aux5,
      i1  => not_fsm_b_b_cs(2),
      i2  => fsm_b_b_cs(0),
      nq  => no3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => not_aux5,
      i1  => not_fsm_b_b_cs(1),
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_40_ins : na2_x1
   port map (
      i0  => not_aux6,
      i1  => aux163,
      nq  => na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

address_1_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_40_sig,
      i1  => no2_x1_44_sig,
      i2  => no3_x1_29_sig,
      i3  => a2_x2_27_sig,
      i4  => not_fsm_b_b_cs(1),
      q   => address(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_41_ins : na2_x1
   port map (
      i0  => not_fsm_c_c_cs(1),
      i1  => not_fsm_c_c_cs(0),
      nq  => na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(2),
      i2  => na2_x1_41_sig,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_28_ins : a2_x2
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => aux10,
      q   => a2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => not_aux165,
      i1  => not_aux10,
      i2  => not_aux9,
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

address_2_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_21_sig,
      i1  => not_fsm_c_c_cs(3),
      i2  => a2_x2_28_sig,
      i3  => a3_x2_11_sig,
      i4  => fsm_c_c_cs(3),
      q   => address(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => not_aux13,
      i1  => fsm_d_d_cs(3),
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_33_ins : noa22_x1
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => not_fsm_d_d_cs(1),
      i2  => not_fsm_d_d_cs(2),
      nq  => noa22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_34_ins : noa22_x1
   port map (
      i0  => not_fsm_d_d_cs(0),
      i1  => fsm_d_d_cs(2),
      i2  => fsm_d_d_cs(1),
      nq  => noa22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => not_fsm_d_d_cs(3),
      i1  => noa22_x1_34_sig,
      i2  => not_aux12,
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

address_3_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_22_sig,
      i1  => not_fsm_d_d_cs(4),
      i2  => noa22_x1_33_sig,
      i3  => no2_x1_45_sig,
      i4  => fsm_d_d_cs(4),
      q   => address(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_42_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => fsm_e_e_cs(1),
      nq  => na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_35_ins : noa22_x1
   port map (
      i0  => aux14,
      i1  => na2_x1_42_sig,
      i2  => fsm_e_e_cs(3),
      nq  => noa22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => not_aux15,
      i1  => fsm_e_e_cs(3),
      i2  => aux16,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_29_ins : a2_x2
   port map (
      i0  => not_aux166,
      i1  => not_fsm_e_e_cs(0),
      q   => a2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_28_ins : oa22_x2
   port map (
      i0  => not_fsm_e_e_cs(4),
      i1  => fsm_e_e_cs(1),
      i2  => fsm_e_e_cs(2),
      q   => oa22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

address_4_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_28_sig,
      i1  => a2_x2_29_sig,
      i2  => a3_x2_12_sig,
      i3  => noa22_x1_35_sig,
      i4  => fsm_e_e_cs(0),
      q   => address(4),
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => not_aux18,
      i1  => not_fsm_f_f_cs(3),
      i2  => aux17,
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => fsm_f_f_cs(3),
      i2  => aux17,
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_43_ins : na2_x1
   port map (
      i0  => not_fsm_f_f_cs(2),
      i1  => not_fsm_f_f_cs(0),
      nq  => na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_3_ins : oa2a22_x2
   port map (
      i0  => aux167,
      i1  => na2_x1_43_sig,
      i2  => fsm_f_f_cs(3),
      i3  => not_aux20,
      q   => oa2a22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

address_5_ins : oa2ao222_x2
   port map (
      i0  => oa2a22_x2_3_sig,
      i1  => fsm_f_f_cs(1),
      i2  => a3_x2_14_sig,
      i3  => a3_x2_13_sig,
      i4  => not_fsm_f_f_cs(1),
      q   => address(5),
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_4_ins : oa2a22_x2
   port map (
      i0  => not_fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(0),
      i2  => fsm_g_g_cs(2),
      i3  => not_aux21,
      q   => oa2a22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_44_ins : na2_x1
   port map (
      i0  => not_aux21,
      i1  => not_fsm_g_g_cs(4),
      nq  => na2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_32_ins : na3_x1
   port map (
      i0  => not_fsm_g_g_cs(3),
      i1  => na2_x1_44_sig,
      i2  => oa2a22_x2_4_sig,
      nq  => na3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_45_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => not_fsm_g_g_cs(2),
      nq  => na2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_46_ins : na2_x1
   port map (
      i0  => not_aux22,
      i1  => not_fsm_g_g_cs(1),
      nq  => na2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_33_ins : na3_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => na2_x1_46_sig,
      i2  => na2_x1_45_sig,
      nq  => na3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

address_6_ins : na2_x1
   port map (
      i0  => na3_x1_33_sig,
      i1  => na3_x1_32_sig,
      nq  => address(6),
      vdd => vdd,
      vss => vss
   );

na2_x1_47_ins : na2_x1
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => not_fsm_h_h_cs(1),
      nq  => na2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_34_ins : na3_x1
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => na2_x1_47_sig,
      i2  => aux26,
      nq  => na3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_32_ins : o2_x2
   port map (
      i0  => not_aux23,
      i1  => fsm_h_h_cs(0),
      q   => o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_48_ins : na2_x1
   port map (
      i0  => not_aux24,
      i1  => not_aux25,
      nq  => na2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_35_ins : na3_x1
   port map (
      i0  => na2_x1_48_sig,
      i1  => not_fsm_h_h_cs(2),
      i2  => o2_x2_32_sig,
      nq  => na3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

address_7_ins : na2_x1
   port map (
      i0  => na3_x1_35_sig,
      i1  => na3_x1_34_sig,
      nq  => address(7),
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => not_fsm_a_a_cs(2),
      i2  => fsm_a_a_cs(4),
      i3  => fsm_a_a_cs(3),
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => not_aux27,
      i1  => fsm_a_a_cs(3),
      i2  => fsm_a_a_cs(4),
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_30_ins : no3_x1
   port map (
      i0  => a3_x2_15_sig,
      i1  => no4_x1_9_sig,
      i2  => fsm_a_a_cs(1),
      nq  => no3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => not_aux1,
      i1  => fsm_a_a_cs(3),
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => not_aux2,
      i1  => not_fsm_a_a_cs(3),
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_31_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => no2_x1_47_sig,
      i2  => no2_x1_46_sig,
      nq  => no3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

data_0_ins : no2_x1
   port map (
      i0  => no3_x1_31_sig,
      i1  => no3_x1_30_sig,
      nq  => data(0),
      vdd => vdd,
      vss => vss
   );

a3_x2_16_ins : a3_x2
   port map (
      i0  => not_fsm_b_b_cs(0),
      i1  => not_fsm_b_b_cs(3),
      i2  => not_fsm_b_b_cs(4),
      q   => a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => a3_x2_16_sig,
      i2  => fsm_b_b_cs(1),
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_16_ins : o3_x2
   port map (
      i0  => not_aux29,
      i1  => fsm_b_b_cs(0),
      i2  => not_fsm_b_b_cs(2),
      q   => o3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_16_ins : on12_x1
   port map (
      i0  => aux163,
      i1  => not_aux28,
      q   => on12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

data_1_ins : na3_x1
   port map (
      i0  => on12_x1_16_sig,
      i1  => o3_x2_16_sig,
      i2  => nao22_x1_23_sig,
      nq  => data(1),
      vdd => vdd,
      vss => vss
   );

na2_x1_49_ins : na2_x1
   port map (
      i0  => not_fsm_c_c_cs(1),
      i1  => not_fsm_c_c_cs(2),
      nq  => na2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_14_ins : na4_x1
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(3),
      i2  => not_fsm_c_c_cs(0),
      i3  => na2_x1_49_sig,
      nq  => na4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => not_aux165,
      i1  => fsm_c_c_cs(0),
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => not_aux31,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => inv_x2_14_sig,
      i1  => no2_x1_48_sig,
      i2  => fsm_c_c_cs(3),
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_50_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => fsm_c_c_cs(2),
      nq  => na2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

data_2_ins : na3_x1
   port map (
      i0  => na2_x1_50_sig,
      i1  => nao22_x1_24_sig,
      i2  => na4_x1_14_sig,
      nq  => data(2),
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => fsm_d_d_cs(2),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_30_ins : a2_x2
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => fsm_d_d_cs(3),
      q   => a2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_51_ins : na2_x1
   port map (
      i0  => a2_x2_30_sig,
      i1  => xr2_x1_4_sig,
      nq  => na2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_14_ins : o4_x2
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => not_aux11,
      i2  => fsm_d_d_cs(3),
      i3  => fsm_d_d_cs(0),
      q   => o4_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

data_3_ins : na3_x1
   port map (
      i0  => not_aux32,
      i1  => o4_x2_14_sig,
      i2  => na2_x1_51_sig,
      nq  => data(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => aux16,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => not_fsm_e_e_cs(0),
      i1  => inv_x2_15_sig,
      i2  => not_fsm_e_e_cs(4),
      i3  => not_fsm_e_e_cs(3),
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_29_ins : oa22_x2
   port map (
      i0  => fsm_e_e_cs(1),
      i1  => fsm_e_e_cs(2),
      i2  => no4_x1_10_sig,
      q   => oa22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_36_ins : na3_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => not_fsm_e_e_cs(1),
      i2  => aux33,
      nq  => na3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => not_aux14,
      i1  => not_aux166,
      i2  => na3_x1_36_sig,
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

data_4_ins : oa22_x2
   port map (
      i0  => nao22_x1_25_sig,
      i1  => not_fsm_e_e_cs(0),
      i2  => oa22_x2_29_sig,
      q   => data(4),
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => not_fsm_f_f_cs(2),
      i2  => fsm_f_f_cs(3),
      i3  => fsm_f_f_cs(4),
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => aux34,
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_17_ins : a3_x2
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => fsm_f_f_cs(3),
      i2  => inv_x2_16_sig,
      q   => a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_32_ins : no3_x1
   port map (
      i0  => a3_x2_17_sig,
      i1  => no4_x1_11_sig,
      i2  => fsm_f_f_cs(1),
      nq  => no3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => not_aux18,
      i1  => fsm_f_f_cs(3),
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => not_aux19,
      i1  => not_fsm_f_f_cs(3),
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_33_ins : no3_x1
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => no2_x1_50_sig,
      i2  => no2_x1_49_sig,
      nq  => no3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

data_5_ins : no2_x1
   port map (
      i0  => no3_x1_33_sig,
      i1  => no3_x1_32_sig,
      nq  => data(5),
      vdd => vdd,
      vss => vss
   );

o3_x2_17_ins : o3_x2
   port map (
      i0  => not_aux22,
      i1  => not_fsm_g_g_cs(3),
      i2  => not_fsm_g_g_cs(4),
      q   => o3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => not_aux168,
      i1  => not_aux35,
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_17_ins : on12_x1
   port map (
      i0  => no2_x1_51_sig,
      i1  => fsm_g_g_cs(0),
      q   => on12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

data_6_ins : na3_x1
   port map (
      i0  => aux36,
      i1  => on12_x1_17_sig,
      i2  => o3_x2_17_sig,
      nq  => data(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => not_aux38,
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_18_ins : a3_x2
   port map (
      i0  => not_aux23,
      i1  => not_fsm_h_h_cs(3),
      i2  => not_fsm_h_h_cs(0),
      q   => a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => not_aux39,
      i2  => not_fsm_h_h_cs(1),
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

data_7_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_26_sig,
      i1  => fsm_h_h_cs(2),
      i2  => a3_x2_18_sig,
      i3  => inv_x2_17_sig,
      i4  => not_fsm_h_h_cs(2),
      q   => data(7),
      vdd => vdd,
      vss => vss
   );

error_f_ins : a3_x2
   port map (
      i0  => not_aux3,
      i1  => not_fsm_a_a_cs(4),
      i2  => aux169,
      q   => error_f,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux69 : buf_x2
   port map (
      i   => not_aux69,
      q   => mbk_buf_not_aux69,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux70 : buf_x2
   port map (
      i   => aux70,
      q   => mbk_buf_aux70,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux68 : buf_x2
   port map (
      i   => aux68,
      q   => mbk_buf_aux68,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux147 : buf_x2
   port map (
      i   => not_aux147,
      q   => mbk_buf_not_aux147,
      vdd => vdd,
      vss => vss
   );


end structural;
