Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis report for xnor_gate\r\nWed Jun 25 12:57:14 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Analysis & Synthesis Summary\r\n  3. Analysis & Synthesis Settings\r\n  4. Parallel Compilation\r\n  5. Analysis & Synthesis Source Files Read\r\n  6. Analysis & Synthesis Resource Usage Summary\r\n  7. Analysis & Synthesis Resource Utilization by Entity\r\n  8. General Register Statistics\r\n  9. Analysis & Synthesis Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Summary                                                  ;\r\n+-----------------------------+-------------------------------------------------+\r\n; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:57:14 2025           ;\r\n; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name               ; xnor_gate                                       ;\r\n; Top-level Entity Name       ; xnor_gate                                       ;\r\n; Family                      ; MAX V                                           ;\r\n; Total logic elements        ; 1                                               ;\r\n; Total pins                  ; 3                                               ;\r\n; Total virtual pins          ; 0                                               ;\r\n; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------------+-------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Settings                                                                              ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Option                                                           ; Setting            ; Default Value      ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Top-level entity name                                            ; xnor_gate          ; xnor_gate          ;\r\n; Family name                                                      ; MAX V              ; Cyclone V          ;\r\n; Use smart compilation                                            ; Off                ; Off                ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;\r\n; Enable compact report table                                      ; Off                ; Off                ;\r\n; Restructure Multiplexers                                         ; Auto               ; Auto               ;\r\n; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;\r\n; Preserve fewer node names                                        ; On                 ; On                 ;\r\n; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;\r\n; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;\r\n; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;\r\n; State Machine Processing                                         ; Auto               ; Auto               ;\r\n; Safe State Machine                                               ; Off                ; Off                ;\r\n; Extract Verilog State Machines                                   ; On                 ; On                 ;\r\n; Extract VHDL State Machines                                      ; On                 ; On                 ;\r\n; Ignore Verilog initial constructs                                ; Off                ; Off                ;\r\n; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;\r\n; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;\r\n; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;\r\n; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;\r\n; Parallel Synthesis                                               ; On                 ; On                 ;\r\n; NOT Gate Push-Back                                               ; On                 ; On                 ;\r\n; Power-Up Don't Care                                              ; On                 ; On                 ;\r\n; Remove Redundant Logic Cells                                     ; Off                ; Off                ;\r\n; Remove Duplicate Registers                                       ; On                 ; On                 ;\r\n; Ignore CARRY Buffers                                             ; Off                ; Off                ;\r\n; Ignore CASCADE Buffers                                           ; Off                ; Off                ;\r\n; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;\r\n; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;\r\n; Ignore LCELL Buffers                                             ; Off                ; Off                ;\r\n; Ignore SOFT Buffers                                              ; On                 ; On                 ;\r\n; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;\r\n; Optimization Technique                                           ; Balanced           ; Balanced           ;\r\n; Carry Chain Length                                               ; 70                 ; 70                 ;\r\n; Auto Carry Chains                                                ; On                 ; On                 ;\r\n; Auto Open-Drain Pins                                             ; On                 ; On                 ;\r\n; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;\r\n; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;\r\n; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;\r\n; Auto Clock Enable Replacement                                    ; On                 ; On                 ;\r\n; Allow Synchronous Control Signals                                ; On                 ; On                 ;\r\n; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;\r\n; Auto Resource Sharing                                            ; Off                ; Off                ;\r\n; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;\r\n; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;\r\n; Report Parameter Settings                                        ; On                 ; On                 ;\r\n; Report Source Assignments                                        ; On                 ; On                 ;\r\n; Report Connectivity Checks                                       ; On                 ; On                 ;\r\n; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;\r\n; Synchronization Register Chain Length                            ; 2                  ; 2                  ;\r\n; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;\r\n; HDL message level                                                ; Level2             ; Level2             ;\r\n; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;\r\n; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;\r\n; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;\r\n; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;\r\n; Clock MUX Protection                                             ; On                 ; On                 ;\r\n; Block Design Naming                                              ; Auto               ; Auto               ;\r\n; Synthesis Effort                                                 ; Auto               ; Auto               ;\r\n; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;\r\n; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;\r\n; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Source Files Read                                                                                                                                                      ;\r\n+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+\r\n; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                        ; Library ;\r\n+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+\r\n; xnor_gate.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/xnor_gate.v ;         ;\r\n+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+\r\n\r\n\r\n+-----------------------------------------------------+\r\n; Analysis & Synthesis Resource Usage Summary         ;\r\n+---------------------------------------------+-------+\r\n; Resource                                    ; Usage ;\r\n+---------------------------------------------+-------+\r\n; Total logic elements                        ; 1     ;\r\n;     -- Combinational with no register       ; 1     ;\r\n;     -- Register only                        ; 0     ;\r\n;     -- Combinational with a register        ; 0     ;\r\n;                                             ;       ;\r\n; Logic element usage by number of LUT inputs ;       ;\r\n;     -- 4 input functions                    ; 0     ;\r\n;     -- 3 input functions                    ; 0     ;\r\n;     -- 2 input functions                    ; 1     ;\r\n;     -- 1 input functions                    ; 0     ;\r\n;     -- 0 input functions                    ; 0     ;\r\n;                                             ;       ;\r\n; Logic elements by mode                      ;       ;\r\n;     -- normal mode                          ; 1     ;\r\n;     -- arithmetic mode                      ; 0     ;\r\n;     -- qfbk mode                            ; 0     ;\r\n;     -- register cascade mode                ; 0     ;\r\n;     -- synchronous clear/load mode          ; 0     ;\r\n;     -- asynchronous clear/load mode         ; 0     ;\r\n;                                             ;       ;\r\n; Total registers                             ; 0     ;\r\n; I/O pins                                    ; 3     ;\r\n; Maximum fan-out node                        ; A     ;\r\n; Maximum fan-out                             ; 1     ;\r\n; Total fan-out                               ; 3     ;\r\n; Average fan-out                             ; 0.75  ;\r\n+---------------------------------------------+-------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |xnor_gate                 ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xnor_gate          ; xnor_gate   ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+------------------------------------------------------+\r\n; General Register Statistics                          ;\r\n+----------------------------------------------+-------+\r\n; Statistic                                    ; Value ;\r\n+----------------------------------------------+-------+\r\n; Total registers                              ; 0     ;\r\n; Number of registers using Synchronous Clear  ; 0     ;\r\n; Number of registers using Synchronous Load   ; 0     ;\r\n; Number of registers using Asynchronous Clear ; 0     ;\r\n; Number of registers using Asynchronous Load  ; 0     ;\r\n; Number of registers using Clock Enable       ; 0     ;\r\n; Number of registers using Preset             ; 0     ;\r\n+----------------------------------------------+-------+\r\n\r\n\r\n+-------------------------------+\r\n; Analysis & Synthesis Messages ;\r\n+-------------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:57:03 2025\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file xnor_gate.v\r\n    Info (12023): Found entity 1: xnor_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/xnor_gate.v Line: 10\r\nInfo (12127): Elaborating entity \"xnor_gate\" for the top level hierarchy\r\nInfo (21057): Implemented 4 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 2 input pins\r\n    Info (21059): Implemented 1 output pins\r\n    Info (21061): Implemented 1 logic cells\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4722 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:57:14 2025\r\n    Info: Elapsed time: 00:00:11\r\n    Info: Total CPU time (on all processors): 00:00:26\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.rpt b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.rpt
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.rpt	(date 1751261976973)
@@ -1,5 +1,5 @@
 Analysis & Synthesis report for xnor_gate
-Wed Jun 25 12:57:14 2025
+Mon Jun 30 13:39:36 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------------+
 ; Analysis & Synthesis Summary                                                  ;
 +-----------------------------+-------------------------------------------------+
-; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:57:14 2025           ;
+; Analysis & Synthesis Status ; Successful - Mon Jun 30 13:39:36 2025           ;
 ; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name               ; xnor_gate                                       ;
 ; Top-level Entity Name       ; xnor_gate                                       ;
@@ -213,7 +213,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Analysis & Synthesis
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:57:03 2025
+    Info: Processing started: Mon Jun 30 13:39:26 2025
 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
@@ -226,8 +226,8 @@
     Info (21061): Implemented 1 logic cells
 Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4722 megabytes
-    Info: Processing ended: Wed Jun 25 12:57:14 2025
-    Info: Elapsed time: 00:00:11
+    Info: Processing ended: Mon Jun 30 13:39:36 2025
+    Info: Elapsed time: 00:00:10
     Info: Total CPU time (on all processors): 00:00:26
 
 
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis Status : Successful - Wed Jun 25 12:57:14 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : xnor_gate\r\nTop-level Entity Name : xnor_gate\r\nFamily : MAX V\r\nTotal logic elements : 1\r\nTotal pins : 3\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.summary b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.summary
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.map.summary	(date 1751261976902)
@@ -1,4 +1,4 @@
-Analysis & Synthesis Status : Successful - Wed Jun 25 12:57:14 2025
+Analysis & Synthesis Status : Successful - Mon Jun 30 13:39:36 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : xnor_gate
 Top-level Entity Name : xnor_gate
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.sta.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Timing Analyzer report for xnor_gate\r\nWed Jun 25 12:57:22 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Timing Analyzer Summary\r\n  3. Parallel Compilation\r\n  4. Clocks\r\n  5. Fmax Summary\r\n  6. Setup Summary\r\n  7. Hold Summary\r\n  8. Recovery Summary\r\n  9. Removal Summary\r\n 10. Minimum Pulse Width Summary\r\n 11. Clock Transfers\r\n 12. Report TCCS\r\n 13. Report RSKM\r\n 14. Unconstrained Paths Summary\r\n 15. Unconstrained Input Ports\r\n 16. Unconstrained Output Ports\r\n 17. Unconstrained Input Ports\r\n 18. Unconstrained Output Ports\r\n 19. Timing Analyzer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------------------------+\r\n; Timing Analyzer Summary                                                         ;\r\n+-----------------------+---------------------------------------------------------+\r\n; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Timing Analyzer       ; Legacy Timing Analyzer                                  ;\r\n; Revision Name         ; xnor_gate                                               ;\r\n; Device Family         ; MAX V                                                   ;\r\n; Device Name           ; 5M40ZM64C4                                              ;\r\n; Timing Models         ; Final                                                   ;\r\n; Delay Model           ; Slow Model                                              ;\r\n; Rise/Fall Delays      ; Unavailable                                             ;\r\n+-----------------------+---------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n----------\r\n; Clocks ;\r\n----------\r\nNo clocks to report.\r\n\r\n\r\n----------------\r\n; Fmax Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n-----------------\r\n; Setup Summary ;\r\n-----------------\r\nNo paths to report.\r\n\r\n\r\n----------------\r\n; Hold Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n--------------------\r\n; Recovery Summary ;\r\n--------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Removal Summary ;\r\n-------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------------------\r\n; Minimum Pulse Width Summary ;\r\n-------------------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Clock Transfers ;\r\n-------------------\r\nNothing to report.\r\n\r\n\r\n---------------\r\n; Report TCCS ;\r\n---------------\r\nNo dedicated SERDES Transmitter circuitry present in device or used in design\r\n\r\n\r\n---------------\r\n; Report RSKM ;\r\n---------------\r\nNo non-DPA dedicated SERDES Receiver circuitry present in device or used in design\r\n\r\n\r\n+------------------------------------------------+\r\n; Unconstrained Paths Summary                    ;\r\n+---------------------------------+-------+------+\r\n; Property                        ; Setup ; Hold ;\r\n+---------------------------------+-------+------+\r\n; Illegal Clocks                  ; 0     ; 0    ;\r\n; Unconstrained Clocks            ; 0     ; 0    ;\r\n; Unconstrained Input Ports       ; 2     ; 2    ;\r\n; Unconstrained Input Port Paths  ; 2     ; 2    ;\r\n; Unconstrained Output Ports      ; 1     ; 1    ;\r\n; Unconstrained Output Port Paths ; 2     ; 2    ;\r\n+---------------------------------+-------+------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------+\r\n; Timing Analyzer Messages ;\r\n+--------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Timing Analyzer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:57:21 2025\r\nInfo: Command: quartus_sta xnor_gate -c xnor_gate\r\nInfo: qsta_default_script.tcl version: #1\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (334003): Started post-fitting delay annotation\r\nInfo (334004): Delay annotation completed successfully\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\r\nInfo (332159): No clocks to report\r\nInfo (332140): No fmax paths to report\r\nInfo: Can't run Report Timing Closure Recommendations. The current device family is not supported.\r\nInfo (332140): No Setup paths to report\r\nInfo (332140): No Hold paths to report\r\nInfo (332140): No Recovery paths to report\r\nInfo (332140): No Removal paths to report\r\nInfo (332140): No Minimum Pulse Width paths to report\r\nInfo (332001): The selected device family is not supported by the report_metastability command.\r\nInfo (332102): Design is not fully constrained for setup requirements\r\nInfo (332102): Design is not fully constrained for hold requirements\r\nInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\r\n    Info: Peak virtual memory: 4697 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:57:22 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.sta.rpt b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.sta.rpt
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.sta.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.sta.rpt	(date 1751261983623)
@@ -1,5 +1,5 @@
 Timing Analyzer report for xnor_gate
-Wed Jun 25 12:57:22 2025
+Mon Jun 30 13:39:43 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -196,7 +196,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Timing Analyzer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:57:21 2025
+    Info: Processing started: Mon Jun 30 13:39:42 2025
 Info: Command: quartus_sta xnor_gate -c xnor_gate
 Info: qsta_default_script.tcl version: #1
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
@@ -221,7 +221,7 @@
 Info (332102): Design is not fully constrained for hold requirements
 Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
     Info: Peak virtual memory: 4697 megabytes
-    Info: Processing ended: Wed Jun 25 12:57:22 2025
+    Info: Processing ended: Mon Jun 30 13:39:43 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/and_gate/simulation/questa/and_gate.vo
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>// Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n// Your use of Altera Corporation's design tools, logic functions \r\n// and other software and tools, and any partner logic \r\n// functions, and any output files from any of the foregoing \r\n// (including device programming or simulation files), and any \r\n// associated documentation or information are expressly subject \r\n// to the terms and conditions of the Altera Program License \r\n// Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n// the Altera IP License Agreement, or other applicable license\r\n// agreement, including, without limitation, that your use is for\r\n// the sole purpose of programming logic devices manufactured by\r\n// Altera and sold by Altera or its authorized distributors.  Please\r\n// refer to the Altera Software License Subscription Agreements \r\n// on the Quartus Prime software download page.\r\n\r\n// VENDOR \"Altera\"\r\n// PROGRAM \"Quartus Prime\"\r\n// VERSION \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\"\r\n\r\n// DATE \"06/25/2025 12:33:23\"\r\n\r\n// \r\n// Device: Altera 5M40ZM64C4 Package MBGA64\r\n// \r\n\r\n// \r\n// This Verilog file should be used for Questa Intel FPGA (Verilog) only\r\n// \r\n\r\n`timescale 1 ps/ 1 ps\r\n\r\nmodule and_gate (\r\n\tA,\r\n\tB,\r\n\tC);\r\ninput \tA;\r\ninput \tB;\r\noutput \tC;\r\n\r\n// Design Ports Information\r\n\r\n\r\nwire gnd;\r\nwire vcc;\r\nwire unknown;\r\n\r\nassign gnd = 1'b0;\r\nassign vcc = 1'b1;\r\nassign unknown = 1'bx;\r\n\r\ntri1 devclrn;\r\ntri1 devpor;\r\ntri1 devoe;\r\nwire \\A~combout ;\r\nwire \\B~combout ;\r\nwire \\emago~combout ;\r\n\r\n\r\n// Location: PIN_F3,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\A~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\A~combout ),\r\n\t.padio(A));\r\n// synopsys translate_off\r\ndefparam \\A~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_E2,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\B~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\B~combout ),\r\n\t.padio(B));\r\n// synopsys translate_off\r\ndefparam \\B~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: LC_X2_Y2_N5\r\nmaxv_lcell emago(\r\n// Equation(s):\r\n// \\emago~combout  = ((\\A~combout  & ((\\B~combout ))))\r\n\r\n\t.clk(gnd),\r\n\t.dataa(vcc),\r\n\t.datab(\\A~combout ),\r\n\t.datac(vcc),\r\n\t.datad(\\B~combout ),\r\n\t.aclr(gnd),\r\n\t.aload(gnd),\r\n\t.sclr(gnd),\r\n\t.sload(gnd),\r\n\t.ena(vcc),\r\n\t.cin(gnd),\r\n\t.cin0(gnd),\r\n\t.cin1(vcc),\r\n\t.inverta(gnd),\r\n\t.regcascin(gnd),\r\n\t.devclrn(devclrn),\r\n\t.devpor(devpor),\r\n\t.combout(\\emago~combout ),\r\n\t.regout(),\r\n\t.cout(),\r\n\t.cout0(),\r\n\t.cout1());\r\n// synopsys translate_off\r\ndefparam emago.lut_mask = \"cc00\";\r\ndefparam emago.operation_mode = \"normal\";\r\ndefparam emago.output_mode = \"comb_only\";\r\ndefparam emago.register_cascade_mode = \"off\";\r\ndefparam emago.sum_lutc_input = \"datac\";\r\ndefparam emago.synch_mode = \"off\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_F8,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: 16mA\r\nmaxv_io \\C~I (\r\n\t.datain(\\emago~combout ),\r\n\t.oe(vcc),\r\n\t.combout(),\r\n\t.padio(C));\r\n// synopsys translate_off\r\ndefparam \\C~I .operation_mode = \"output\";\r\n// synopsys translate_on\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/simulation/questa/and_gate.vo b/gate-level-modeling/emago/and_gate/simulation/questa/and_gate.vo
--- a/gate-level-modeling/emago/and_gate/simulation/questa/and_gate.vo	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/simulation/questa/and_gate.vo	(date 1751260699586)
@@ -17,7 +17,7 @@
 // PROGRAM "Quartus Prime"
 // VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"
 
-// DATE "06/25/2025 12:33:23"
+// DATE "06/30/2025 13:18:19"
 
 // 
 // Device: Altera 5M40ZM64C4 Package MBGA64
Index: gate-level-modeling/emago/xnor_gate/simulation/questa/xnor_gate.vo
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>// Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n// Your use of Altera Corporation's design tools, logic functions \r\n// and other software and tools, and any partner logic \r\n// functions, and any output files from any of the foregoing \r\n// (including device programming or simulation files), and any \r\n// associated documentation or information are expressly subject \r\n// to the terms and conditions of the Altera Program License \r\n// Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n// the Altera IP License Agreement, or other applicable license\r\n// agreement, including, without limitation, that your use is for\r\n// the sole purpose of programming logic devices manufactured by\r\n// Altera and sold by Altera or its authorized distributors.  Please\r\n// refer to the Altera Software License Subscription Agreements \r\n// on the Quartus Prime software download page.\r\n\r\n// VENDOR \"Altera\"\r\n// PROGRAM \"Quartus Prime\"\r\n// VERSION \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\"\r\n\r\n// DATE \"06/25/2025 12:57:24\"\r\n\r\n// \r\n// Device: Altera 5M40ZM64C4 Package MBGA64\r\n// \r\n\r\n// \r\n// This Verilog file should be used for Questa Intel FPGA (Verilog) only\r\n// \r\n\r\n`timescale 1 ps/ 1 ps\r\n\r\nmodule xnor_gate (\r\n\tA,\r\n\tB,\r\n\tC);\r\ninput \tA;\r\ninput \tB;\r\noutput \tC;\r\n\r\n// Design Ports Information\r\n\r\n\r\nwire gnd;\r\nwire vcc;\r\nwire unknown;\r\n\r\nassign gnd = 1'b0;\r\nassign vcc = 1'b1;\r\nassign unknown = 1'bx;\r\n\r\ntri1 devclrn;\r\ntri1 devpor;\r\ntri1 devoe;\r\nwire \\A~combout ;\r\nwire \\B~combout ;\r\nwire \\emago~combout ;\r\n\r\n\r\n// Location: PIN_F3,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\A~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\A~combout ),\r\n\t.padio(A));\r\n// synopsys translate_off\r\ndefparam \\A~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_E2,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\B~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\B~combout ),\r\n\t.padio(B));\r\n// synopsys translate_off\r\ndefparam \\B~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: LC_X2_Y2_N5\r\nmaxv_lcell emago(\r\n// Equation(s):\r\n// \\emago~combout  = (\\A~combout  $ (((\\B~combout ))))\r\n\r\n\t.clk(gnd),\r\n\t.dataa(vcc),\r\n\t.datab(\\A~combout ),\r\n\t.datac(vcc),\r\n\t.datad(\\B~combout ),\r\n\t.aclr(gnd),\r\n\t.aload(gnd),\r\n\t.sclr(gnd),\r\n\t.sload(gnd),\r\n\t.ena(vcc),\r\n\t.cin(gnd),\r\n\t.cin0(gnd),\r\n\t.cin1(vcc),\r\n\t.inverta(gnd),\r\n\t.regcascin(gnd),\r\n\t.devclrn(devclrn),\r\n\t.devpor(devpor),\r\n\t.combout(\\emago~combout ),\r\n\t.regout(),\r\n\t.cout(),\r\n\t.cout0(),\r\n\t.cout1());\r\n// synopsys translate_off\r\ndefparam emago.lut_mask = \"33cc\";\r\ndefparam emago.operation_mode = \"normal\";\r\ndefparam emago.output_mode = \"comb_only\";\r\ndefparam emago.register_cascade_mode = \"off\";\r\ndefparam emago.sum_lutc_input = \"datac\";\r\ndefparam emago.synch_mode = \"off\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_F8,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: 16mA\r\nmaxv_io \\C~I (\r\n\t.datain(!\\emago~combout ),\r\n\t.oe(vcc),\r\n\t.combout(),\r\n\t.padio(C));\r\n// synopsys translate_off\r\ndefparam \\C~I .operation_mode = \"output\";\r\n// synopsys translate_on\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/simulation/questa/xnor_gate.vo b/gate-level-modeling/emago/xnor_gate/simulation/questa/xnor_gate.vo
--- a/gate-level-modeling/emago/xnor_gate/simulation/questa/xnor_gate.vo	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/simulation/questa/xnor_gate.vo	(date 1751261985340)
@@ -17,7 +17,7 @@
 // PROGRAM "Quartus Prime"
 // VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"
 
-// DATE "06/25/2025 12:57:24"
+// DATE "06/30/2025 13:39:45"
 
 // 
 // Device: Altera 5M40ZM64C4 Package MBGA64
Index: gate-level-modeling/emago/and_gate/db/and_gate.tmw_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>start_full_compilation:s:00:00:20\r\nstart_analysis_synthesis:s:00:00:12-start_full_compilation\r\nstart_analysis_elaboration:s-start_full_compilation\r\nstart_fitter:s:00:00:02-start_full_compilation\r\nstart_assembler:s:00:00:02-start_full_compilation\r\nstart_timing_analyzer:s:00:00:02-start_full_compilation\r\nstart_eda_netlist_writer:s:00:00:02-start_full_compilation\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.tmw_info b/gate-level-modeling/emago/and_gate/db/and_gate.tmw_info
--- a/gate-level-modeling/emago/and_gate/db/and_gate.tmw_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.tmw_info	(date 1751260928732)
@@ -1,7 +1,7 @@
-start_full_compilation:s:00:00:20
+start_full_compilation:s:00:00:21
 start_analysis_synthesis:s:00:00:12-start_full_compilation
 start_analysis_elaboration:s-start_full_compilation
-start_fitter:s:00:00:02-start_full_compilation
+start_fitter:s:00:00:03-start_full_compilation
 start_assembler:s:00:00:02-start_full_compilation
 start_timing_analyzer:s:00:00:02-start_full_compilation
 start_eda_netlist_writer:s:00:00:02-start_full_compilation
Index: gate-level-modeling/emago/not_gate/db/not_gate.sta.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750828167187 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Timing Analyzer Quartus Prime \" \"Running Quartus Prime Timing Analyzer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750828167188 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 13:09:26 2025 \" \"Processing started: Wed Jun 25 13:09:26 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828167188 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750828167188 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_sta not_gate -c not_gate \" \"Command: quartus_sta not_gate -c not_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750828167188 \"\"}\r\n{ \"Info\" \"0\" \"\" \"qsta_default_script.tcl version: #1\" {  } {  } 0 0 \"qsta_default_script.tcl version: #1\" 0 0 \"Timing Analyzer\" 0 0 1750828167368 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Timing Analyzer\" 0 -1 1750828167526 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Timing Analyzer\" 0 -1 1750828167526 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_STARTED\" \"\" \"Started post-fitting delay annotation\" {  } {  } 0 334003 \"Started post-fitting delay annotation\" 0 0 \"Timing Analyzer\" 0 -1 1750828167613 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_COMPLETED\" \"\" \"Delay annotation completed successfully\" {  } {  } 0 334004 \"Delay annotation completed successfully\" 0 0 \"Timing Analyzer\" 0 -1 1750828167633 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"not_gate.sdc \" \"Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Timing Analyzer\" 0 -1 1750828167662 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_DERIVING\" \"base clocks \\\"derive_clocks -period 1.0\\\" \" \"No user constrained base clocks found in the design. Calling \\\"derive_clocks -period 1.0\\\"\" {  } {  } 0 332142 \"No user constrained %1!s! found in the design. Calling %2!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750828167663 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Timing Analyzer\" 0 -1 1750828167663 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Timing Analyzer\" 0 -1 1750828167663 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" {  } {  } 0 0 \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" 0 0 \"Timing Analyzer\" 0 0 1750828167664 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Timing Analyzer\" 0 -1 1750828167677 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"fmax \" \"No fmax paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750828167683 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" {  } {  } 0 0 \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" 0 0 \"Timing Analyzer\" 0 0 1750828167687 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Setup \" \"No Setup paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750828167691 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Hold \" \"No Hold paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750828167695 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Recovery \" \"No Recovery paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750828167700 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Removal \" \"No Removal paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750828167705 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Minimum Pulse Width \" \"No Minimum Pulse Width paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750828167708 \"\"}\r\n{ \"Info\" \"ISTA_METASTABILITY_REPORT_DISABLED\" \"\" \"The selected device family is not supported by the report_metastability command.\" {  } {  } 0 332001 \"The selected device family is not supported by the report_metastability command.\" 0 0 \"Timing Analyzer\" 0 -1 1750828167710 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"setup \" \"Design is not fully constrained for setup requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750828167722 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"hold \" \"Design is not fully constrained for hold requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750828167722 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Timing Analyzer 0 s 3 s Quartus Prime \" \"Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4697 \" \"Peak virtual memory: 4697 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750828167765 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 13:09:27 2025 \" \"Processing ended: Wed Jun 25 13:09:27 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828167765 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828167765 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750828167765 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750828167765 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.sta.qmsg b/gate-level-modeling/emago/not_gate/db/not_gate.sta.qmsg
--- a/gate-level-modeling/emago/not_gate/db/not_gate.sta.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.sta.qmsg	(date 1751261546667)
@@ -1,25 +1,25 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750828167187 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750828167188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 13:09:26 2025 " "Processing started: Wed Jun 25 13:09:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750828167188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750828167188 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta not_gate -c not_gate " "Command: quartus_sta not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750828167188 ""}
-{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750828167368 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750828167526 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750828167526 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750828167613 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750828167633 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "not_gate.sdc " "Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750828167662 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750828167663 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1750828167663 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1750828167663 ""}
-{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750828167664 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1750828167677 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750828167683 ""}
-{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750828167687 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750828167691 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750828167695 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750828167700 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750828167705 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750828167708 ""}
-{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750828167710 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750828167722 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750828167722 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750828167765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 13:09:27 2025 " "Processing ended: Wed Jun 25 13:09:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750828167765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750828167765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750828167765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750828167765 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261546065 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261546065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:32:25 2025 " "Processing started: Mon Jun 30 13:32:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261546065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261546065 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta not_gate -c not_gate " "Command: quartus_sta not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261546066 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751261546241 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751261546401 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751261546401 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751261546487 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751261546507 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "not_gate.sdc " "Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751261546539 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751261546540 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1751261546541 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1751261546541 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751261546542 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1751261546553 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261546559 ""}
+{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751261546562 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261546568 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261546572 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261546576 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261546581 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261546584 ""}
+{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1751261546586 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261546600 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261546600 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261546647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:32:26 2025 " "Processing ended: Mon Jun 30 13:32:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261546647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261546647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261546647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751261546647 ""}
Index: gate-level-modeling/emago/xnor_gate/incremental_db/compiled_partitions/xnor_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:57:14 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/incremental_db/compiled_partitions/xnor_gate.db_info b/gate-level-modeling/emago/xnor_gate/incremental_db/compiled_partitions/xnor_gate.db_info
--- a/gate-level-modeling/emago/xnor_gate/incremental_db/compiled_partitions/xnor_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/incremental_db/compiled_partitions/xnor_gate.db_info	(date 1751261976747)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:57:14 2025
+Creation_Time = Mon Jun 30 13:39:36 2025
Index: gate-level-modeling/emago/not_gate/db/not_gate.tmw_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>start_full_compilation:s:00:00:22\r\nstart_analysis_synthesis:s:00:00:13-start_full_compilation\r\nstart_analysis_elaboration:s-start_full_compilation\r\nstart_fitter:s:00:00:03-start_full_compilation\r\nstart_assembler:s:00:00:02-start_full_compilation\r\nstart_timing_analyzer:s:00:00:02-start_full_compilation\r\nstart_eda_netlist_writer:s:00:00:02-start_full_compilation\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.tmw_info b/gate-level-modeling/emago/not_gate/db/not_gate.tmw_info
--- a/gate-level-modeling/emago/not_gate/db/not_gate.tmw_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.tmw_info	(date 1751261624527)
@@ -1,7 +1,7 @@
 start_full_compilation:s:00:00:22
-start_analysis_synthesis:s:00:00:13-start_full_compilation
+start_analysis_synthesis:s:00:00:12-start_full_compilation
 start_analysis_elaboration:s-start_full_compilation
 start_fitter:s:00:00:03-start_full_compilation
 start_assembler:s:00:00:02-start_full_compilation
 start_timing_analyzer:s:00:00:02-start_full_compilation
-start_eda_netlist_writer:s:00:00:02-start_full_compilation
+start_eda_netlist_writer:s:00:00:03-start_full_compilation
Index: gate-level-modeling/emago/and_gate/db/and_gate.eda.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826003144 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"EDA Netlist Writer Quartus Prime \" \"Running Quartus Prime EDA Netlist Writer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826003145 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:33:23 2025 \" \"Processing started: Wed Jun 25 12:33:23 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826003145 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826003145 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate \" \"Command: quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826003145 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826003675 \"\"}\r\n{ \"Info\" \"IWSC_DONE_HDL_GENERATION\" \"and_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/ simulation \" \"Generated file and_gate.vo in folder \\\"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/\\\" for EDA simulation tool\" {  } {  } 0 204019 \"Generated file %1!s! in folder \\\"%2!s!\\\" for EDA %3!s! tool\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826003728 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"EDA Netlist Writer 0 s 1  Quartus Prime \" \"Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4641 \" \"Peak virtual memory: 4641 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826003759 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:33:23 2025 \" \"Processing ended: Wed Jun 25 12:33:23 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826003759 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826003759 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826003759 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826003759 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.eda.qmsg b/gate-level-modeling/emago/and_gate/db/and_gate.eda.qmsg
--- a/gate-level-modeling/emago/and_gate/db/and_gate.eda.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.eda.qmsg	(date 1751260699626)
@@ -1,6 +1,6 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826003144 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826003145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:33:23 2025 " "Processing started: Wed Jun 25 12:33:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826003145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826003145 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826003145 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750826003675 ""}
-{ "Info" "IWSC_DONE_HDL_GENERATION" "and_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/ simulation " "Generated file and_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750826003728 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826003759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:33:23 2025 " "Processing ended: Wed Jun 25 12:33:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826003759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826003759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826003759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826003759 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260698983 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260698984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:18:18 2025 " "Processing started: Mon Jun 30 13:18:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260698984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751260698984 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751260698984 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1751260699538 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "and_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/ simulation " "Generated file and_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751260699587 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260699615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:18:19 2025 " "Processing ended: Mon Jun 30 13:18:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260699615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260699615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260699615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751260699615 ""}
Index: gate-level-modeling/emago/and_gate/db/and_gate.fit.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Fitter\" 0 -1 1750825997177 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Fitter\" 0 -1 1750825997178 \"\"}\r\n{ \"Info\" \"IMPP_MPP_AUTO_ASSIGNED_DEVICE\" \"and_gate 5M40ZM64C4 \" \"Automatically selected device 5M40ZM64C4 for design and_gate\" {  } {  } 0 119004 \"Automatically selected device %2!s! for design %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997248 \"\"}\r\n{ \"Info\" \"IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON\" \"\" \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" {  } {  } 0 171003 \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" 0 0 \"Fitter\" 0 -1 1750825997312 \"\"}\r\n{ \"Warning\" \"WCPT_FEATURE_DISABLED_POST\" \"LogicLock \" \"Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" {  } {  } 0 292013 \"Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" 0 0 \"Fitter\" 0 -1 1750825997318 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED\" \"\" \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" { { \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB\" \"5M80ZM64C4 \" \"Device 5M80ZM64C4 is compatible\" {  } {  } 2 176445 \"Device %1!s! is compatible\" 0 0 \"Design Software\" 0 -1 1750825997433 \"\"}  } {  } 2 176444 \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" 0 0 \"Fitter\" 0 -1 1750825997433 \"\"}\r\n{ \"Critical Warning\" \"WFIOMGR_PINS_MISSING_LOCATION_INFO\" \"3 3 \" \"No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" {  } {  } 1 169085 \"No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" 0 0 \"Fitter\" 0 -1 1750825997440 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"and_gate.sdc \" \"Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Fitter\" 0 -1 1750825997462 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG\" \"base clocks \" \"No user constrained base clocks found in the design\" {  } {  } 0 332144 \"No user constrained %1!s! found in the design\" 0 0 \"Fitter\" 0 -1 1750825997463 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Fitter\" 0 -1 1750825997463 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750825997464 \"\"}\r\n{ \"Info\" \"ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS\" \"\" \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" { { \"Info\" \"ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT\" \"\" \"Assuming a default timing requirement\" {  } {  } 0 332127 \"Assuming a default timing requirement\" 0 0 \"Design Software\" 0 -1 1750825997465 \"\"}  } {  } 0 332128 \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" 0 0 \"Fitter\" 0 -1 1750825997465 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Fitter\" 0 -1 1750825997466 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750825997466 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_REG_LOCATION_PROCESSING\" \"\" \"Performing register packing on registers with non-logic cell location assignments\" {  } {  } 1 176273 \"Performing register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750825997466 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING\" \"\" \"Completed register packing on registers with non-logic cell location assignments\" {  } {  } 1 176274 \"Completed register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750825997467 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"User Assigned Global Signals Promotion Operation \" \"Completed User Assigned Global Signals Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997469 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"Auto Global Promotion Operation \" \"Completed Auto Global Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997470 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO\" \"\" \"Starting register packing\" {  } {  } 0 176234 \"Starting register packing\" 0 0 \"Fitter\" 0 -1 1750825997471 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_LUT_PACKING\" \"\" \"Moving registers into LUTs to improve timing and density\" {  } {  } 1 176244 \"Moving registers into LUTs to improve timing and density\" 1 0 \"Fitter\" 0 -1 1750825997482 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_HEADER\" \"\" \"Started processing fast register assignments\" {  } {  } 0 186468 \"Started processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750825997503 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER\" \"\" \"Finished processing fast register assignments\" {  } {  } 0 186469 \"Finished processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750825997504 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_LUT_PACKING\" \"00:00:00 \" \"Finished moving registers into LUTs: elapsed time is 00:00:00\" {  } {  } 1 176245 \"Finished moving registers into LUTs: elapsed time is %1!s!\" 1 0 \"Fitter\" 0 -1 1750825997504 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO\" \"\" \"Finished register packing\" {  } {  } 0 176235 \"Finished register packing\" 0 0 \"Fitter\" 0 -1 1750825997504 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement \" \"Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS\" \"3 unused 3.3V 2 1 0 \" \"Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\" { { \"Info\" \"IFSAC_FSAC_IO_STDS_IN_IOC_GROUP\" \"3.3-V LVTTL. \" \"I/O standards used: 3.3-V LVTTL.\" {  } {  } 0 176212 \"I/O standards used: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825997504 \"\"}  } {  } 0 176211 \"Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)\" 0 0 \"Design Software\" 0 -1 1750825997504 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997504 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT\" \"before \" \"I/O bank details before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O banks \" \"Statistics of I/O banks\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"1 does not use undetermined 0 17 \" \"I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750825997504 \"\"} { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"2 does not use undetermined 0 13 \" \"I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750825997504 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Design Software\" 0 -1 1750825997504 \"\"}  } {  } 0 176215 \"I/O bank details %1!s! I/O pin placement\" 0 0 \"Fitter\" 0 -1 1750825997504 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_PREPARATION_END\" \"00:00:00 \" \"Fitter preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 171121 \"Fitter preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997508 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_FAMILY_APL_ERROR\" \"\" \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" {  } {  } 0 14896 \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" 0 0 \"Fitter\" 0 -1 1750825997512 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START\" \"\" \"Fitter placement preparation operations beginning\" {  } {  } 0 170189 \"Fitter placement preparation operations beginning\" 0 0 \"Fitter\" 0 -1 1750825997617 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END\" \"00:00:00 \" \"Fitter placement preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 170190 \"Fitter placement preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997644 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START\" \"\" \"Fitter placement operations beginning\" {  } {  } 0 170191 \"Fitter placement operations beginning\" 0 0 \"Fitter\" 0 -1 1750825997646 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH\" \"\" \"Fitter placement was successful\" {  } {  } 0 170137 \"Fitter placement was successful\" 0 0 \"Fitter\" 0 -1 1750825997726 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END\" \"00:00:00 \" \"Fitter placement operations ending: elapsed time is 00:00:00\" {  } {  } 0 170192 \"Fitter placement operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997726 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_START\" \"\" \"Fitter routing operations beginning\" {  } {  } 0 170193 \"Fitter routing operations beginning\" 0 0 \"Fitter\" 0 -1 1750825997748 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE\" \"0 \" \"Router estimated average interconnect usage is 0% of the available device resources\" { { \"Info\" \"IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION\" \"0 X0_Y0 X8_Y5 \" \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\" {  } { { \"loc\" \"\" { Generic \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/\" { { 1 { 0 \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\"} { { 12 { 0 \"\"} 0 0 9 6 }  }  }  }  } }  } 0 170196 \"Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!\" 0 0 \"Design Software\" 0 -1 1750825997831 \"\"}  } {  } 0 170195 \"Router estimated average interconnect usage is %1!d!%% of the available device resources\" 0 0 \"Fitter\" 0 -1 1750825997831 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED\" \"\" \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" { { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY\" \"\" \"Optimizations that may affect the design's routability were skipped\" {  } {  } 0 170201 \"Optimizations that may affect the design's routability were skipped\" 0 0 \"Design Software\" 0 -1 1750825997858 \"\"} { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING\" \"\" \"Optimizations that may affect the design's timing were skipped\" {  } {  } 0 170200 \"Optimizations that may affect the design's timing were skipped\" 0 0 \"Design Software\" 0 -1 1750825997858 \"\"}  } {  } 0 170199 \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" 0 0 \"Fitter\" 0 -1 1750825997858 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_END\" \"00:00:00 \" \"Fitter routing operations ending: elapsed time is 00:00:00\" {  } {  } 0 170194 \"Fitter routing operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997858 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_TIMING_ANALYSIS_TIME\" \"the Fitter 0.10 \" \"Total time spent on timing analysis during the Fitter is 0.10 seconds.\" {  } {  } 0 11888 \"Total time spent on timing analysis during %1!s! is %2!s! seconds.\" 0 0 \"Fitter\" 0 -1 1750825997866 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_POST_OPERATION_END\" \"00:00:00 \" \"Fitter post-fit operations ending: elapsed time is 00:00:00\" {  } {  } 0 11218 \"Fitter post-fit operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997878 \"\"}\r\n{ \"Warning\" \"WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT\" \"As output driving ground \" \"The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\" {  } {  } 0 169174 \"The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'.\" 0 0 \"Fitter\" 0 -1 1750825997884 \"\"}\r\n{ \"Info\" \"IRDB_WROTE_SUPPRESSED_MSGS\" \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg \" \"Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg\" {  } {  } 0 144001 \"Generated suppressed messages file %1!s!\" 0 0 \"Fitter\" 0 -1 1750825997931 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Fitter 0 s 7 s Quartus Prime \" \"Quartus Prime Fitter was successful. 0 errors, 7 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"5901 \" \"Peak virtual memory: 5901 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825997958 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:33:17 2025 \" \"Processing ended: Wed Jun 25 12:33:17 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825997958 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825997958 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:02 \" \"Total CPU time (on all processors): 00:00:02\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825997958 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Fitter\" 0 -1 1750825997958 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.fit.qmsg b/gate-level-modeling/emago/and_gate/db/and_gate.fit.qmsg
--- a/gate-level-modeling/emago/and_gate/db/and_gate.fit.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.fit.qmsg	(date 1751260693580)
@@ -1,42 +1,42 @@
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750825997177 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750825997178 ""}
-{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "and_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design and_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750825997248 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750825997312 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750825997318 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750825997433 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750825997433 ""}
-{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750825997440 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "and_gate.sdc " "Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750825997462 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750825997463 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750825997463 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750825997464 ""}
-{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750825997465 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750825997465 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1750825997466 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750825997466 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750825997466 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750825997467 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750825997469 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750825997470 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750825997471 ""}
-{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750825997482 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750825997503 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750825997504 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750825997504 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750825997504 ""}
-{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750825997504 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750825997504 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750825997504 ""}
-{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750825997504 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750825997504 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750825997504 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750825997504 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825997508 ""}
-{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750825997512 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750825997617 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825997644 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750825997646 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750825997726 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825997726 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750825997748 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750825997831 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750825997831 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750825997858 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1750825997858 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750825997858 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825997858 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750825997866 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825997878 ""}
-{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750825997884 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750825997931 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825997958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:33:17 2025 " "Processing ended: Wed Jun 25 12:33:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825997958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825997958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825997958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750825997958 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751260692616 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751260692617 ""}
+{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "and_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design and_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1751260692698 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751260692790 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751260692796 ""}
+{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751260692946 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751260692946 ""}
+{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751260692954 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "and_gate.sdc " "Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751260692982 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751260692983 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1751260692983 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751260692984 ""}
+{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751260692985 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751260692985 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1751260692985 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751260692985 ""}
+{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751260692986 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751260692986 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751260692988 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751260692988 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1751260692988 ""}
+{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1751260692999 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1751260693024 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1751260693025 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1751260693025 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751260693025 ""}
+{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751260693025 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751260693025 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751260693025 ""}
+{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751260693026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751260693026 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751260693026 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751260693026 ""}
+{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260693030 ""}
+{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751260693034 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751260693143 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260693173 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751260693175 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751260693287 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260693287 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751260693311 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751260693405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751260693405 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751260693427 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1751260693427 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751260693427 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260693428 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751260693437 ""}
+{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260693451 ""}
+{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1751260693457 ""}
+{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751260693503 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260693529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:18:13 2025 " "Processing ended: Mon Jun 30 13:18:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260693529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260693529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260693529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751260693529 ""}
Index: gate-level-modeling/emago/nand_gate/nand_gate.qsf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:43:54  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Notes:\r\n#\r\n# 1) The default values for assignments are stored in the file:\r\n#\t\tnand_gate_assignment_defaults.qdf\r\n#    If this file doesn't exist, see file:\r\n#\t\tassignment_defaults.qdf\r\n#\r\n# 2) Intel recommends that you do not modify this file. This\r\n#    file is updated automatically by the Quartus Prime software\r\n#    and any changes you make may be lost or overwritten.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\n\r\nset_global_assignment -name FAMILY \"MAX V\"\r\nset_global_assignment -name DEVICE auto\r\nset_global_assignment -name TOP_LEVEL_ENTITY nand_gate\r\nset_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0\r\nset_global_assignment -name PROJECT_CREATION_TIME_DATE \"12:43:54  JUNE 25, 2025\"\r\nset_global_assignment -name LAST_QUARTUS_VERSION \"24.1std.0 Lite Edition\"\r\nset_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files\r\nset_global_assignment -name EDA_SIMULATION_TOOL \"Questa Intel FPGA (Verilog)\"\r\nset_global_assignment -name EDA_TIME_SCALE \"1 ps\" -section_id eda_simulation\r\nset_global_assignment -name EDA_OUTPUT_DATA_FORMAT \"VERILOG HDL\" -section_id eda_simulation\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan\r\nset_global_assignment -name VERILOG_FILE nand_gate.v
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/nand_gate.qsf b/gate-level-modeling/emago/nand_gate/nand_gate.qsf
--- a/gate-level-modeling/emago/nand_gate/nand_gate.qsf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/nand_gate.qsf	(date 1751261019459)
@@ -19,7 +19,7 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:43:54  June 25, 2025
+# Date created = 13:22:33  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 #
@@ -41,7 +41,7 @@
 set_global_assignment -name DEVICE auto
 set_global_assignment -name TOP_LEVEL_ENTITY nand_gate
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
-set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:43:54  JUNE 25, 2025"
+set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:22:33  JUNE 30, 2025"
 set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
 set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.asm.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827438196 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Assembler Quartus Prime \" \"Running Quartus Prime Assembler\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827438197 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:57:18 2025 \" \"Processing started: Wed Jun 25 12:57:18 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827438197 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Assembler\" 0 -1 1750827438197 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate \" \"Command: quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Assembler\" 0 -1 1750827438197 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Assembler\" 0 -1 1750827440031 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_POWER_DATA\" \"\" \"Writing out detailed assembly data for power analysis\" {  } {  } 0 115031 \"Writing out detailed assembly data for power analysis\" 0 0 \"Assembler\" 0 -1 1750827440049 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_PROGRAMMING_FILES\" \"\" \"Assembler is generating device programming files\" {  } {  } 0 115030 \"Assembler is generating device programming files\" 0 0 \"Assembler\" 0 -1 1750827440052 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Assembler 0 s 1  Quartus Prime \" \"Quartus Prime Assembler was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4686 \" \"Peak virtual memory: 4686 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827440208 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:57:20 2025 \" \"Processing ended: Wed Jun 25 12:57:20 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827440208 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:02 \" \"Elapsed time: 00:00:02\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827440208 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827440208 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Assembler\" 0 -1 1750827440208 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.asm.qmsg b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.asm.qmsg
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.asm.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.asm.qmsg	(date 1751261981440)
@@ -1,7 +1,7 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827438196 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827438197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:57:18 2025 " "Processing started: Wed Jun 25 12:57:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827438197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750827438197 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750827438197 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750827440031 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750827440049 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750827440052 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827440208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:57:20 2025 " "Processing ended: Wed Jun 25 12:57:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827440208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827440208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827440208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750827440208 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261980862 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261980863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:39:40 2025 " "Processing started: Mon Jun 30 13:39:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261980863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751261980863 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751261980863 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751261981240 ""}
+{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751261981261 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751261981265 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261981421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:39:41 2025 " "Processing ended: Mon Jun 30 13:39:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261981421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261981421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261981421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751261981421 ""}
Index: gate-level-modeling/emago/and_gate/db/and_gate.asm.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750825999204 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Assembler Quartus Prime \" \"Running Quartus Prime Assembler\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750825999205 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:33:19 2025 \" \"Processing started: Wed Jun 25 12:33:19 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825999205 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Assembler\" 0 -1 1750825999205 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate \" \"Command: quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Assembler\" 0 -1 1750825999205 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Assembler\" 0 -1 1750825999580 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_POWER_DATA\" \"\" \"Writing out detailed assembly data for power analysis\" {  } {  } 0 115031 \"Writing out detailed assembly data for power analysis\" 0 0 \"Assembler\" 0 -1 1750825999598 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_PROGRAMMING_FILES\" \"\" \"Assembler is generating device programming files\" {  } {  } 0 115030 \"Assembler is generating device programming files\" 0 0 \"Assembler\" 0 -1 1750825999601 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Assembler 0 s 1  Quartus Prime \" \"Quartus Prime Assembler was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4686 \" \"Peak virtual memory: 4686 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825999756 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:33:19 2025 \" \"Processing ended: Wed Jun 25 12:33:19 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825999756 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825999756 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825999756 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Assembler\" 0 -1 1750825999756 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.asm.qmsg b/gate-level-modeling/emago/and_gate/db/and_gate.asm.qmsg
--- a/gate-level-modeling/emago/and_gate/db/and_gate.asm.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.asm.qmsg	(date 1751260695460)
@@ -1,7 +1,7 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750825999204 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750825999205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:33:19 2025 " "Processing started: Wed Jun 25 12:33:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750825999205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750825999205 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750825999205 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750825999580 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750825999598 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750825999601 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825999756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:33:19 2025 " "Processing ended: Wed Jun 25 12:33:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825999756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825999756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825999756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750825999756 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260694832 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260694832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:18:14 2025 " "Processing started: Mon Jun 30 13:18:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260694832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751260694832 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751260694832 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751260695260 ""}
+{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751260695284 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751260695289 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260695438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:18:15 2025 " "Processing ended: Mon Jun 30 13:18:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260695438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260695438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260695438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751260695438 ""}
Index: gate-level-modeling/emago/and_gate/db/and_gate.sta.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826001375 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Timing Analyzer Quartus Prime \" \"Running Quartus Prime Timing Analyzer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826001376 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:33:20 2025 \" \"Processing started: Wed Jun 25 12:33:20 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826001376 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826001376 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_sta and_gate -c and_gate \" \"Command: quartus_sta and_gate -c and_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826001376 \"\"}\r\n{ \"Info\" \"0\" \"\" \"qsta_default_script.tcl version: #1\" {  } {  } 0 0 \"qsta_default_script.tcl version: #1\" 0 0 \"Timing Analyzer\" 0 0 1750826001568 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Timing Analyzer\" 0 -1 1750826001744 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Timing Analyzer\" 0 -1 1750826001744 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_STARTED\" \"\" \"Started post-fitting delay annotation\" {  } {  } 0 334003 \"Started post-fitting delay annotation\" 0 0 \"Timing Analyzer\" 0 -1 1750826001829 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_COMPLETED\" \"\" \"Delay annotation completed successfully\" {  } {  } 0 334004 \"Delay annotation completed successfully\" 0 0 \"Timing Analyzer\" 0 -1 1750826001852 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"and_gate.sdc \" \"Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Timing Analyzer\" 0 -1 1750826001881 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_DERIVING\" \"base clocks \\\"derive_clocks -period 1.0\\\" \" \"No user constrained base clocks found in the design. Calling \\\"derive_clocks -period 1.0\\\"\" {  } {  } 0 332142 \"No user constrained %1!s! found in the design. Calling %2!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826001882 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Timing Analyzer\" 0 -1 1750826001882 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Timing Analyzer\" 0 -1 1750826001882 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" {  } {  } 0 0 \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" 0 0 \"Timing Analyzer\" 0 0 1750826001883 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826001889 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"fmax \" \"No fmax paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826001894 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" {  } {  } 0 0 \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" 0 0 \"Timing Analyzer\" 0 0 1750826001897 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Setup \" \"No Setup paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826001900 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Hold \" \"No Hold paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826001903 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Recovery \" \"No Recovery paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826001906 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Removal \" \"No Removal paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826001909 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Minimum Pulse Width \" \"No Minimum Pulse Width paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826001911 \"\"}\r\n{ \"Info\" \"ISTA_METASTABILITY_REPORT_DISABLED\" \"\" \"The selected device family is not supported by the report_metastability command.\" {  } {  } 0 332001 \"The selected device family is not supported by the report_metastability command.\" 0 0 \"Timing Analyzer\" 0 -1 1750826001913 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"setup \" \"Design is not fully constrained for setup requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750826001922 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"hold \" \"Design is not fully constrained for hold requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750826001922 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Timing Analyzer 0 s 3 s Quartus Prime \" \"Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4697 \" \"Peak virtual memory: 4697 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826001966 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:33:21 2025 \" \"Processing ended: Wed Jun 25 12:33:21 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826001966 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826001966 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826001966 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826001966 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.sta.qmsg b/gate-level-modeling/emago/and_gate/db/and_gate.sta.qmsg
--- a/gate-level-modeling/emago/and_gate/db/and_gate.sta.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.sta.qmsg	(date 1751260697797)
@@ -1,25 +1,25 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826001375 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826001376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:33:20 2025 " "Processing started: Wed Jun 25 12:33:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826001376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750826001376 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta and_gate -c and_gate " "Command: quartus_sta and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750826001376 ""}
-{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750826001568 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750826001744 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750826001744 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750826001829 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750826001852 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "and_gate.sdc " "Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750826001881 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750826001882 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1750826001882 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1750826001882 ""}
-{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750826001883 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1750826001889 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826001894 ""}
-{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750826001897 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826001900 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826001903 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826001906 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826001909 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826001911 ""}
-{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750826001913 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750826001922 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750826001922 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826001966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:33:21 2025 " "Processing ended: Wed Jun 25 12:33:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826001966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826001966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826001966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750826001966 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260697102 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260697103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:18:16 2025 " "Processing started: Mon Jun 30 13:18:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260697103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751260697103 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta and_gate -c and_gate " "Command: quartus_sta and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751260697103 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751260697303 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751260697483 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751260697483 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751260697593 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751260697617 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "and_gate.sdc " "Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751260697660 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751260697660 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1751260697661 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1751260697661 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751260697662 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1751260697673 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260697679 ""}
+{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751260697683 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260697691 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260697695 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260697700 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260697706 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260697709 ""}
+{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1751260697711 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751260697725 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751260697725 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260697774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:18:17 2025 " "Processing ended: Mon Jun 30 13:18:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260697774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260697774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260697774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751260697774 ""}
Index: gate-level-modeling/emago/nand_gate/nand_gate.qpf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:43:54  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\nQUARTUS_VERSION = \"24.1\"\r\nDATE = \"12:43:54  June 25, 2025\"\r\n\r\n# Revisions\r\n\r\nPROJECT_REVISION = \"nand_gate\"\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/nand_gate.qpf b/gate-level-modeling/emago/nand_gate/nand_gate.qpf
--- a/gate-level-modeling/emago/nand_gate/nand_gate.qpf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/nand_gate.qpf	(date 1751260953757)
@@ -19,12 +19,12 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:43:54  June 25, 2025
+# Date created = 13:22:33  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 
 QUARTUS_VERSION = "24.1"
-DATE = "12:43:54  June 25, 2025"
+DATE = "13:22:33  June 30, 2025"
 
 # Revisions
 
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.asm.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Assembler report for nand_gate\r\nWed Jun 25 12:48:04 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Assembler Summary\r\n  3. Assembler Settings\r\n  4. Assembler Generated Files\r\n  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.pof\r\n  6. Assembler Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------+\r\n; Assembler Summary                                             ;\r\n+-----------------------+---------------------------------------+\r\n; Assembler Status      ; Successful - Wed Jun 25 12:48:04 2025 ;\r\n; Revision Name         ; nand_gate                             ;\r\n; Top-level Entity Name ; nand_gate                             ;\r\n; Family                ; MAX V                                 ;\r\n; Device                ; 5M40ZM64C4                            ;\r\n+-----------------------+---------------------------------------+\r\n\r\n\r\n+----------------------------------+\r\n; Assembler Settings               ;\r\n+--------+---------+---------------+\r\n; Option ; Setting ; Default Value ;\r\n+--------+---------+---------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Generated Files                                                                                          ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; File Name                                                                                                          ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.pof ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.pof ;\r\n+----------------+-----------------------------------------------------------------------------------------------------------------------------+\r\n; Option         ; Setting                                                                                                                     ;\r\n+----------------+-----------------------------------------------------------------------------------------------------------------------------+\r\n; JTAG usercode  ; 0x00192F3A                                                                                                                  ;\r\n; Checksum       ; 0x00193232                                                                                                                  ;\r\n+----------------+-----------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------+\r\n; Assembler Messages ;\r\n+--------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Assembler\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:48:04 2025\r\nInfo: Command: quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (115031): Writing out detailed assembly data for power analysis\r\nInfo (115030): Assembler is generating device programming files\r\nInfo: Quartus Prime Assembler was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4686 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:48:04 2025\r\n    Info: Elapsed time: 00:00:00\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.asm.rpt b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.asm.rpt
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.asm.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.asm.rpt	(date 1751261039058)
@@ -1,5 +1,5 @@
 Assembler report for nand_gate
-Wed Jun 25 12:48:04 2025
+Mon Jun 30 13:23:59 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -38,7 +38,7 @@
 +---------------------------------------------------------------+
 ; Assembler Summary                                             ;
 +-----------------------+---------------------------------------+
-; Assembler Status      ; Successful - Wed Jun 25 12:48:04 2025 ;
+; Assembler Status      ; Successful - Mon Jun 30 13:23:58 2025 ;
 ; Revision Name         ; nand_gate                             ;
 ; Top-level Entity Name ; nand_gate                             ;
 ; Family                ; MAX V                                 ;
@@ -78,15 +78,15 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Assembler
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:48:04 2025
+    Info: Processing started: Mon Jun 30 13:23:58 2025
 Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (115031): Writing out detailed assembly data for power analysis
 Info (115030): Assembler is generating device programming files
 Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4686 megabytes
-    Info: Processing ended: Wed Jun 25 12:48:04 2025
-    Info: Elapsed time: 00:00:00
+    Info: Processing ended: Mon Jun 30 13:23:59 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.eda.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>EDA Netlist Writer report for nand_gate\r\nWed Jun 25 12:48:08 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. EDA Netlist Writer Summary\r\n  3. Simulation Settings\r\n  4. Simulation Generated Files\r\n  5. EDA Netlist Writer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------+\r\n; EDA Netlist Writer Summary                                        ;\r\n+---------------------------+---------------------------------------+\r\n; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:48:08 2025 ;\r\n; Revision Name             ; nand_gate                             ;\r\n; Top-level Entity Name     ; nand_gate                             ;\r\n; Family                    ; MAX V                                 ;\r\n; Simulation Files Creation ; Successful                            ;\r\n+---------------------------+---------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Settings                                                                                                             ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Option                                                                                            ; Setting                     ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Tool Name                                                                                         ; Questa Intel FPGA (Verilog) ;\r\n; Generate functional simulation netlist                                                            ; On                          ;\r\n; Truncate long hierarchy paths                                                                     ; Off                         ;\r\n; Map illegal HDL characters                                                                        ; Off                         ;\r\n; Flatten buses into individual nodes                                                               ; Off                         ;\r\n; Maintain hierarchy                                                                                ; Off                         ;\r\n; Bring out device-wide set/reset signals as ports                                                  ; Off                         ;\r\n; Enable glitch filtering                                                                           ; Off                         ;\r\n; Do not write top level VHDL entity                                                                ; Off                         ;\r\n; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                         ;\r\n; Architecture name in VHDL output netlist                                                          ; structure                   ;\r\n; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                         ;\r\n; Generate third-party EDA tool command script for gate-level simulation                            ; Off                         ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Generated Files                                                                                             ;\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n; Generated Files                                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/nand_gate.vo ;\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------+\r\n; EDA Netlist Writer Messages ;\r\n+-----------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime EDA Netlist Writer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:48:08 2025\r\nInfo: Command: quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (204019): Generated file nand_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/\" for EDA simulation tool\r\nInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4641 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:48:08 2025\r\n    Info: Elapsed time: 00:00:00\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.eda.rpt b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.eda.rpt
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.eda.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.eda.rpt	(date 1751261044531)
@@ -1,5 +1,5 @@
 EDA Netlist Writer report for nand_gate
-Wed Jun 25 12:48:08 2025
+Mon Jun 30 13:24:04 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -37,7 +37,7 @@
 +-------------------------------------------------------------------+
 ; EDA Netlist Writer Summary                                        ;
 +---------------------------+---------------------------------------+
-; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:48:08 2025 ;
+; EDA Netlist Writer Status ; Successful - Mon Jun 30 13:24:04 2025 ;
 ; Revision Name             ; nand_gate                             ;
 ; Top-level Entity Name     ; nand_gate                             ;
 ; Family                    ; MAX V                                 ;
@@ -81,14 +81,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime EDA Netlist Writer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:48:08 2025
+    Info: Processing started: Mon Jun 30 13:24:03 2025
 Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (204019): Generated file nand_gate.vo in folder "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/" for EDA simulation tool
 Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4641 megabytes
-    Info: Processing ended: Wed Jun 25 12:48:08 2025
-    Info: Elapsed time: 00:00:00
+    Info: Processing ended: Mon Jun 30 13:24:04 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.done
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Wed Jun 25 12:48:16 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.done b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.done
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.done	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.done	(date 1751261107181)
@@ -1,1 +1,1 @@
-Wed Jun 25 12:48:16 2025
+Mon Jun 30 13:25:07 2025
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.eda.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827443509 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"EDA Netlist Writer Quartus Prime \" \"Running Quartus Prime EDA Netlist Writer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827443510 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:57:23 2025 \" \"Processing started: Wed Jun 25 12:57:23 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827443510 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750827443510 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate \" \"Command: quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750827443510 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"EDA Netlist Writer\" 0 -1 1750827444094 \"\"}\r\n{ \"Info\" \"IWSC_DONE_HDL_GENERATION\" \"xnor_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/ simulation \" \"Generated file xnor_gate.vo in folder \\\"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/\\\" for EDA simulation tool\" {  } {  } 0 204019 \"Generated file %1!s! in folder \\\"%2!s!\\\" for EDA %3!s! tool\" 0 0 \"EDA Netlist Writer\" 0 -1 1750827444139 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"EDA Netlist Writer 0 s 1  Quartus Prime \" \"Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4641 \" \"Peak virtual memory: 4641 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827444167 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:57:24 2025 \" \"Processing ended: Wed Jun 25 12:57:24 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827444167 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827444167 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827444167 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750827444167 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.eda.qmsg b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.eda.qmsg
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.eda.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.eda.qmsg	(date 1751261985377)
@@ -1,6 +1,6 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827443509 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827443510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:57:23 2025 " "Processing started: Wed Jun 25 12:57:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827443510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750827443510 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750827443510 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750827444094 ""}
-{ "Info" "IWSC_DONE_HDL_GENERATION" "xnor_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/ simulation " "Generated file xnor_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750827444139 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827444167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:57:24 2025 " "Processing ended: Wed Jun 25 12:57:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827444167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827444167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827444167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750827444167 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261984769 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261984770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:39:44 2025 " "Processing started: Mon Jun 30 13:39:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261984770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261984770 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261984770 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1751261985298 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "xnor_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/ simulation " "Generated file xnor_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751261985341 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261985366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:39:45 2025 " "Processing ended: Mon Jun 30 13:39:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261985366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261985366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261985366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261985366 ""}
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter report for nand_gate\r\nWed Jun 25 12:48:03 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Fitter Summary\r\n  3. Fitter Settings\r\n  4. Parallel Compilation\r\n  5. Pin-Out File\r\n  6. Fitter Resource Usage Summary\r\n  7. Input Pins\r\n  8. Output Pins\r\n  9. I/O Bank Usage\r\n 10. All Package Pins\r\n 11. Output Pin Default Load For Reported TCO\r\n 12. I/O Assignment Warnings\r\n 13. Fitter Resource Utilization by Entity\r\n 14. Delay Chain Summary\r\n 15. Routing Usage Summary\r\n 16. LAB Logic Elements\r\n 17. LAB Signals Sourced\r\n 18. LAB Signals Sourced Out\r\n 19. LAB Distinct Inputs\r\n 20. Fitter Device Options\r\n 21. Fitter Messages\r\n 22. Fitter Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Summary                                                          ;\r\n+-----------------------+-------------------------------------------------+\r\n; Fitter Status         ; Successful - Wed Jun 25 12:48:02 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; nand_gate                                       ;\r\n; Top-level Entity Name ; nand_gate                                       ;\r\n; Family                ; MAX V                                           ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Settings                                                                                                                      ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Option                                                             ; Setting                        ; Default Value                  ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Device                                                             ; auto                           ;                                ;\r\n; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;\r\n; Use smart compilation                                              ; Off                            ; Off                            ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;\r\n; Enable compact report table                                        ; Off                            ; Off                            ;\r\n; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;\r\n; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;\r\n; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;\r\n; Always Enable Input Buffers                                        ; Off                            ; Off                            ;\r\n; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;\r\n; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;\r\n; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;\r\n; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;\r\n; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;\r\n; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;\r\n; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;\r\n; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;\r\n; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;\r\n; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;\r\n; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;\r\n; Slow Slew Rate                                                     ; Off                            ; Off                            ;\r\n; PCI I/O                                                            ; Off                            ; Off                            ;\r\n; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;\r\n; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;\r\n; Auto Delay Chains                                                  ; On                             ; On                             ;\r\n; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;\r\n; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;\r\n; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;\r\n; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;\r\n; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;\r\n; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;\r\n; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;\r\n; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;\r\n; Auto Register Duplication                                          ; Auto                           ; Auto                           ;\r\n; Auto Global Clock                                                  ; On                             ; On                             ;\r\n; Auto Global Register Control Signals                               ; On                             ; On                             ;\r\n; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+--------------+\r\n; Pin-Out File ;\r\n+--------------+\r\nThe pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.pin.\r\n\r\n\r\n+------------------------------------------------------------------+\r\n; Fitter Resource Usage Summary                                    ;\r\n+---------------------------------------------+--------------------+\r\n; Resource                                    ; Usage              ;\r\n+---------------------------------------------+--------------------+\r\n; Total logic elements                        ; 1 / 40 ( 3 % )     ;\r\n;     -- Combinational with no register       ; 1                  ;\r\n;     -- Register only                        ; 0                  ;\r\n;     -- Combinational with a register        ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic element usage by number of LUT inputs ;                    ;\r\n;     -- 4 input functions                    ; 0                  ;\r\n;     -- 3 input functions                    ; 0                  ;\r\n;     -- 2 input functions                    ; 1                  ;\r\n;     -- 1 input functions                    ; 0                  ;\r\n;     -- 0 input functions                    ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic elements by mode                      ;                    ;\r\n;     -- normal mode                          ; 1                  ;\r\n;     -- arithmetic mode                      ; 0                  ;\r\n;     -- qfbk mode                            ; 0                  ;\r\n;     -- register cascade mode                ; 0                  ;\r\n;     -- synchronous clear/load mode          ; 0                  ;\r\n;     -- asynchronous clear/load mode         ; 0                  ;\r\n;                                             ;                    ;\r\n; Total registers                             ; 0 / 40 ( 0 % )     ;\r\n; Total LABs                                  ; 1 / 4 ( 25 % )     ;\r\n; Logic elements in carry chains              ; 0                  ;\r\n; Virtual pins                                ; 0                  ;\r\n; I/O pins                                    ; 3 / 30 ( 10 % )    ;\r\n;     -- Clock pins                           ; 1 / 2 ( 50 % )     ;\r\n;                                             ;                    ;\r\n; UFM blocks                                  ; 0 / 1 ( 0 % )      ;\r\n;                                             ;                    ;\r\n;     -- Total Fixed Point DSP Blocks         ; 0                  ;\r\n;     -- Total Floating Point DSP Blocks      ; 0                  ;\r\n;                                             ;                    ;\r\n; Global signals                              ; 0                  ;\r\n;     -- Global clocks                        ; 0 / 4 ( 0 % )      ;\r\n; JTAGs                                       ; 0 / 1 ( 0 % )      ;\r\n; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.2% ;\r\n; Peak interconnect usage (total/H/V)         ; 0.3% / 0.3% / 0.2% ;\r\n; Maximum fan-out                             ; 1                  ;\r\n; Highest non-global fan-out                  ; 1                  ;\r\n; Total fan-out                               ; 3                  ;\r\n; Average fan-out                             ; 0.75               ;\r\n+---------------------------------------------+--------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Input Pins                                                                                                                                                                                                                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; A    ; F3    ; 1        ; 1            ; 1            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n; B    ; E2    ; 1        ; 1            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Output Pins                                                                                                                                                                                                                                                                                                            ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; C    ; F8    ; 2        ; 8            ; 1            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n\r\n\r\n+-----------------------------------------------------------+\r\n; I/O Bank Usage                                            ;\r\n+----------+-----------------+---------------+--------------+\r\n; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;\r\n+----------+-----------------+---------------+--------------+\r\n; 1        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;\r\n; 2        ; 1 / 13 ( 8 % )  ; 3.3V          ; --           ;\r\n+----------+-----------------+---------------+--------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; All Package Pins                                                                                                                             ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; A1       ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; A2       ; 80         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A3       ; 78         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A4       ; 76         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A6       ; 69         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A8       ; 58         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B2       ; 82         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; B3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B7       ; 54         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B8       ; 57         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C2       ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; C5       ; 70         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C6       ; 67         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C8       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D2       ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D6       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;\r\n; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D8       ; 50         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; E1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E2       ; 8          ; 1        ; B              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F1       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F3       ; 14         ; 1        ; A              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; F4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F5       ; 33         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F6       ; 35         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F8       ; 43         ; 2        ; C              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; G1       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G3       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G7       ; 37         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; G8       ; 39         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H1       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H2       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H3       ; 20         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H4       ; 22         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H5       ; 24         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H6       ; 26         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H7       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H8       ; 40         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\nNote: Pin directions (input, output or bidir) are based on device operating in user mode.\r\n\r\n\r\n+-------------------------------------------------------------+\r\n; Output Pin Default Load For Reported TCO                    ;\r\n+----------------------------+-------+------------------------+\r\n; I/O Standard               ; Load  ; Termination Resistance ;\r\n+----------------------------+-------+------------------------+\r\n; 3.3-V LVTTL                ; 10 pF ; Not Available          ;\r\n; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;\r\n; 2.5 V                      ; 10 pF ; Not Available          ;\r\n; 1.8 V                      ; 10 pF ; Not Available          ;\r\n; 1.5 V                      ; 10 pF ; Not Available          ;\r\n; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 1.2 V                      ; 10 pF ; Not Available          ;\r\n; LVDS_E_3R                  ; 10 pF ; Not Available          ;\r\n; RSDS_E_3R                  ; 10 pF ; Not Available          ;\r\n+----------------------------+-------+------------------------+\r\nNote: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.\r\n\r\n\r\n+----------------------------------------+\r\n; I/O Assignment Warnings                ;\r\n+----------+-----------------------------+\r\n; Pin Name ; Reason                      ;\r\n+----------+-----------------------------+\r\n; C        ; Missing location assignment ;\r\n; A        ; Missing location assignment ;\r\n; B        ; Missing location assignment ;\r\n+----------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Resource Utilization by Entity                                                                                                                                                                                              ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |nand_gate                 ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |nand_gate          ; nand_gate   ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+---------------------------------+\r\n; Delay Chain Summary             ;\r\n+------+----------+---------------+\r\n; Name ; Pin Type ; Pad to Core 0 ;\r\n+------+----------+---------------+\r\n; C    ; Output   ; --            ;\r\n; A    ; Input    ; (1)           ;\r\n; B    ; Input    ; (1)           ;\r\n+------+----------+---------------+\r\n\r\n\r\n+-------------------------------------------+\r\n; Routing Usage Summary                     ;\r\n+-----------------------+-------------------+\r\n; Routing Resource Type ; Usage             ;\r\n+-----------------------+-------------------+\r\n; C4s                   ; 1 / 784 ( < 1 % ) ;\r\n; Direct links          ; 0 / 888 ( 0 % )   ;\r\n; Global clocks         ; 0 / 4 ( 0 % )     ;\r\n; LAB clocks            ; 0 / 32 ( 0 % )    ;\r\n; LUT chains            ; 0 / 216 ( 0 % )   ;\r\n; Local interconnects   ; 3 / 888 ( < 1 % ) ;\r\n; R4s                   ; 2 / 704 ( < 1 % ) ;\r\n+-----------------------+-------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------+\r\n; LAB Logic Elements                                                       ;\r\n+--------------------------------------------+-----------------------------+\r\n; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+--------------------------------------------+-----------------------------+\r\n; 1                                          ; 1                           ;\r\n; 2                                          ; 0                           ;\r\n; 3                                          ; 0                           ;\r\n; 4                                          ; 0                           ;\r\n; 5                                          ; 0                           ;\r\n; 6                                          ; 0                           ;\r\n; 7                                          ; 0                           ;\r\n; 8                                          ; 0                           ;\r\n; 9                                          ; 0                           ;\r\n; 10                                         ; 0                           ;\r\n+--------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Signals Sourced                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; LAB Signals Sourced Out                                                       ;\r\n+-------------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+-------------------------------------------------+-----------------------------+\r\n; 0                                               ; 0                           ;\r\n; 1                                               ; 1                           ;\r\n+-------------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Distinct Inputs                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 0                           ;\r\n; 2                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Device Options                                                   ;\r\n+----------------------------------------------+--------------------------+\r\n; Option                                       ; Setting                  ;\r\n+----------------------------------------------+--------------------------+\r\n; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;\r\n; Enable device-wide reset (DEV_CLRn)          ; Off                      ;\r\n; Enable device-wide output enable (DEV_OE)    ; Off                      ;\r\n; Enable INIT_DONE output                      ; Off                      ;\r\n; Configuration scheme                         ; Passive Serial           ;\r\n; Reserve all unused pins                      ; As output driving ground ;\r\n+----------------------------------------------+--------------------------+\r\n\r\n\r\n+-----------------+\r\n; Fitter Messages ;\r\n+-----------------+\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (119004): Automatically selected device 5M40ZM64C4 for design nand_gate\r\nInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\r\nWarning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\r\nInfo (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\r\n    Info (176445): Device 5M80ZM64C4 is compatible\r\nCritical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332144): No user constrained base clocks found in the design\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\r\n    Info (332127): Assuming a default timing requirement\r\nInfo (332159): No clocks to report\r\nWarning (332068): No clocks defined in design.\r\nInfo (186079): Completed User Assigned Global Signals Promotion Operation\r\nInfo (186079): Completed Auto Global Promotion Operation\r\nInfo (176234): Starting register packing\r\nInfo (186468): Started processing fast register assignments\r\nInfo (186469): Finished processing fast register assignments\r\nInfo (176235): Finished register packing\r\nInfo (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\r\n    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\r\n        Info (176212): I/O standards used: 3.3-V LVTTL.\r\nInfo (176215): I/O bank details before I/O pin placement\r\n    Info (176214): Statistics of I/O banks\r\n        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\r\n        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\r\nInfo (171121): Fitter preparation operations ending: elapsed time is 00:00:00\r\nInfo (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\r\nInfo (170189): Fitter placement preparation operations beginning\r\nInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00\r\nInfo (170191): Fitter placement operations beginning\r\nInfo (170137): Fitter placement was successful\r\nInfo (170192): Fitter placement operations ending: elapsed time is 00:00:00\r\nInfo (170193): Fitter routing operations beginning\r\nInfo (170195): Router estimated average interconnect usage is 0% of the available device resources\r\n    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\r\nInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\r\n    Info (170201): Optimizations that may affect the design's routability were skipped\r\n    Info (170200): Optimizations that may affect the design's timing were skipped\r\nInfo (170194): Fitter routing operations ending: elapsed time is 00:00:00\r\nInfo (11888): Total time spent on timing analysis during the Fitter is 0.11 seconds.\r\nInfo (11218): Fitter post-fit operations ending: elapsed time is 00:00:00\r\nWarning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\r\nInfo (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg\r\nInfo: Quartus Prime Fitter was successful. 0 errors, 7 warnings\r\n    Info: Peak virtual memory: 5901 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:48:03 2025\r\n    Info: Elapsed time: 00:00:02\r\n    Info: Total CPU time (on all processors): 00:00:02\r\n\r\n\r\n+----------------------------+\r\n; Fitter Suppressed Messages ;\r\n+----------------------------+\r\nThe suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg.\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.rpt b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.rpt
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.rpt	(date 1751261037033)
@@ -1,5 +1,5 @@
 Fitter report for nand_gate
-Wed Jun 25 12:48:03 2025
+Mon Jun 30 13:23:56 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -54,7 +54,7 @@
 +-------------------------------------------------------------------------+
 ; Fitter Summary                                                          ;
 +-----------------------+-------------------------------------------------+
-; Fitter Status         ; Successful - Wed Jun 25 12:48:02 2025           ;
+; Fitter Status         ; Successful - Mon Jun 30 13:23:56 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; nand_gate                                       ;
 ; Top-level Entity Name ; nand_gate                                       ;
@@ -469,8 +469,8 @@
 Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg
 Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
     Info: Peak virtual memory: 5901 megabytes
-    Info: Processing ended: Wed Jun 25 12:48:03 2025
-    Info: Elapsed time: 00:00:02
+    Info: Processing ended: Mon Jun 30 13:23:56 2025
+    Info: Elapsed time: 00:00:03
     Info: Total CPU time (on all processors): 00:00:02
 
 
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:55:50 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.db_info b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.db_info
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.db_info	(date 1751261927539)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:55:50 2025
+Creation_Time = Mon Jun 30 13:38:47 2025
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.flow.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Flow report for nand_gate\r\nWed Jun 25 12:48:08 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Flow Summary\r\n  3. Flow Settings\r\n  4. Flow Non-Default Global Settings\r\n  5. Flow Elapsed Time\r\n  6. Flow OS Summary\r\n  7. Flow Log\r\n  8. Flow Messages\r\n  9. Flow Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Flow Summary                                                            ;\r\n+-----------------------+-------------------------------------------------+\r\n; Flow Status           ; Successful - Wed Jun 25 12:48:08 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; nand_gate                                       ;\r\n; Top-level Entity Name ; nand_gate                                       ;\r\n; Family                ; MAX V                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------+\r\n; Flow Settings                           ;\r\n+-------------------+---------------------+\r\n; Option            ; Setting             ;\r\n+-------------------+---------------------+\r\n; Start date & time ; 06/25/2025 12:47:50 ;\r\n; Main task         ; Compilation         ;\r\n; Revision Name     ; nand_gate           ;\r\n+-------------------+---------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Non-Default Global Settings                                                                                                    ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; COMPILER_SIGNATURE_ID           ; 264948484817235.175082687044932 ; --            ; --          ; --                                ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;\r\n; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;\r\n; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;\r\n; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;\r\n; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Elapsed Time                                                                                                        ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4721 MB             ; 00:00:25                           ;\r\n; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;\r\n; Assembler            ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;\r\n; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;\r\n; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;\r\n; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:30                           ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------+\r\n; Flow OS Summary                                                                    ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Analysis & Synthesis ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n\r\n\r\n------------\r\n; Flow Log ;\r\n------------\r\nquartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate\r\nquartus_fit --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate\r\nquartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate\r\nquartus_sta nand_gate -c nand_gate\r\nquartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate\r\n\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.flow.rpt b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.flow.rpt
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.flow.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.flow.rpt	(date 1751261044533)
@@ -1,5 +1,5 @@
 Flow report for nand_gate
-Wed Jun 25 12:48:08 2025
+Mon Jun 30 13:24:04 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------+
 ; Flow Summary                                                            ;
 +-----------------------+-------------------------------------------------+
-; Flow Status           ; Successful - Wed Jun 25 12:48:08 2025           ;
+; Flow Status           ; Successful - Mon Jun 30 13:24:04 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; nand_gate                                       ;
 ; Top-level Entity Name ; nand_gate                                       ;
@@ -60,7 +60,7 @@
 +-------------------+---------------------+
 ; Option            ; Setting             ;
 +-------------------+---------------------+
-; Start date & time ; 06/25/2025 12:47:50 ;
+; Start date & time ; 06/30/2025 13:23:40 ;
 ; Main task         ; Compilation         ;
 ; Revision Name     ; nand_gate           ;
 +-------------------+---------------------+
@@ -71,7 +71,7 @@
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
 ; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; COMPILER_SIGNATURE_ID           ; 264948484817235.175082687044932 ; --            ; --          ; --                                ;
+; COMPILER_SIGNATURE_ID           ; 156908582486355.175126102008988 ; --            ; --          ; --                                ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
@@ -88,12 +88,12 @@
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
-; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4721 MB             ; 00:00:25                           ;
-; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
+; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4722 MB             ; 00:00:28                           ;
+; Fitter               ; 00:00:03     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
 ; Assembler            ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
 ; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;
-; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
-; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:30                           ;
+; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
+; Total                ; 00:00:18     ; --                      ; --                  ; 00:00:33                           ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 
 
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.fit.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter report for and_gate\r\nWed Jun 25 12:33:17 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Fitter Summary\r\n  3. Fitter Settings\r\n  4. Parallel Compilation\r\n  5. Pin-Out File\r\n  6. Fitter Resource Usage Summary\r\n  7. Input Pins\r\n  8. Output Pins\r\n  9. I/O Bank Usage\r\n 10. All Package Pins\r\n 11. Output Pin Default Load For Reported TCO\r\n 12. I/O Assignment Warnings\r\n 13. Fitter Resource Utilization by Entity\r\n 14. Delay Chain Summary\r\n 15. Routing Usage Summary\r\n 16. LAB Logic Elements\r\n 17. LAB Signals Sourced\r\n 18. LAB Signals Sourced Out\r\n 19. LAB Distinct Inputs\r\n 20. Fitter Device Options\r\n 21. Fitter Messages\r\n 22. Fitter Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Summary                                                          ;\r\n+-----------------------+-------------------------------------------------+\r\n; Fitter Status         ; Successful - Wed Jun 25 12:33:17 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; and_gate                                        ;\r\n; Top-level Entity Name ; and_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Settings                                                                                                                      ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Option                                                             ; Setting                        ; Default Value                  ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Device                                                             ; auto                           ;                                ;\r\n; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;\r\n; Use smart compilation                                              ; Off                            ; Off                            ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;\r\n; Enable compact report table                                        ; Off                            ; Off                            ;\r\n; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;\r\n; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;\r\n; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;\r\n; Always Enable Input Buffers                                        ; Off                            ; Off                            ;\r\n; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;\r\n; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;\r\n; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;\r\n; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;\r\n; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;\r\n; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;\r\n; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;\r\n; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;\r\n; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;\r\n; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;\r\n; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;\r\n; Slow Slew Rate                                                     ; Off                            ; Off                            ;\r\n; PCI I/O                                                            ; Off                            ; Off                            ;\r\n; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;\r\n; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;\r\n; Auto Delay Chains                                                  ; On                             ; On                             ;\r\n; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;\r\n; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;\r\n; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;\r\n; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;\r\n; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;\r\n; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;\r\n; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;\r\n; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;\r\n; Auto Register Duplication                                          ; Auto                           ; Auto                           ;\r\n; Auto Global Clock                                                  ; On                             ; On                             ;\r\n; Auto Global Register Control Signals                               ; On                             ; On                             ;\r\n; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+--------------+\r\n; Pin-Out File ;\r\n+--------------+\r\nThe pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.pin.\r\n\r\n\r\n+------------------------------------------------------------------+\r\n; Fitter Resource Usage Summary                                    ;\r\n+---------------------------------------------+--------------------+\r\n; Resource                                    ; Usage              ;\r\n+---------------------------------------------+--------------------+\r\n; Total logic elements                        ; 1 / 40 ( 3 % )     ;\r\n;     -- Combinational with no register       ; 1                  ;\r\n;     -- Register only                        ; 0                  ;\r\n;     -- Combinational with a register        ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic element usage by number of LUT inputs ;                    ;\r\n;     -- 4 input functions                    ; 0                  ;\r\n;     -- 3 input functions                    ; 0                  ;\r\n;     -- 2 input functions                    ; 1                  ;\r\n;     -- 1 input functions                    ; 0                  ;\r\n;     -- 0 input functions                    ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic elements by mode                      ;                    ;\r\n;     -- normal mode                          ; 1                  ;\r\n;     -- arithmetic mode                      ; 0                  ;\r\n;     -- qfbk mode                            ; 0                  ;\r\n;     -- register cascade mode                ; 0                  ;\r\n;     -- synchronous clear/load mode          ; 0                  ;\r\n;     -- asynchronous clear/load mode         ; 0                  ;\r\n;                                             ;                    ;\r\n; Total registers                             ; 0 / 40 ( 0 % )     ;\r\n; Total LABs                                  ; 1 / 4 ( 25 % )     ;\r\n; Logic elements in carry chains              ; 0                  ;\r\n; Virtual pins                                ; 0                  ;\r\n; I/O pins                                    ; 3 / 30 ( 10 % )    ;\r\n;     -- Clock pins                           ; 1 / 2 ( 50 % )     ;\r\n;                                             ;                    ;\r\n; UFM blocks                                  ; 0 / 1 ( 0 % )      ;\r\n;                                             ;                    ;\r\n;     -- Total Fixed Point DSP Blocks         ; 0                  ;\r\n;     -- Total Floating Point DSP Blocks      ; 0                  ;\r\n;                                             ;                    ;\r\n; Global signals                              ; 0                  ;\r\n;     -- Global clocks                        ; 0 / 4 ( 0 % )      ;\r\n; JTAGs                                       ; 0 / 1 ( 0 % )      ;\r\n; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.2% ;\r\n; Peak interconnect usage (total/H/V)         ; 0.3% / 0.3% / 0.2% ;\r\n; Maximum fan-out                             ; 1                  ;\r\n; Highest non-global fan-out                  ; 1                  ;\r\n; Total fan-out                               ; 3                  ;\r\n; Average fan-out                             ; 0.75               ;\r\n+---------------------------------------------+--------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Input Pins                                                                                                                                                                                                                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; A    ; F3    ; 1        ; 1            ; 1            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n; B    ; E2    ; 1        ; 1            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Output Pins                                                                                                                                                                                                                                                                                                            ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; C    ; F8    ; 2        ; 8            ; 1            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n\r\n\r\n+-----------------------------------------------------------+\r\n; I/O Bank Usage                                            ;\r\n+----------+-----------------+---------------+--------------+\r\n; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;\r\n+----------+-----------------+---------------+--------------+\r\n; 1        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;\r\n; 2        ; 1 / 13 ( 8 % )  ; 3.3V          ; --           ;\r\n+----------+-----------------+---------------+--------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; All Package Pins                                                                                                                             ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; A1       ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; A2       ; 80         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A3       ; 78         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A4       ; 76         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A6       ; 69         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A8       ; 58         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B2       ; 82         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; B3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B7       ; 54         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B8       ; 57         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C2       ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; C5       ; 70         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C6       ; 67         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C8       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D2       ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D6       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;\r\n; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D8       ; 50         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; E1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E2       ; 8          ; 1        ; B              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F1       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F3       ; 14         ; 1        ; A              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; F4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F5       ; 33         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F6       ; 35         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F8       ; 43         ; 2        ; C              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; G1       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G3       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G7       ; 37         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; G8       ; 39         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H1       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H2       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H3       ; 20         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H4       ; 22         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H5       ; 24         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H6       ; 26         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H7       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H8       ; 40         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\nNote: Pin directions (input, output or bidir) are based on device operating in user mode.\r\n\r\n\r\n+-------------------------------------------------------------+\r\n; Output Pin Default Load For Reported TCO                    ;\r\n+----------------------------+-------+------------------------+\r\n; I/O Standard               ; Load  ; Termination Resistance ;\r\n+----------------------------+-------+------------------------+\r\n; 3.3-V LVTTL                ; 10 pF ; Not Available          ;\r\n; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;\r\n; 2.5 V                      ; 10 pF ; Not Available          ;\r\n; 1.8 V                      ; 10 pF ; Not Available          ;\r\n; 1.5 V                      ; 10 pF ; Not Available          ;\r\n; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 1.2 V                      ; 10 pF ; Not Available          ;\r\n; LVDS_E_3R                  ; 10 pF ; Not Available          ;\r\n; RSDS_E_3R                  ; 10 pF ; Not Available          ;\r\n+----------------------------+-------+------------------------+\r\nNote: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.\r\n\r\n\r\n+----------------------------------------+\r\n; I/O Assignment Warnings                ;\r\n+----------+-----------------------------+\r\n; Pin Name ; Reason                      ;\r\n+----------+-----------------------------+\r\n; C        ; Missing location assignment ;\r\n; A        ; Missing location assignment ;\r\n; B        ; Missing location assignment ;\r\n+----------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Resource Utilization by Entity                                                                                                                                                                                              ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |and_gate                  ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |and_gate           ; and_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+---------------------------------+\r\n; Delay Chain Summary             ;\r\n+------+----------+---------------+\r\n; Name ; Pin Type ; Pad to Core 0 ;\r\n+------+----------+---------------+\r\n; C    ; Output   ; --            ;\r\n; A    ; Input    ; (1)           ;\r\n; B    ; Input    ; (1)           ;\r\n+------+----------+---------------+\r\n\r\n\r\n+-------------------------------------------+\r\n; Routing Usage Summary                     ;\r\n+-----------------------+-------------------+\r\n; Routing Resource Type ; Usage             ;\r\n+-----------------------+-------------------+\r\n; C4s                   ; 1 / 784 ( < 1 % ) ;\r\n; Direct links          ; 0 / 888 ( 0 % )   ;\r\n; Global clocks         ; 0 / 4 ( 0 % )     ;\r\n; LAB clocks            ; 0 / 32 ( 0 % )    ;\r\n; LUT chains            ; 0 / 216 ( 0 % )   ;\r\n; Local interconnects   ; 3 / 888 ( < 1 % ) ;\r\n; R4s                   ; 2 / 704 ( < 1 % ) ;\r\n+-----------------------+-------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------+\r\n; LAB Logic Elements                                                       ;\r\n+--------------------------------------------+-----------------------------+\r\n; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+--------------------------------------------+-----------------------------+\r\n; 1                                          ; 1                           ;\r\n; 2                                          ; 0                           ;\r\n; 3                                          ; 0                           ;\r\n; 4                                          ; 0                           ;\r\n; 5                                          ; 0                           ;\r\n; 6                                          ; 0                           ;\r\n; 7                                          ; 0                           ;\r\n; 8                                          ; 0                           ;\r\n; 9                                          ; 0                           ;\r\n; 10                                         ; 0                           ;\r\n+--------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Signals Sourced                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; LAB Signals Sourced Out                                                       ;\r\n+-------------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+-------------------------------------------------+-----------------------------+\r\n; 0                                               ; 0                           ;\r\n; 1                                               ; 1                           ;\r\n+-------------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Distinct Inputs                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 0                           ;\r\n; 2                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Device Options                                                   ;\r\n+----------------------------------------------+--------------------------+\r\n; Option                                       ; Setting                  ;\r\n+----------------------------------------------+--------------------------+\r\n; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;\r\n; Enable device-wide reset (DEV_CLRn)          ; Off                      ;\r\n; Enable device-wide output enable (DEV_OE)    ; Off                      ;\r\n; Enable INIT_DONE output                      ; Off                      ;\r\n; Configuration scheme                         ; Passive Serial           ;\r\n; Reserve all unused pins                      ; As output driving ground ;\r\n+----------------------------------------------+--------------------------+\r\n\r\n\r\n+-----------------+\r\n; Fitter Messages ;\r\n+-----------------+\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (119004): Automatically selected device 5M40ZM64C4 for design and_gate\r\nInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\r\nWarning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\r\nInfo (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\r\n    Info (176445): Device 5M80ZM64C4 is compatible\r\nCritical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332144): No user constrained base clocks found in the design\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\r\n    Info (332127): Assuming a default timing requirement\r\nInfo (332159): No clocks to report\r\nWarning (332068): No clocks defined in design.\r\nInfo (186079): Completed User Assigned Global Signals Promotion Operation\r\nInfo (186079): Completed Auto Global Promotion Operation\r\nInfo (176234): Starting register packing\r\nInfo (186468): Started processing fast register assignments\r\nInfo (186469): Finished processing fast register assignments\r\nInfo (176235): Finished register packing\r\nInfo (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\r\n    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\r\n        Info (176212): I/O standards used: 3.3-V LVTTL.\r\nInfo (176215): I/O bank details before I/O pin placement\r\n    Info (176214): Statistics of I/O banks\r\n        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\r\n        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\r\nInfo (171121): Fitter preparation operations ending: elapsed time is 00:00:00\r\nInfo (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\r\nInfo (170189): Fitter placement preparation operations beginning\r\nInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00\r\nInfo (170191): Fitter placement operations beginning\r\nInfo (170137): Fitter placement was successful\r\nInfo (170192): Fitter placement operations ending: elapsed time is 00:00:00\r\nInfo (170193): Fitter routing operations beginning\r\nInfo (170195): Router estimated average interconnect usage is 0% of the available device resources\r\n    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\r\nInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\r\n    Info (170201): Optimizations that may affect the design's routability were skipped\r\n    Info (170200): Optimizations that may affect the design's timing were skipped\r\nInfo (170194): Fitter routing operations ending: elapsed time is 00:00:00\r\nInfo (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.\r\nInfo (11218): Fitter post-fit operations ending: elapsed time is 00:00:00\r\nWarning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\r\nInfo (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg\r\nInfo: Quartus Prime Fitter was successful. 0 errors, 7 warnings\r\n    Info: Peak virtual memory: 5901 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:33:17 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:02\r\n\r\n\r\n+----------------------------+\r\n; Fitter Suppressed Messages ;\r\n+----------------------------+\r\nThe suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg.\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.rpt b/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.rpt
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.rpt	(date 1751260693602)
@@ -1,5 +1,5 @@
 Fitter report for and_gate
-Wed Jun 25 12:33:17 2025
+Mon Jun 30 13:18:13 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -54,7 +54,7 @@
 +-------------------------------------------------------------------------+
 ; Fitter Summary                                                          ;
 +-----------------------+-------------------------------------------------+
-; Fitter Status         ; Successful - Wed Jun 25 12:33:17 2025           ;
+; Fitter Status         ; Successful - Mon Jun 30 13:18:13 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; and_gate                                        ;
 ; Top-level Entity Name ; and_gate                                        ;
@@ -449,7 +449,7 @@
     Info (176214): Statistics of I/O banks
         Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
         Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
-Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
+Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
 Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
 Info (170189): Fitter placement preparation operations beginning
 Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
@@ -463,14 +463,14 @@
     Info (170201): Optimizations that may affect the design's routability were skipped
     Info (170200): Optimizations that may affect the design's timing were skipped
 Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
-Info (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.
+Info (11888): Total time spent on timing analysis during the Fitter is 0.12 seconds.
 Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
 Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
 Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.smsg
 Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
     Info: Peak virtual memory: 5901 megabytes
-    Info: Processing ended: Wed Jun 25 12:33:17 2025
-    Info: Elapsed time: 00:00:01
+    Info: Processing ended: Mon Jun 30 13:18:13 2025
+    Info: Elapsed time: 00:00:02
     Info: Total CPU time (on all processors): 00:00:02
 
 
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter Status : Successful - Wed Jun 25 12:48:02 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : nand_gate\r\nTop-level Entity Name : nand_gate\r\nFamily : MAX V\r\nDevice : 5M40ZM64C4\r\nTiming Models : Final\r\nTotal logic elements : 1 / 40 ( 3 % )\r\nTotal pins : 3 / 30 ( 10 % )\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.summary b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.summary
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.summary	(date 1751261036930)
@@ -1,4 +1,4 @@
-Fitter Status : Successful - Wed Jun 25 12:48:02 2025
+Fitter Status : Successful - Mon Jun 30 13:23:56 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : nand_gate
 Top-level Entity Name : nand_gate
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.fit.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Fitter\" 0 -1 1750827436134 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Fitter\" 0 -1 1750827436135 \"\"}\r\n{ \"Info\" \"IMPP_MPP_AUTO_ASSIGNED_DEVICE\" \"xnor_gate 5M40ZM64C4 \" \"Automatically selected device 5M40ZM64C4 for design xnor_gate\" {  } {  } 0 119004 \"Automatically selected device %2!s! for design %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436212 \"\"}\r\n{ \"Info\" \"IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON\" \"\" \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" {  } {  } 0 171003 \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" 0 0 \"Fitter\" 0 -1 1750827436272 \"\"}\r\n{ \"Warning\" \"WCPT_FEATURE_DISABLED_POST\" \"LogicLock \" \"Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" {  } {  } 0 292013 \"Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" 0 0 \"Fitter\" 0 -1 1750827436278 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED\" \"\" \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" { { \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB\" \"5M80ZM64C4 \" \"Device 5M80ZM64C4 is compatible\" {  } {  } 2 176445 \"Device %1!s! is compatible\" 0 0 \"Design Software\" 0 -1 1750827436397 \"\"}  } {  } 2 176444 \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" 0 0 \"Fitter\" 0 -1 1750827436397 \"\"}\r\n{ \"Critical Warning\" \"WFIOMGR_PINS_MISSING_LOCATION_INFO\" \"3 3 \" \"No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" {  } {  } 1 169085 \"No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" 0 0 \"Fitter\" 0 -1 1750827436405 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"xnor_gate.sdc \" \"Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Fitter\" 0 -1 1750827436427 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG\" \"base clocks \" \"No user constrained base clocks found in the design\" {  } {  } 0 332144 \"No user constrained %1!s! found in the design\" 0 0 \"Fitter\" 0 -1 1750827436427 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Fitter\" 0 -1 1750827436428 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750827436428 \"\"}\r\n{ \"Info\" \"ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS\" \"\" \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" { { \"Info\" \"ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT\" \"\" \"Assuming a default timing requirement\" {  } {  } 0 332127 \"Assuming a default timing requirement\" 0 0 \"Design Software\" 0 -1 1750827436429 \"\"}  } {  } 0 332128 \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" 0 0 \"Fitter\" 0 -1 1750827436429 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Fitter\" 0 -1 1750827436429 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750827436429 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_REG_LOCATION_PROCESSING\" \"\" \"Performing register packing on registers with non-logic cell location assignments\" {  } {  } 1 176273 \"Performing register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750827436430 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING\" \"\" \"Completed register packing on registers with non-logic cell location assignments\" {  } {  } 1 176274 \"Completed register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750827436430 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"User Assigned Global Signals Promotion Operation \" \"Completed User Assigned Global Signals Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436432 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"Auto Global Promotion Operation \" \"Completed Auto Global Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436432 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO\" \"\" \"Starting register packing\" {  } {  } 0 176234 \"Starting register packing\" 0 0 \"Fitter\" 0 -1 1750827436433 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_LUT_PACKING\" \"\" \"Moving registers into LUTs to improve timing and density\" {  } {  } 1 176244 \"Moving registers into LUTs to improve timing and density\" 1 0 \"Fitter\" 0 -1 1750827436442 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_HEADER\" \"\" \"Started processing fast register assignments\" {  } {  } 0 186468 \"Started processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750827436464 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER\" \"\" \"Finished processing fast register assignments\" {  } {  } 0 186469 \"Finished processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750827436464 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_LUT_PACKING\" \"00:00:00 \" \"Finished moving registers into LUTs: elapsed time is 00:00:00\" {  } {  } 1 176245 \"Finished moving registers into LUTs: elapsed time is %1!s!\" 1 0 \"Fitter\" 0 -1 1750827436464 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO\" \"\" \"Finished register packing\" {  } {  } 0 176235 \"Finished register packing\" 0 0 \"Fitter\" 0 -1 1750827436464 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement \" \"Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS\" \"3 unused 3.3V 2 1 0 \" \"Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\" { { \"Info\" \"IFSAC_FSAC_IO_STDS_IN_IOC_GROUP\" \"3.3-V LVTTL. \" \"I/O standards used: 3.3-V LVTTL.\" {  } {  } 0 176212 \"I/O standards used: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827436465 \"\"}  } {  } 0 176211 \"Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)\" 0 0 \"Design Software\" 0 -1 1750827436465 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436465 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT\" \"before \" \"I/O bank details before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O banks \" \"Statistics of I/O banks\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"1 does not use undetermined 0 17 \" \"I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750827436465 \"\"} { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"2 does not use undetermined 0 13 \" \"I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750827436465 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Design Software\" 0 -1 1750827436465 \"\"}  } {  } 0 176215 \"I/O bank details %1!s! I/O pin placement\" 0 0 \"Fitter\" 0 -1 1750827436465 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_PREPARATION_END\" \"00:00:00 \" \"Fitter preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 171121 \"Fitter preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436468 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_FAMILY_APL_ERROR\" \"\" \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" {  } {  } 0 14896 \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" 0 0 \"Fitter\" 0 -1 1750827436472 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START\" \"\" \"Fitter placement preparation operations beginning\" {  } {  } 0 170189 \"Fitter placement preparation operations beginning\" 0 0 \"Fitter\" 0 -1 1750827436585 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END\" \"00:00:00 \" \"Fitter placement preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 170190 \"Fitter placement preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436613 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START\" \"\" \"Fitter placement operations beginning\" {  } {  } 0 170191 \"Fitter placement operations beginning\" 0 0 \"Fitter\" 0 -1 1750827436615 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH\" \"\" \"Fitter placement was successful\" {  } {  } 0 170137 \"Fitter placement was successful\" 0 0 \"Fitter\" 0 -1 1750827436692 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END\" \"00:00:00 \" \"Fitter placement operations ending: elapsed time is 00:00:00\" {  } {  } 0 170192 \"Fitter placement operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436692 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_START\" \"\" \"Fitter routing operations beginning\" {  } {  } 0 170193 \"Fitter routing operations beginning\" 0 0 \"Fitter\" 0 -1 1750827436717 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE\" \"0 \" \"Router estimated average interconnect usage is 0% of the available device resources\" { { \"Info\" \"IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION\" \"0 X0_Y0 X8_Y5 \" \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\" {  } { { \"loc\" \"\" { Generic \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/\" { { 1 { 0 \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\"} { { 12 { 0 \"\"} 0 0 9 6 }  }  }  }  } }  } 0 170196 \"Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!\" 0 0 \"Design Software\" 0 -1 1750827436798 \"\"}  } {  } 0 170195 \"Router estimated average interconnect usage is %1!d!%% of the available device resources\" 0 0 \"Fitter\" 0 -1 1750827436798 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED\" \"\" \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" { { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY\" \"\" \"Optimizations that may affect the design's routability were skipped\" {  } {  } 0 170201 \"Optimizations that may affect the design's routability were skipped\" 0 0 \"Design Software\" 0 -1 1750827436817 \"\"} { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING\" \"\" \"Optimizations that may affect the design's timing were skipped\" {  } {  } 0 170200 \"Optimizations that may affect the design's timing were skipped\" 0 0 \"Design Software\" 0 -1 1750827436817 \"\"}  } {  } 0 170199 \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" 0 0 \"Fitter\" 0 -1 1750827436817 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_END\" \"00:00:00 \" \"Fitter routing operations ending: elapsed time is 00:00:00\" {  } {  } 0 170194 \"Fitter routing operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436818 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_TIMING_ANALYSIS_TIME\" \"the Fitter 0.10 \" \"Total time spent on timing analysis during the Fitter is 0.10 seconds.\" {  } {  } 0 11888 \"Total time spent on timing analysis during %1!s! is %2!s! seconds.\" 0 0 \"Fitter\" 0 -1 1750827436826 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_POST_OPERATION_END\" \"00:00:00 \" \"Fitter post-fit operations ending: elapsed time is 00:00:00\" {  } {  } 0 11218 \"Fitter post-fit operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436841 \"\"}\r\n{ \"Warning\" \"WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT\" \"As output driving ground \" \"The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\" {  } {  } 0 169174 \"The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'.\" 0 0 \"Fitter\" 0 -1 1750827436847 \"\"}\r\n{ \"Info\" \"IRDB_WROTE_SUPPRESSED_MSGS\" \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg \" \"Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg\" {  } {  } 0 144001 \"Generated suppressed messages file %1!s!\" 0 0 \"Fitter\" 0 -1 1750827436894 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Fitter 0 s 7 s Quartus Prime \" \"Quartus Prime Fitter was successful. 0 errors, 7 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"5901 \" \"Peak virtual memory: 5901 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827436919 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:57:16 2025 \" \"Processing ended: Wed Jun 25 12:57:16 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827436919 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827436919 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:02 \" \"Total CPU time (on all processors): 00:00:02\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827436919 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Fitter\" 0 -1 1750827436919 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.fit.qmsg b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.fit.qmsg
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.fit.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.fit.qmsg	(date 1751261979637)
@@ -1,42 +1,42 @@
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750827436134 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750827436135 ""}
-{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "xnor_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design xnor_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750827436212 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750827436272 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750827436278 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750827436397 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750827436397 ""}
-{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750827436405 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xnor_gate.sdc " "Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750827436427 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750827436427 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750827436428 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750827436428 ""}
-{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750827436429 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750827436429 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1750827436429 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750827436429 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750827436430 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750827436430 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750827436432 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750827436432 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750827436433 ""}
-{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750827436442 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750827436464 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750827436464 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750827436464 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750827436464 ""}
-{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750827436465 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750827436465 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750827436465 ""}
-{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750827436465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750827436465 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750827436465 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750827436465 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827436468 ""}
-{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750827436472 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750827436585 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827436613 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750827436615 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750827436692 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827436692 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750827436717 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750827436798 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750827436798 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750827436817 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1750827436817 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750827436817 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827436818 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750827436826 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827436841 ""}
-{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750827436847 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750827436894 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827436919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:57:16 2025 " "Processing ended: Wed Jun 25 12:57:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827436919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827436919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827436919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750827436919 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751261978789 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751261978790 ""}
+{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "xnor_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design xnor_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1751261978863 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751261978937 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751261978944 ""}
+{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751261979059 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751261979059 ""}
+{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751261979064 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xnor_gate.sdc " "Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751261979085 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751261979086 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1751261979086 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261979086 ""}
+{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751261979087 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751261979087 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1751261979087 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261979087 ""}
+{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261979088 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261979088 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261979090 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261979090 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1751261979090 ""}
+{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1751261979100 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1751261979122 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1751261979122 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1751261979122 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751261979122 ""}
+{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751261979123 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751261979123 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751261979123 ""}
+{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261979123 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261979123 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751261979123 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751261979123 ""}
+{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261979127 ""}
+{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751261979132 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751261979241 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261979269 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751261979271 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751261979351 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261979352 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751261979375 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751261979456 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751261979456 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751261979477 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1751261979477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751261979477 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261979477 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751261979486 ""}
+{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261979500 ""}
+{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1751261979507 ""}
+{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751261979566 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261979593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:39:39 2025 " "Processing ended: Mon Jun 30 13:39:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261979593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261979593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261979593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751261979593 ""}
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis report for nand_gate\r\nWed Jun 25 12:48:00 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Analysis & Synthesis Summary\r\n  3. Analysis & Synthesis Settings\r\n  4. Parallel Compilation\r\n  5. Analysis & Synthesis Source Files Read\r\n  6. Analysis & Synthesis Resource Usage Summary\r\n  7. Analysis & Synthesis Resource Utilization by Entity\r\n  8. General Register Statistics\r\n  9. Analysis & Synthesis Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Summary                                                  ;\r\n+-----------------------------+-------------------------------------------------+\r\n; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:48:00 2025           ;\r\n; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name               ; nand_gate                                       ;\r\n; Top-level Entity Name       ; nand_gate                                       ;\r\n; Family                      ; MAX V                                           ;\r\n; Total logic elements        ; 1                                               ;\r\n; Total pins                  ; 3                                               ;\r\n; Total virtual pins          ; 0                                               ;\r\n; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------------+-------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Settings                                                                              ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Option                                                           ; Setting            ; Default Value      ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Top-level entity name                                            ; nand_gate          ; nand_gate          ;\r\n; Family name                                                      ; MAX V              ; Cyclone V          ;\r\n; Use smart compilation                                            ; Off                ; Off                ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;\r\n; Enable compact report table                                      ; Off                ; Off                ;\r\n; Restructure Multiplexers                                         ; Auto               ; Auto               ;\r\n; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;\r\n; Preserve fewer node names                                        ; On                 ; On                 ;\r\n; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;\r\n; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;\r\n; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;\r\n; State Machine Processing                                         ; Auto               ; Auto               ;\r\n; Safe State Machine                                               ; Off                ; Off                ;\r\n; Extract Verilog State Machines                                   ; On                 ; On                 ;\r\n; Extract VHDL State Machines                                      ; On                 ; On                 ;\r\n; Ignore Verilog initial constructs                                ; Off                ; Off                ;\r\n; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;\r\n; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;\r\n; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;\r\n; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;\r\n; Parallel Synthesis                                               ; On                 ; On                 ;\r\n; NOT Gate Push-Back                                               ; On                 ; On                 ;\r\n; Power-Up Don't Care                                              ; On                 ; On                 ;\r\n; Remove Redundant Logic Cells                                     ; Off                ; Off                ;\r\n; Remove Duplicate Registers                                       ; On                 ; On                 ;\r\n; Ignore CARRY Buffers                                             ; Off                ; Off                ;\r\n; Ignore CASCADE Buffers                                           ; Off                ; Off                ;\r\n; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;\r\n; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;\r\n; Ignore LCELL Buffers                                             ; Off                ; Off                ;\r\n; Ignore SOFT Buffers                                              ; On                 ; On                 ;\r\n; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;\r\n; Optimization Technique                                           ; Balanced           ; Balanced           ;\r\n; Carry Chain Length                                               ; 70                 ; 70                 ;\r\n; Auto Carry Chains                                                ; On                 ; On                 ;\r\n; Auto Open-Drain Pins                                             ; On                 ; On                 ;\r\n; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;\r\n; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;\r\n; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;\r\n; Auto Clock Enable Replacement                                    ; On                 ; On                 ;\r\n; Allow Synchronous Control Signals                                ; On                 ; On                 ;\r\n; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;\r\n; Auto Resource Sharing                                            ; Off                ; Off                ;\r\n; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;\r\n; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;\r\n; Report Parameter Settings                                        ; On                 ; On                 ;\r\n; Report Source Assignments                                        ; On                 ; On                 ;\r\n; Report Connectivity Checks                                       ; On                 ; On                 ;\r\n; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;\r\n; Synchronization Register Chain Length                            ; 2                  ; 2                  ;\r\n; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;\r\n; HDL message level                                                ; Level2             ; Level2             ;\r\n; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;\r\n; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;\r\n; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;\r\n; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;\r\n; Clock MUX Protection                                             ; On                 ; On                 ;\r\n; Block Design Naming                                              ; Auto               ; Auto               ;\r\n; Synthesis Effort                                                 ; Auto               ; Auto               ;\r\n; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;\r\n; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;\r\n; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Source Files Read                                                                                                                                                      ;\r\n+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+\r\n; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                        ; Library ;\r\n+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+\r\n; nand_gate.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/nand_gate.v ;         ;\r\n+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------+---------+\r\n\r\n\r\n+-----------------------------------------------------+\r\n; Analysis & Synthesis Resource Usage Summary         ;\r\n+---------------------------------------------+-------+\r\n; Resource                                    ; Usage ;\r\n+---------------------------------------------+-------+\r\n; Total logic elements                        ; 1     ;\r\n;     -- Combinational with no register       ; 1     ;\r\n;     -- Register only                        ; 0     ;\r\n;     -- Combinational with a register        ; 0     ;\r\n;                                             ;       ;\r\n; Logic element usage by number of LUT inputs ;       ;\r\n;     -- 4 input functions                    ; 0     ;\r\n;     -- 3 input functions                    ; 0     ;\r\n;     -- 2 input functions                    ; 1     ;\r\n;     -- 1 input functions                    ; 0     ;\r\n;     -- 0 input functions                    ; 0     ;\r\n;                                             ;       ;\r\n; Logic elements by mode                      ;       ;\r\n;     -- normal mode                          ; 1     ;\r\n;     -- arithmetic mode                      ; 0     ;\r\n;     -- qfbk mode                            ; 0     ;\r\n;     -- register cascade mode                ; 0     ;\r\n;     -- synchronous clear/load mode          ; 0     ;\r\n;     -- asynchronous clear/load mode         ; 0     ;\r\n;                                             ;       ;\r\n; Total registers                             ; 0     ;\r\n; I/O pins                                    ; 3     ;\r\n; Maximum fan-out node                        ; A     ;\r\n; Maximum fan-out                             ; 1     ;\r\n; Total fan-out                               ; 3     ;\r\n; Average fan-out                             ; 0.75  ;\r\n+---------------------------------------------+-------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |nand_gate                 ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |nand_gate          ; nand_gate   ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+------------------------------------------------------+\r\n; General Register Statistics                          ;\r\n+----------------------------------------------+-------+\r\n; Statistic                                    ; Value ;\r\n+----------------------------------------------+-------+\r\n; Total registers                              ; 0     ;\r\n; Number of registers using Synchronous Clear  ; 0     ;\r\n; Number of registers using Synchronous Load   ; 0     ;\r\n; Number of registers using Asynchronous Clear ; 0     ;\r\n; Number of registers using Asynchronous Load  ; 0     ;\r\n; Number of registers using Clock Enable       ; 0     ;\r\n; Number of registers using Preset             ; 0     ;\r\n+----------------------------------------------+-------+\r\n\r\n\r\n+-------------------------------+\r\n; Analysis & Synthesis Messages ;\r\n+-------------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:47:49 2025\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file nand_gate.v\r\n    Info (12023): Found entity 1: nand_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/nand_gate.v Line: 10\r\nInfo (12127): Elaborating entity \"nand_gate\" for the top level hierarchy\r\nInfo (21057): Implemented 4 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 2 input pins\r\n    Info (21059): Implemented 1 output pins\r\n    Info (21061): Implemented 1 logic cells\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4721 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:48:00 2025\r\n    Info: Elapsed time: 00:00:11\r\n    Info: Total CPU time (on all processors): 00:00:25\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.rpt b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.rpt
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.rpt	(date 1751261032337)
@@ -1,5 +1,5 @@
 Analysis & Synthesis report for nand_gate
-Wed Jun 25 12:48:00 2025
+Mon Jun 30 13:23:52 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------------+
 ; Analysis & Synthesis Summary                                                  ;
 +-----------------------------+-------------------------------------------------+
-; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:48:00 2025           ;
+; Analysis & Synthesis Status ; Successful - Mon Jun 30 13:23:52 2025           ;
 ; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name               ; nand_gate                                       ;
 ; Top-level Entity Name       ; nand_gate                                       ;
@@ -213,7 +213,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Analysis & Synthesis
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:47:49 2025
+    Info: Processing started: Mon Jun 30 13:23:40 2025
 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
@@ -225,9 +225,9 @@
     Info (21059): Implemented 1 output pins
     Info (21061): Implemented 1 logic cells
 Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
-    Info: Peak virtual memory: 4721 megabytes
-    Info: Processing ended: Wed Jun 25 12:48:00 2025
-    Info: Elapsed time: 00:00:11
-    Info: Total CPU time (on all processors): 00:00:25
+    Info: Peak virtual memory: 4722 megabytes
+    Info: Processing ended: Mon Jun 30 13:23:52 2025
+    Info: Elapsed time: 00:00:12
+    Info: Total CPU time (on all processors): 00:00:28
 
 
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.done
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Wed Jun 25 12:33:32 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.done b/gate-level-modeling/emago/and_gate/output_files/and_gate.done
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.done	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.done	(date 1751260829916)
@@ -1,1 +1,1 @@
-Wed Jun 25 12:33:32 2025
+Mon Jun 30 13:20:29 2025
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.asm.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Assembler report for and_gate\r\nWed Jun 25 12:33:19 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Assembler Summary\r\n  3. Assembler Settings\r\n  4. Assembler Generated Files\r\n  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.pof\r\n  6. Assembler Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------+\r\n; Assembler Summary                                             ;\r\n+-----------------------+---------------------------------------+\r\n; Assembler Status      ; Successful - Wed Jun 25 12:33:19 2025 ;\r\n; Revision Name         ; and_gate                              ;\r\n; Top-level Entity Name ; and_gate                              ;\r\n; Family                ; MAX V                                 ;\r\n; Device                ; 5M40ZM64C4                            ;\r\n+-----------------------+---------------------------------------+\r\n\r\n\r\n+----------------------------------+\r\n; Assembler Settings               ;\r\n+--------+---------+---------------+\r\n; Option ; Setting ; Default Value ;\r\n+--------+---------+---------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Generated Files                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; File Name                                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.pof ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/output_files/and_gate.pof ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; Option         ; Setting                                                                                                                   ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; JTAG usercode  ; 0x00192FBA                                                                                                                ;\r\n; Checksum       ; 0x00193232                                                                                                                ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------+\r\n; Assembler Messages ;\r\n+--------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Assembler\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:33:19 2025\r\nInfo: Command: quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (115031): Writing out detailed assembly data for power analysis\r\nInfo (115030): Assembler is generating device programming files\r\nInfo: Quartus Prime Assembler was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4686 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:33:19 2025\r\n    Info: Elapsed time: 00:00:00\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.asm.rpt b/gate-level-modeling/emago/and_gate/output_files/and_gate.asm.rpt
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.asm.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.asm.rpt	(date 1751260695475)
@@ -1,5 +1,5 @@
 Assembler report for and_gate
-Wed Jun 25 12:33:19 2025
+Mon Jun 30 13:18:15 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -38,7 +38,7 @@
 +---------------------------------------------------------------+
 ; Assembler Summary                                             ;
 +-----------------------+---------------------------------------+
-; Assembler Status      ; Successful - Wed Jun 25 12:33:19 2025 ;
+; Assembler Status      ; Successful - Mon Jun 30 13:18:15 2025 ;
 ; Revision Name         ; and_gate                              ;
 ; Top-level Entity Name ; and_gate                              ;
 ; Family                ; MAX V                                 ;
@@ -78,15 +78,15 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Assembler
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:33:19 2025
+    Info: Processing started: Mon Jun 30 13:18:14 2025
 Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (115031): Writing out detailed assembly data for power analysis
 Info (115030): Assembler is generating device programming files
 Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4686 megabytes
-    Info: Processing ended: Wed Jun 25 12:33:19 2025
-    Info: Elapsed time: 00:00:00
+    Info: Processing ended: Mon Jun 30 13:18:15 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.sta.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Timing Analyzer report for and_gate\r\nWed Jun 25 12:33:21 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Timing Analyzer Summary\r\n  3. Parallel Compilation\r\n  4. Clocks\r\n  5. Fmax Summary\r\n  6. Setup Summary\r\n  7. Hold Summary\r\n  8. Recovery Summary\r\n  9. Removal Summary\r\n 10. Minimum Pulse Width Summary\r\n 11. Clock Transfers\r\n 12. Report TCCS\r\n 13. Report RSKM\r\n 14. Unconstrained Paths Summary\r\n 15. Unconstrained Input Ports\r\n 16. Unconstrained Output Ports\r\n 17. Unconstrained Input Ports\r\n 18. Unconstrained Output Ports\r\n 19. Timing Analyzer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------------------------+\r\n; Timing Analyzer Summary                                                         ;\r\n+-----------------------+---------------------------------------------------------+\r\n; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Timing Analyzer       ; Legacy Timing Analyzer                                  ;\r\n; Revision Name         ; and_gate                                                ;\r\n; Device Family         ; MAX V                                                   ;\r\n; Device Name           ; 5M40ZM64C4                                              ;\r\n; Timing Models         ; Final                                                   ;\r\n; Delay Model           ; Slow Model                                              ;\r\n; Rise/Fall Delays      ; Unavailable                                             ;\r\n+-----------------------+---------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n----------\r\n; Clocks ;\r\n----------\r\nNo clocks to report.\r\n\r\n\r\n----------------\r\n; Fmax Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n-----------------\r\n; Setup Summary ;\r\n-----------------\r\nNo paths to report.\r\n\r\n\r\n----------------\r\n; Hold Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n--------------------\r\n; Recovery Summary ;\r\n--------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Removal Summary ;\r\n-------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------------------\r\n; Minimum Pulse Width Summary ;\r\n-------------------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Clock Transfers ;\r\n-------------------\r\nNothing to report.\r\n\r\n\r\n---------------\r\n; Report TCCS ;\r\n---------------\r\nNo dedicated SERDES Transmitter circuitry present in device or used in design\r\n\r\n\r\n---------------\r\n; Report RSKM ;\r\n---------------\r\nNo non-DPA dedicated SERDES Receiver circuitry present in device or used in design\r\n\r\n\r\n+------------------------------------------------+\r\n; Unconstrained Paths Summary                    ;\r\n+---------------------------------+-------+------+\r\n; Property                        ; Setup ; Hold ;\r\n+---------------------------------+-------+------+\r\n; Illegal Clocks                  ; 0     ; 0    ;\r\n; Unconstrained Clocks            ; 0     ; 0    ;\r\n; Unconstrained Input Ports       ; 2     ; 2    ;\r\n; Unconstrained Input Port Paths  ; 2     ; 2    ;\r\n; Unconstrained Output Ports      ; 1     ; 1    ;\r\n; Unconstrained Output Port Paths ; 2     ; 2    ;\r\n+---------------------------------+-------+------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------+\r\n; Timing Analyzer Messages ;\r\n+--------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Timing Analyzer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:33:20 2025\r\nInfo: Command: quartus_sta and_gate -c and_gate\r\nInfo: qsta_default_script.tcl version: #1\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (334003): Started post-fitting delay annotation\r\nInfo (334004): Delay annotation completed successfully\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'and_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\r\nInfo (332159): No clocks to report\r\nInfo (332140): No fmax paths to report\r\nInfo: Can't run Report Timing Closure Recommendations. The current device family is not supported.\r\nInfo (332140): No Setup paths to report\r\nInfo (332140): No Hold paths to report\r\nInfo (332140): No Recovery paths to report\r\nInfo (332140): No Removal paths to report\r\nInfo (332140): No Minimum Pulse Width paths to report\r\nInfo (332001): The selected device family is not supported by the report_metastability command.\r\nInfo (332102): Design is not fully constrained for setup requirements\r\nInfo (332102): Design is not fully constrained for hold requirements\r\nInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\r\n    Info: Peak virtual memory: 4697 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:33:21 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.sta.rpt b/gate-level-modeling/emago/and_gate/output_files/and_gate.sta.rpt
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.sta.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.sta.rpt	(date 1751260697816)
@@ -1,5 +1,5 @@
 Timing Analyzer report for and_gate
-Wed Jun 25 12:33:21 2025
+Mon Jun 30 13:18:17 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -196,7 +196,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Timing Analyzer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:33:20 2025
+    Info: Processing started: Mon Jun 30 13:18:16 2025
 Info: Command: quartus_sta and_gate -c and_gate
 Info: qsta_default_script.tcl version: #1
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
@@ -221,7 +221,7 @@
 Info (332102): Design is not fully constrained for hold requirements
 Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
     Info: Peak virtual memory: 4697 megabytes
-    Info: Processing ended: Wed Jun 25 12:33:21 2025
+    Info: Processing ended: Mon Jun 30 13:18:17 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis Status : Successful - Wed Jun 25 12:48:00 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : nand_gate\r\nTop-level Entity Name : nand_gate\r\nFamily : MAX V\r\nTotal logic elements : 1\r\nTotal pins : 3\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.summary b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.summary
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.map.summary	(date 1751261032265)
@@ -1,4 +1,4 @@
-Analysis & Synthesis Status : Successful - Wed Jun 25 12:48:00 2025
+Analysis & Synthesis Status : Successful - Mon Jun 30 13:23:52 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : nand_gate
 Top-level Entity Name : nand_gate
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.eda.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>EDA Netlist Writer report for and_gate\r\nWed Jun 25 12:33:23 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. EDA Netlist Writer Summary\r\n  3. Simulation Settings\r\n  4. Simulation Generated Files\r\n  5. EDA Netlist Writer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------+\r\n; EDA Netlist Writer Summary                                        ;\r\n+---------------------------+---------------------------------------+\r\n; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:33:23 2025 ;\r\n; Revision Name             ; and_gate                              ;\r\n; Top-level Entity Name     ; and_gate                              ;\r\n; Family                    ; MAX V                                 ;\r\n; Simulation Files Creation ; Successful                            ;\r\n+---------------------------+---------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Settings                                                                                                             ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Option                                                                                            ; Setting                     ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Tool Name                                                                                         ; Questa Intel FPGA (Verilog) ;\r\n; Generate functional simulation netlist                                                            ; On                          ;\r\n; Truncate long hierarchy paths                                                                     ; Off                         ;\r\n; Map illegal HDL characters                                                                        ; Off                         ;\r\n; Flatten buses into individual nodes                                                               ; Off                         ;\r\n; Maintain hierarchy                                                                                ; Off                         ;\r\n; Bring out device-wide set/reset signals as ports                                                  ; Off                         ;\r\n; Enable glitch filtering                                                                           ; Off                         ;\r\n; Do not write top level VHDL entity                                                                ; Off                         ;\r\n; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                         ;\r\n; Architecture name in VHDL output netlist                                                          ; structure                   ;\r\n; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                         ;\r\n; Generate third-party EDA tool command script for gate-level simulation                            ; Off                         ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Generated Files                                                                                           ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; Generated Files                                                                                                      ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/and_gate.vo ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------+\r\n; EDA Netlist Writer Messages ;\r\n+-----------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime EDA Netlist Writer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:33:23 2025\r\nInfo: Command: quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (204019): Generated file and_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/\" for EDA simulation tool\r\nInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4641 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:33:23 2025\r\n    Info: Elapsed time: 00:00:00\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.eda.rpt b/gate-level-modeling/emago/and_gate/output_files/and_gate.eda.rpt
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.eda.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.eda.rpt	(date 1751260699644)
@@ -1,5 +1,5 @@
 EDA Netlist Writer report for and_gate
-Wed Jun 25 12:33:23 2025
+Mon Jun 30 13:18:19 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -37,7 +37,7 @@
 +-------------------------------------------------------------------+
 ; EDA Netlist Writer Summary                                        ;
 +---------------------------+---------------------------------------+
-; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:33:23 2025 ;
+; EDA Netlist Writer Status ; Successful - Mon Jun 30 13:18:19 2025 ;
 ; Revision Name             ; and_gate                              ;
 ; Top-level Entity Name     ; and_gate                              ;
 ; Family                    ; MAX V                                 ;
@@ -81,14 +81,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime EDA Netlist Writer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:33:23 2025
+    Info: Processing started: Mon Jun 30 13:18:18 2025
 Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (204019): Generated file and_gate.vo in folder "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/simulation/questa/" for EDA simulation tool
 Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4641 megabytes
-    Info: Processing ended: Wed Jun 25 12:33:23 2025
-    Info: Elapsed time: 00:00:00
+    Info: Processing ended: Mon Jun 30 13:18:19 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.fit.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter Status : Successful - Wed Jun 25 12:33:17 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : and_gate\r\nTop-level Entity Name : and_gate\r\nFamily : MAX V\r\nDevice : 5M40ZM64C4\r\nTiming Models : Final\r\nTotal logic elements : 1 / 40 ( 3 % )\r\nTotal pins : 3 / 30 ( 10 % )\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.summary b/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.summary
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.fit.summary	(date 1751260693507)
@@ -1,4 +1,4 @@
-Fitter Status : Successful - Wed Jun 25 12:33:17 2025
+Fitter Status : Successful - Mon Jun 30 13:18:13 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : and_gate
 Top-level Entity Name : and_gate
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.map.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827423863 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Analysis & Synthesis Quartus Prime \" \"Running Quartus Prime Analysis & Synthesis\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827423864 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:57:03 2025 \" \"Processing started: Wed Jun 25 12:57:03 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827423864 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827423864 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate \" \"Command: quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827423864 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827424316 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827424317 \"\"}\r\n{ \"Info\" \"ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES\" \"xnor_gate.v 1 1 \" \"Found 1 design units, including 1 entities, in source file xnor_gate.v\" { { \"Info\" \"ISGN_ENTITY_NAME\" \"1 xnor_gate \" \"Found entity 1: xnor_gate\" {  } { { \"xnor_gate.v\" \"\" { Text \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/xnor_gate.v\" 10 -1 0 } }  } 0 12023 \"Found entity %1!d!: %2!s!\" 0 0 \"Design Software\" 0 -1 1750827433998 \"\"}  } {  } 0 12021 \"Found %2!llu! design units, including %3!llu! entities, in source file %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827433998 \"\"}\r\n{ \"Info\" \"ISGN_START_ELABORATION_TOP\" \"xnor_gate \" \"Elaborating entity \\\"xnor_gate\\\" for the top level hierarchy\" {  } {  } 0 12127 \"Elaborating entity \\\"%1!s!\\\" for the top level hierarchy\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827434031 \"\"}\r\n{ \"Info\" \"ICUT_CUT_TM_SUMMARY\" \"4 \" \"Implemented 4 device resources after synthesis - the final resource count might be different\" { { \"Info\" \"ICUT_CUT_TM_IPINS\" \"2 \" \"Implemented 2 input pins\" {  } {  } 0 21058 \"Implemented %1!d! input pins\" 0 0 \"Design Software\" 0 -1 1750827434223 \"\"} { \"Info\" \"ICUT_CUT_TM_OPINS\" \"1 \" \"Implemented 1 output pins\" {  } {  } 0 21059 \"Implemented %1!d! output pins\" 0 0 \"Design Software\" 0 -1 1750827434223 \"\"} { \"Info\" \"ICUT_CUT_TM_LCELLS\" \"1 \" \"Implemented 1 logic cells\" {  } {  } 0 21061 \"Implemented %1!d! logic cells\" 0 0 \"Design Software\" 0 -1 1750827434223 \"\"}  } {  } 0 21057 \"Implemented %1!d! device resources after synthesis - the final resource count might be different\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827434223 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Analysis & Synthesis 0 s 1  Quartus Prime \" \"Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4722 \" \"Peak virtual memory: 4722 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827434266 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:57:14 2025 \" \"Processing ended: Wed Jun 25 12:57:14 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827434266 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:11 \" \"Elapsed time: 00:00:11\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827434266 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:26 \" \"Total CPU time (on all processors): 00:00:26\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827434266 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827434266 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.map.qmsg b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.map.qmsg
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.map.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.map.qmsg	(date 1751261976953)
@@ -1,9 +1,9 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827423863 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827423864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:57:03 2025 " "Processing started: Wed Jun 25 12:57:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827423864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827423864 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827423864 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750827424316 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750827424317 ""}
-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate " "Found entity 1: xnor_gate" {  } { { "xnor_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/xnor_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750827433998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827433998 ""}
-{ "Info" "ISGN_START_ELABORATION_TOP" "xnor_gate " "Elaborating entity \"xnor_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750827434031 ""}
-{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750827434223 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750827434223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750827434223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750827434223 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827434266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:57:14 2025 " "Processing ended: Wed Jun 25 12:57:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827434266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827434266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827434266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827434266 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261966380 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261966380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:39:26 2025 " "Processing started: Mon Jun 30 13:39:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261966380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261966380 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261966381 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751261966833 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751261966833 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate " "Found entity 1: xnor_gate" {  } { { "xnor_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/xnor_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751261976643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261976643 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "xnor_gate " "Elaborating entity \"xnor_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751261976679 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751261976874 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751261976874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751261976874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751261976874 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261976923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:39:36 2025 " "Processing ended: Mon Jun 30 13:39:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261976923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261976923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261976923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261976923 ""}
Index: gate-level-modeling/emago/nand_gate/output_files/nand_gate.sta.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Timing Analyzer report for nand_gate\r\nWed Jun 25 12:48:07 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Timing Analyzer Summary\r\n  3. Parallel Compilation\r\n  4. Clocks\r\n  5. Fmax Summary\r\n  6. Setup Summary\r\n  7. Hold Summary\r\n  8. Recovery Summary\r\n  9. Removal Summary\r\n 10. Minimum Pulse Width Summary\r\n 11. Clock Transfers\r\n 12. Report TCCS\r\n 13. Report RSKM\r\n 14. Unconstrained Paths Summary\r\n 15. Unconstrained Input Ports\r\n 16. Unconstrained Output Ports\r\n 17. Unconstrained Input Ports\r\n 18. Unconstrained Output Ports\r\n 19. Timing Analyzer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------------------------+\r\n; Timing Analyzer Summary                                                         ;\r\n+-----------------------+---------------------------------------------------------+\r\n; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Timing Analyzer       ; Legacy Timing Analyzer                                  ;\r\n; Revision Name         ; nand_gate                                               ;\r\n; Device Family         ; MAX V                                                   ;\r\n; Device Name           ; 5M40ZM64C4                                              ;\r\n; Timing Models         ; Final                                                   ;\r\n; Delay Model           ; Slow Model                                              ;\r\n; Rise/Fall Delays      ; Unavailable                                             ;\r\n+-----------------------+---------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n----------\r\n; Clocks ;\r\n----------\r\nNo clocks to report.\r\n\r\n\r\n----------------\r\n; Fmax Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n-----------------\r\n; Setup Summary ;\r\n-----------------\r\nNo paths to report.\r\n\r\n\r\n----------------\r\n; Hold Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n--------------------\r\n; Recovery Summary ;\r\n--------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Removal Summary ;\r\n-------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------------------\r\n; Minimum Pulse Width Summary ;\r\n-------------------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Clock Transfers ;\r\n-------------------\r\nNothing to report.\r\n\r\n\r\n---------------\r\n; Report TCCS ;\r\n---------------\r\nNo dedicated SERDES Transmitter circuitry present in device or used in design\r\n\r\n\r\n---------------\r\n; Report RSKM ;\r\n---------------\r\nNo non-DPA dedicated SERDES Receiver circuitry present in device or used in design\r\n\r\n\r\n+------------------------------------------------+\r\n; Unconstrained Paths Summary                    ;\r\n+---------------------------------+-------+------+\r\n; Property                        ; Setup ; Hold ;\r\n+---------------------------------+-------+------+\r\n; Illegal Clocks                  ; 0     ; 0    ;\r\n; Unconstrained Clocks            ; 0     ; 0    ;\r\n; Unconstrained Input Ports       ; 2     ; 2    ;\r\n; Unconstrained Input Port Paths  ; 2     ; 2    ;\r\n; Unconstrained Output Ports      ; 1     ; 1    ;\r\n; Unconstrained Output Port Paths ; 2     ; 2    ;\r\n+---------------------------------+-------+------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------+\r\n; Timing Analyzer Messages ;\r\n+--------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Timing Analyzer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:48:05 2025\r\nInfo: Command: quartus_sta nand_gate -c nand_gate\r\nInfo: qsta_default_script.tcl version: #1\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (334003): Started post-fitting delay annotation\r\nInfo (334004): Delay annotation completed successfully\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\r\nInfo (332159): No clocks to report\r\nInfo (332140): No fmax paths to report\r\nInfo: Can't run Report Timing Closure Recommendations. The current device family is not supported.\r\nInfo (332140): No Setup paths to report\r\nInfo (332140): No Hold paths to report\r\nInfo (332140): No Recovery paths to report\r\nInfo (332140): No Removal paths to report\r\nInfo (332140): No Minimum Pulse Width paths to report\r\nInfo (332001): The selected device family is not supported by the report_metastability command.\r\nInfo (332102): Design is not fully constrained for setup requirements\r\nInfo (332102): Design is not fully constrained for hold requirements\r\nInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\r\n    Info: Peak virtual memory: 4697 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:48:07 2025\r\n    Info: Elapsed time: 00:00:02\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.sta.rpt b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.sta.rpt
--- a/gate-level-modeling/emago/nand_gate/output_files/nand_gate.sta.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/output_files/nand_gate.sta.rpt	(date 1751261042141)
@@ -1,5 +1,5 @@
 Timing Analyzer report for nand_gate
-Wed Jun 25 12:48:07 2025
+Mon Jun 30 13:24:02 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -196,7 +196,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Timing Analyzer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:48:05 2025
+    Info: Processing started: Mon Jun 30 13:24:00 2025
 Info: Command: quartus_sta nand_gate -c nand_gate
 Info: qsta_default_script.tcl version: #1
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
@@ -221,7 +221,7 @@
 Info (332102): Design is not fully constrained for hold requirements
 Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
     Info: Peak virtual memory: 4697 megabytes
-    Info: Processing ended: Wed Jun 25 12:48:07 2025
+    Info: Processing ended: Mon Jun 30 13:24:02 2025
     Info: Elapsed time: 00:00:02
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.npp.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827464929 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Netlist Viewers Preprocess Quartus Prime \" \"Running Quartus Prime Netlist Viewers Preprocess\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827464929 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:57:44 2025 \" \"Processing started: Wed Jun 25 12:57:44 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827464929 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827464929 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_npp xnor_gate -c xnor_gate --netlist_type=sgate \" \"Command: quartus_npp xnor_gate -c xnor_gate --netlist_type=sgate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827464929 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827465205 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Netlist Viewers Preprocess 0 s 1  Quartus Prime \" \"Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4571 \" \"Peak virtual memory: 4571 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827465213 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:57:45 2025 \" \"Processing ended: Wed Jun 25 12:57:45 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827465213 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827465213 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:00 \" \"Total CPU time (on all processors): 00:00:00\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827465213 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827465213 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.npp.qmsg b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.npp.qmsg
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.npp.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.npp.qmsg	(date 1751261995045)
@@ -1,5 +1,5 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827464929 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827464929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:57:44 2025 " "Processing started: Wed Jun 25 12:57:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827464929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750827464929 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp xnor_gate -c xnor_gate --netlist_type=sgate " "Command: quartus_npp xnor_gate -c xnor_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750827464929 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1750827465205 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827465213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:57:45 2025 " "Processing ended: Wed Jun 25 12:57:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827465213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827465213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827465213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750827465213 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261994667 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261994667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:39:54 2025 " "Processing started: Mon Jun 30 13:39:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261994667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261994667 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp xnor_gate -c xnor_gate --netlist_type=sgate " "Command: quartus_npp xnor_gate -c xnor_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261994667 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751261994971 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261994977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:39:54 2025 " "Processing ended: Mon Jun 30 13:39:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261994977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261994977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261994977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261994977 ""}
Index: gate-level-modeling/emago/and_gate/db/and_gate.npp.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826011376 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Netlist Viewers Preprocess Quartus Prime \" \"Running Quartus Prime Netlist Viewers Preprocess\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826011377 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:33:31 2025 \" \"Processing started: Wed Jun 25 12:33:31 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826011377 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826011377 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_npp and_gate -c and_gate --netlist_type=sgate \" \"Command: quartus_npp and_gate -c and_gate --netlist_type=sgate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826011377 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826011662 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Netlist Viewers Preprocess 0 s 1  Quartus Prime \" \"Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4571 \" \"Peak virtual memory: 4571 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826011678 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:33:31 2025 \" \"Processing ended: Wed Jun 25 12:33:31 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826011678 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826011678 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:00 \" \"Total CPU time (on all processors): 00:00:00\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826011678 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826011678 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.npp.qmsg b/gate-level-modeling/emago/and_gate/db/and_gate.npp.qmsg
--- a/gate-level-modeling/emago/and_gate/db/and_gate.npp.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.npp.qmsg	(date 1751260829386)
@@ -1,5 +1,5 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826011376 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826011377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:33:31 2025 " "Processing started: Wed Jun 25 12:33:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826011377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826011377 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp and_gate -c and_gate --netlist_type=sgate " "Command: quartus_npp and_gate -c and_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826011377 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1750826011662 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826011678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:33:31 2025 " "Processing ended: Wed Jun 25 12:33:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826011678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826011678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826011678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826011678 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260827451 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260827452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:20:27 2025 " "Processing started: Mon Jun 30 13:20:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260827452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751260827452 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp and_gate -c and_gate --netlist_type=sgate " "Command: quartus_npp and_gate -c and_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751260827452 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751260829286 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260829320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:20:29 2025 " "Processing ended: Mon Jun 30 13:20:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260829320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260829320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260829320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751260829320 ""}
Index: gate-level-modeling/emago/nand_gate/simulation/questa/nand_gate.vo
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>// Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n// Your use of Altera Corporation's design tools, logic functions \r\n// and other software and tools, and any partner logic \r\n// functions, and any output files from any of the foregoing \r\n// (including device programming or simulation files), and any \r\n// associated documentation or information are expressly subject \r\n// to the terms and conditions of the Altera Program License \r\n// Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n// the Altera IP License Agreement, or other applicable license\r\n// agreement, including, without limitation, that your use is for\r\n// the sole purpose of programming logic devices manufactured by\r\n// Altera and sold by Altera or its authorized distributors.  Please\r\n// refer to the Altera Software License Subscription Agreements \r\n// on the Quartus Prime software download page.\r\n\r\n// VENDOR \"Altera\"\r\n// PROGRAM \"Quartus Prime\"\r\n// VERSION \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\"\r\n\r\n// DATE \"06/25/2025 12:48:08\"\r\n\r\n// \r\n// Device: Altera 5M40ZM64C4 Package MBGA64\r\n// \r\n\r\n// \r\n// This Verilog file should be used for Questa Intel FPGA (Verilog) only\r\n// \r\n\r\n`timescale 1 ps/ 1 ps\r\n\r\nmodule nand_gate (\r\n\tA,\r\n\tB,\r\n\tC);\r\ninput \tA;\r\ninput \tB;\r\noutput \tC;\r\n\r\n// Design Ports Information\r\n\r\n\r\nwire gnd;\r\nwire vcc;\r\nwire unknown;\r\n\r\nassign gnd = 1'b0;\r\nassign vcc = 1'b1;\r\nassign unknown = 1'bx;\r\n\r\ntri1 devclrn;\r\ntri1 devpor;\r\ntri1 devoe;\r\nwire \\A~combout ;\r\nwire \\B~combout ;\r\nwire \\emago~combout ;\r\n\r\n\r\n// Location: PIN_F3,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\A~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\A~combout ),\r\n\t.padio(A));\r\n// synopsys translate_off\r\ndefparam \\A~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_E2,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\B~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\B~combout ),\r\n\t.padio(B));\r\n// synopsys translate_off\r\ndefparam \\B~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: LC_X2_Y2_N5\r\nmaxv_lcell emago(\r\n// Equation(s):\r\n// \\emago~combout  = ((\\A~combout  & ((\\B~combout ))))\r\n\r\n\t.clk(gnd),\r\n\t.dataa(vcc),\r\n\t.datab(\\A~combout ),\r\n\t.datac(vcc),\r\n\t.datad(\\B~combout ),\r\n\t.aclr(gnd),\r\n\t.aload(gnd),\r\n\t.sclr(gnd),\r\n\t.sload(gnd),\r\n\t.ena(vcc),\r\n\t.cin(gnd),\r\n\t.cin0(gnd),\r\n\t.cin1(vcc),\r\n\t.inverta(gnd),\r\n\t.regcascin(gnd),\r\n\t.devclrn(devclrn),\r\n\t.devpor(devpor),\r\n\t.combout(\\emago~combout ),\r\n\t.regout(),\r\n\t.cout(),\r\n\t.cout0(),\r\n\t.cout1());\r\n// synopsys translate_off\r\ndefparam emago.lut_mask = \"cc00\";\r\ndefparam emago.operation_mode = \"normal\";\r\ndefparam emago.output_mode = \"comb_only\";\r\ndefparam emago.register_cascade_mode = \"off\";\r\ndefparam emago.sum_lutc_input = \"datac\";\r\ndefparam emago.synch_mode = \"off\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_F8,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: 16mA\r\nmaxv_io \\C~I (\r\n\t.datain(!\\emago~combout ),\r\n\t.oe(vcc),\r\n\t.combout(),\r\n\t.padio(C));\r\n// synopsys translate_off\r\ndefparam \\C~I .operation_mode = \"output\";\r\n// synopsys translate_on\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/simulation/questa/nand_gate.vo b/gate-level-modeling/emago/nand_gate/simulation/questa/nand_gate.vo
--- a/gate-level-modeling/emago/nand_gate/simulation/questa/nand_gate.vo	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/simulation/questa/nand_gate.vo	(date 1751261044465)
@@ -17,7 +17,7 @@
 // PROGRAM "Quartus Prime"
 // VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"
 
-// DATE "06/25/2025 12:48:08"
+// DATE "06/30/2025 13:24:04"
 
 // 
 // Device: Altera 5M40ZM64C4 Package MBGA64
Index: gate-level-modeling/emago/nand_gate/incremental_db/compiled_partitions/nand_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:45:08 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/incremental_db/compiled_partitions/nand_gate.db_info b/gate-level-modeling/emago/nand_gate/incremental_db/compiled_partitions/nand_gate.db_info
--- a/gate-level-modeling/emago/nand_gate/incremental_db/compiled_partitions/nand_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/incremental_db/compiled_partitions/nand_gate.db_info	(date 1751261032095)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:45:08 2025
+Creation_Time = Mon Jun 30 13:23:52 2025
Index: gate-level-modeling/emago/nor_gate/nor_gate.v
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>//-----------------------------------------------------\r\n// Laboratory Experiment 001\r\n// Design Name : nor_gate\r\n// File Name : nor_gate.v\r\n// Function : Implement NOR logic gate\r\n// Designer: Ernie Mago\r\n// Period: Term 3 AY24-25\r\n//-----------------------------------------------------\r\n\r\nmodule nor_gate(\r\n  input A, B,\r\n  output C\r\n  );\r\n\r\n  // Gate type\r\n  nor emago (C, A, B);\r\n\r\nendmodule
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/nor_gate.v b/gate-level-modeling/emago/nor_gate/nor_gate.v
--- a/gate-level-modeling/emago/nor_gate/nor_gate.v	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/nor_gate.v	(date 1751261227970)
@@ -8,11 +8,11 @@
 //-----------------------------------------------------
 
 module nor_gate(
-  input A, B,
+  input A,B,
   output C
   );
-
+  
   // Gate type
-  nor emago (C, A, B);
+  nor  emago (C, A, B);
 
 endmodule
\ No newline at end of file
Index: gate-level-modeling/emago/nand_gate/nand_gate.v
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>//-----------------------------------------------------\r\n// Laboratory Experiment 001\r\n// Design Name : nand_gate\r\n// File Name : nand_gate.v\r\n// Function : Implement NAND logic gate\r\n// Designer: Ernie Mago\r\n// Period: Term 3 AY24-25\r\n//-----------------------------------------------------\r\n\r\nmodule nand_gate(\r\n  input A, B,\r\n  output C\r\n  );\r\n\r\n  // Gate type\r\n  nand emago (C, A, B);\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/nand_gate.v b/gate-level-modeling/emago/nand_gate/nand_gate.v
--- a/gate-level-modeling/emago/nand_gate/nand_gate.v	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/nand_gate.v	(date 1751261019425)
@@ -8,11 +8,11 @@
 //-----------------------------------------------------
 
 module nand_gate(
-  input A, B,
+  input A,B,
   output C
   );
-
+  
   // Gate type
-  nand emago (C, A, B);
+  nand  emago (C, A, B);
 
-endmodule
+endmodule
\ No newline at end of file
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.asm.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826884321 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Assembler Quartus Prime \" \"Running Quartus Prime Assembler\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826884322 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:48:04 2025 \" \"Processing started: Wed Jun 25 12:48:04 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826884322 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Assembler\" 0 -1 1750826884322 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate \" \"Command: quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Assembler\" 0 -1 1750826884322 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Assembler\" 0 -1 1750826884726 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_POWER_DATA\" \"\" \"Writing out detailed assembly data for power analysis\" {  } {  } 0 115031 \"Writing out detailed assembly data for power analysis\" 0 0 \"Assembler\" 0 -1 1750826884744 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_PROGRAMMING_FILES\" \"\" \"Assembler is generating device programming files\" {  } {  } 0 115030 \"Assembler is generating device programming files\" 0 0 \"Assembler\" 0 -1 1750826884748 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Assembler 0 s 1  Quartus Prime \" \"Quartus Prime Assembler was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4686 \" \"Peak virtual memory: 4686 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826884895 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:48:04 2025 \" \"Processing ended: Wed Jun 25 12:48:04 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826884895 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826884895 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826884895 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Assembler\" 0 -1 1750826884895 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.asm.qmsg b/gate-level-modeling/emago/nand_gate/db/nand_gate.asm.qmsg
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.asm.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.asm.qmsg	(date 1751261039043)
@@ -1,7 +1,7 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826884321 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826884322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:48:04 2025 " "Processing started: Wed Jun 25 12:48:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826884322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750826884322 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750826884322 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750826884726 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750826884744 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750826884748 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826884895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:48:04 2025 " "Processing ended: Wed Jun 25 12:48:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826884895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826884895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826884895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750826884895 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261038337 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261038337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:23:58 2025 " "Processing started: Mon Jun 30 13:23:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261038337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751261038337 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751261038337 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751261038747 ""}
+{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751261038809 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751261038813 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261039020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:23:59 2025 " "Processing ended: Mon Jun 30 13:23:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261039020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261039020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261039020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751261039020 ""}
Index: gate-level-modeling/emago/nor_gate/nor_gate.qpf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:35:47  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\nQUARTUS_VERSION = \"24.1\"\r\nDATE = \"12:35:47  June 25, 2025\"\r\n\r\n# Revisions\r\n\r\nPROJECT_REVISION = \"nor_gate\"\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/nor_gate.qpf b/gate-level-modeling/emago/nor_gate/nor_gate.qpf
--- a/gate-level-modeling/emago/nor_gate/nor_gate.qpf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/nor_gate.qpf	(date 1751261172357)
@@ -19,12 +19,12 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:35:47  June 25, 2025
+# Date created = 13:26:12  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 
 QUARTUS_VERSION = "24.1"
-DATE = "12:35:47  June 25, 2025"
+DATE = "13:26:12  June 30, 2025"
 
 # Revisions
 
Index: gate-level-modeling/emago/nor_gate/nor_gate.qsf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:35:47  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Notes:\r\n#\r\n# 1) The default values for assignments are stored in the file:\r\n#\t\tnor_gate_assignment_defaults.qdf\r\n#    If this file doesn't exist, see file:\r\n#\t\tassignment_defaults.qdf\r\n#\r\n# 2) Intel recommends that you do not modify this file. This\r\n#    file is updated automatically by the Quartus Prime software\r\n#    and any changes you make may be lost or overwritten.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\n\r\nset_global_assignment -name FAMILY \"MAX V\"\r\nset_global_assignment -name DEVICE auto\r\nset_global_assignment -name TOP_LEVEL_ENTITY nor_gate\r\nset_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0\r\nset_global_assignment -name PROJECT_CREATION_TIME_DATE \"12:35:47  JUNE 25, 2025\"\r\nset_global_assignment -name LAST_QUARTUS_VERSION \"24.1std.0 Lite Edition\"\r\nset_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files\r\nset_global_assignment -name EDA_SIMULATION_TOOL \"Questa Intel FPGA (Verilog)\"\r\nset_global_assignment -name EDA_TIME_SCALE \"1 ps\" -section_id eda_simulation\r\nset_global_assignment -name EDA_OUTPUT_DATA_FORMAT \"VERILOG HDL\" -section_id eda_simulation\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan\r\nset_global_assignment -name VERILOG_FILE nor_gate.v
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/nor_gate.qsf b/gate-level-modeling/emago/nor_gate/nor_gate.qsf
--- a/gate-level-modeling/emago/nor_gate/nor_gate.qsf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/nor_gate.qsf	(date 1751261227997)
@@ -19,7 +19,7 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:35:47  June 25, 2025
+# Date created = 13:26:12  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 #
@@ -41,7 +41,7 @@
 set_global_assignment -name DEVICE auto
 set_global_assignment -name TOP_LEVEL_ENTITY nor_gate
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
-set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:35:47  JUNE 25, 2025"
+set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:26:12  JUNE 30, 2025"
 set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
 set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.sta.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827441722 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Timing Analyzer Quartus Prime \" \"Running Quartus Prime Timing Analyzer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827441722 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:57:21 2025 \" \"Processing started: Wed Jun 25 12:57:21 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827441722 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827441722 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_sta xnor_gate -c xnor_gate \" \"Command: quartus_sta xnor_gate -c xnor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827441722 \"\"}\r\n{ \"Info\" \"0\" \"\" \"qsta_default_script.tcl version: #1\" {  } {  } 0 0 \"qsta_default_script.tcl version: #1\" 0 0 \"Timing Analyzer\" 0 0 1750827441909 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Timing Analyzer\" 0 -1 1750827442065 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Timing Analyzer\" 0 -1 1750827442066 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_STARTED\" \"\" \"Started post-fitting delay annotation\" {  } {  } 0 334003 \"Started post-fitting delay annotation\" 0 0 \"Timing Analyzer\" 0 -1 1750827442153 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_COMPLETED\" \"\" \"Delay annotation completed successfully\" {  } {  } 0 334004 \"Delay annotation completed successfully\" 0 0 \"Timing Analyzer\" 0 -1 1750827442178 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"xnor_gate.sdc \" \"Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Timing Analyzer\" 0 -1 1750827442208 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_DERIVING\" \"base clocks \\\"derive_clocks -period 1.0\\\" \" \"No user constrained base clocks found in the design. Calling \\\"derive_clocks -period 1.0\\\"\" {  } {  } 0 332142 \"No user constrained %1!s! found in the design. Calling %2!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827442209 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Timing Analyzer\" 0 -1 1750827442209 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Timing Analyzer\" 0 -1 1750827442209 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" {  } {  } 0 0 \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" 0 0 \"Timing Analyzer\" 0 0 1750827442211 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827442221 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"fmax \" \"No fmax paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827442227 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" {  } {  } 0 0 \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" 0 0 \"Timing Analyzer\" 0 0 1750827442229 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Setup \" \"No Setup paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827442233 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Hold \" \"No Hold paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827442237 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Recovery \" \"No Recovery paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827442241 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Removal \" \"No Removal paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827442244 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Minimum Pulse Width \" \"No Minimum Pulse Width paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827442247 \"\"}\r\n{ \"Info\" \"ISTA_METASTABILITY_REPORT_DISABLED\" \"\" \"The selected device family is not supported by the report_metastability command.\" {  } {  } 0 332001 \"The selected device family is not supported by the report_metastability command.\" 0 0 \"Timing Analyzer\" 0 -1 1750827442249 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"setup \" \"Design is not fully constrained for setup requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750827442259 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"hold \" \"Design is not fully constrained for hold requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750827442259 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Timing Analyzer 0 s 3 s Quartus Prime \" \"Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4697 \" \"Peak virtual memory: 4697 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827442300 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:57:22 2025 \" \"Processing ended: Wed Jun 25 12:57:22 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827442300 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827442300 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827442300 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827442300 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.sta.qmsg b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.sta.qmsg
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.sta.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.sta.qmsg	(date 1751261983605)
@@ -1,25 +1,25 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827441722 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827441722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:57:21 2025 " "Processing started: Wed Jun 25 12:57:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827441722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750827441722 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xnor_gate -c xnor_gate " "Command: quartus_sta xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750827441722 ""}
-{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750827441909 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750827442065 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750827442066 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750827442153 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750827442178 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xnor_gate.sdc " "Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750827442208 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750827442209 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1750827442209 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1750827442209 ""}
-{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750827442211 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1750827442221 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827442227 ""}
-{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750827442229 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827442233 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827442237 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827442241 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827442244 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827442247 ""}
-{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750827442249 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750827442259 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750827442259 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827442300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:57:22 2025 " "Processing ended: Wed Jun 25 12:57:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827442300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827442300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827442300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750827442300 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261983011 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261983011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:39:42 2025 " "Processing started: Mon Jun 30 13:39:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261983011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261983011 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xnor_gate -c xnor_gate " "Command: quartus_sta xnor_gate -c xnor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261983011 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751261983192 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751261983346 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751261983346 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751261983433 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751261983455 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xnor_gate.sdc " "Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751261983484 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751261983485 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1751261983485 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1751261983485 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751261983486 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1751261983495 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261983510 ""}
+{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751261983512 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261983516 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261983521 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261983525 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261983529 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261983532 ""}
+{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1751261983535 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261983545 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261983545 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261983589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:39:43 2025 " "Processing ended: Mon Jun 30 13:39:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261983589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261983589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261983589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751261983589 ""}
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.done
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Wed Jun 25 12:40:25 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.done b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.done
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.done	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.done	(date 1751261253932)
@@ -1,1 +1,1 @@
-Wed Jun 25 12:40:25 2025
+Mon Jun 30 13:27:33 2025
Index: gate-level-modeling/emago/xnor_gate/db/xnor_gate.tmw_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>start_full_compilation:s:00:00:21\r\nstart_analysis_synthesis:s:00:00:11-start_full_compilation\r\nstart_analysis_elaboration:s-start_full_compilation\r\nstart_fitter:s:00:00:03-start_full_compilation\r\nstart_assembler:s:00:00:03-start_full_compilation\r\nstart_timing_analyzer:s:00:00:02-start_full_compilation\r\nstart_eda_netlist_writer:s:00:00:02-start_full_compilation\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.tmw_info b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.tmw_info
--- a/gate-level-modeling/emago/xnor_gate/db/xnor_gate.tmw_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/db/xnor_gate.tmw_info	(date 1751262023651)
@@ -1,7 +1,7 @@
 start_full_compilation:s:00:00:21
-start_analysis_synthesis:s:00:00:11-start_full_compilation
+start_analysis_synthesis:s:00:00:12-start_full_compilation
 start_analysis_elaboration:s-start_full_compilation
 start_fitter:s:00:00:03-start_full_compilation
-start_assembler:s:00:00:03-start_full_compilation
+start_assembler:s:00:00:02-start_full_compilation
 start_timing_analyzer:s:00:00:02-start_full_compilation
 start_eda_netlist_writer:s:00:00:02-start_full_compilation
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.asm.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Assembler report for nor_gate\r\nWed Jun 25 12:39:53 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Assembler Summary\r\n  3. Assembler Settings\r\n  4. Assembler Generated Files\r\n  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.pof\r\n  6. Assembler Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------+\r\n; Assembler Summary                                             ;\r\n+-----------------------+---------------------------------------+\r\n; Assembler Status      ; Successful - Wed Jun 25 12:39:53 2025 ;\r\n; Revision Name         ; nor_gate                              ;\r\n; Top-level Entity Name ; nor_gate                              ;\r\n; Family                ; MAX V                                 ;\r\n; Device                ; 5M40ZM64C4                            ;\r\n+-----------------------+---------------------------------------+\r\n\r\n\r\n+----------------------------------+\r\n; Assembler Settings               ;\r\n+--------+---------+---------------+\r\n; Option ; Setting ; Default Value ;\r\n+--------+---------+---------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Generated Files                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; File Name                                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.pof ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.pof ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; Option         ; Setting                                                                                                                   ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; JTAG usercode  ; 0x0019309A                                                                                                                ;\r\n; Checksum       ; 0x0019349A                                                                                                                ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------+\r\n; Assembler Messages ;\r\n+--------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Assembler\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:39:52 2025\r\nInfo: Command: quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (115031): Writing out detailed assembly data for power analysis\r\nInfo (115030): Assembler is generating device programming files\r\nInfo: Quartus Prime Assembler was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4686 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:39:53 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.asm.rpt b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.asm.rpt
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.asm.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.asm.rpt	(date 1751261243748)
@@ -1,5 +1,5 @@
 Assembler report for nor_gate
-Wed Jun 25 12:39:53 2025
+Mon Jun 30 13:27:23 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -38,7 +38,7 @@
 +---------------------------------------------------------------+
 ; Assembler Summary                                             ;
 +-----------------------+---------------------------------------+
-; Assembler Status      ; Successful - Wed Jun 25 12:39:53 2025 ;
+; Assembler Status      ; Successful - Mon Jun 30 13:27:23 2025 ;
 ; Revision Name         ; nor_gate                              ;
 ; Top-level Entity Name ; nor_gate                              ;
 ; Family                ; MAX V                                 ;
@@ -78,15 +78,15 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Assembler
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:39:52 2025
+    Info: Processing started: Mon Jun 30 13:27:23 2025
 Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (115031): Writing out detailed assembly data for power analysis
 Info (115030): Assembler is generating device programming files
 Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4686 megabytes
-    Info: Processing ended: Wed Jun 25 12:39:53 2025
-    Info: Elapsed time: 00:00:01
+    Info: Processing ended: Mon Jun 30 13:27:23 2025
+    Info: Elapsed time: 00:00:00
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter report for nor_gate\r\nWed Jun 25 12:39:51 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Fitter Summary\r\n  3. Fitter Settings\r\n  4. Parallel Compilation\r\n  5. Pin-Out File\r\n  6. Fitter Resource Usage Summary\r\n  7. Input Pins\r\n  8. Output Pins\r\n  9. I/O Bank Usage\r\n 10. All Package Pins\r\n 11. Output Pin Default Load For Reported TCO\r\n 12. I/O Assignment Warnings\r\n 13. Fitter Resource Utilization by Entity\r\n 14. Delay Chain Summary\r\n 15. Routing Usage Summary\r\n 16. LAB Logic Elements\r\n 17. LAB Signals Sourced\r\n 18. LAB Signals Sourced Out\r\n 19. LAB Distinct Inputs\r\n 20. Fitter Device Options\r\n 21. Fitter Messages\r\n 22. Fitter Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Summary                                                          ;\r\n+-----------------------+-------------------------------------------------+\r\n; Fitter Status         ; Successful - Wed Jun 25 12:39:51 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; nor_gate                                        ;\r\n; Top-level Entity Name ; nor_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Settings                                                                                                                      ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Option                                                             ; Setting                        ; Default Value                  ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Device                                                             ; auto                           ;                                ;\r\n; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;\r\n; Use smart compilation                                              ; Off                            ; Off                            ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;\r\n; Enable compact report table                                        ; Off                            ; Off                            ;\r\n; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;\r\n; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;\r\n; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;\r\n; Always Enable Input Buffers                                        ; Off                            ; Off                            ;\r\n; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;\r\n; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;\r\n; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;\r\n; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;\r\n; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;\r\n; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;\r\n; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;\r\n; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;\r\n; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;\r\n; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;\r\n; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;\r\n; Slow Slew Rate                                                     ; Off                            ; Off                            ;\r\n; PCI I/O                                                            ; Off                            ; Off                            ;\r\n; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;\r\n; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;\r\n; Auto Delay Chains                                                  ; On                             ; On                             ;\r\n; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;\r\n; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;\r\n; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;\r\n; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;\r\n; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;\r\n; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;\r\n; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;\r\n; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;\r\n; Auto Register Duplication                                          ; Auto                           ; Auto                           ;\r\n; Auto Global Clock                                                  ; On                             ; On                             ;\r\n; Auto Global Register Control Signals                               ; On                             ; On                             ;\r\n; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+--------------+\r\n; Pin-Out File ;\r\n+--------------+\r\nThe pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.pin.\r\n\r\n\r\n+------------------------------------------------------------------+\r\n; Fitter Resource Usage Summary                                    ;\r\n+---------------------------------------------+--------------------+\r\n; Resource                                    ; Usage              ;\r\n+---------------------------------------------+--------------------+\r\n; Total logic elements                        ; 1 / 40 ( 3 % )     ;\r\n;     -- Combinational with no register       ; 1                  ;\r\n;     -- Register only                        ; 0                  ;\r\n;     -- Combinational with a register        ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic element usage by number of LUT inputs ;                    ;\r\n;     -- 4 input functions                    ; 0                  ;\r\n;     -- 3 input functions                    ; 0                  ;\r\n;     -- 2 input functions                    ; 1                  ;\r\n;     -- 1 input functions                    ; 0                  ;\r\n;     -- 0 input functions                    ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic elements by mode                      ;                    ;\r\n;     -- normal mode                          ; 1                  ;\r\n;     -- arithmetic mode                      ; 0                  ;\r\n;     -- qfbk mode                            ; 0                  ;\r\n;     -- register cascade mode                ; 0                  ;\r\n;     -- synchronous clear/load mode          ; 0                  ;\r\n;     -- asynchronous clear/load mode         ; 0                  ;\r\n;                                             ;                    ;\r\n; Total registers                             ; 0 / 40 ( 0 % )     ;\r\n; Total LABs                                  ; 1 / 4 ( 25 % )     ;\r\n; Logic elements in carry chains              ; 0                  ;\r\n; Virtual pins                                ; 0                  ;\r\n; I/O pins                                    ; 3 / 30 ( 10 % )    ;\r\n;     -- Clock pins                           ; 1 / 2 ( 50 % )     ;\r\n;                                             ;                    ;\r\n; UFM blocks                                  ; 0 / 1 ( 0 % )      ;\r\n;                                             ;                    ;\r\n;     -- Total Fixed Point DSP Blocks         ; 0                  ;\r\n;     -- Total Floating Point DSP Blocks      ; 0                  ;\r\n;                                             ;                    ;\r\n; Global signals                              ; 0                  ;\r\n;     -- Global clocks                        ; 0 / 4 ( 0 % )      ;\r\n; JTAGs                                       ; 0 / 1 ( 0 % )      ;\r\n; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.2% ;\r\n; Peak interconnect usage (total/H/V)         ; 0.3% / 0.3% / 0.2% ;\r\n; Maximum fan-out                             ; 1                  ;\r\n; Highest non-global fan-out                  ; 1                  ;\r\n; Total fan-out                               ; 3                  ;\r\n; Average fan-out                             ; 0.75               ;\r\n+---------------------------------------------+--------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Input Pins                                                                                                                                                                                                                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; A    ; F3    ; 1        ; 1            ; 1            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n; B    ; E2    ; 1        ; 1            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Output Pins                                                                                                                                                                                                                                                                                                            ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; C    ; F8    ; 2        ; 8            ; 1            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n\r\n\r\n+-----------------------------------------------------------+\r\n; I/O Bank Usage                                            ;\r\n+----------+-----------------+---------------+--------------+\r\n; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;\r\n+----------+-----------------+---------------+--------------+\r\n; 1        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;\r\n; 2        ; 1 / 13 ( 8 % )  ; 3.3V          ; --           ;\r\n+----------+-----------------+---------------+--------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; All Package Pins                                                                                                                             ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; A1       ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; A2       ; 80         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A3       ; 78         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A4       ; 76         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A6       ; 69         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A8       ; 58         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B2       ; 82         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; B3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B7       ; 54         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B8       ; 57         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C2       ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; C5       ; 70         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C6       ; 67         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C8       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D2       ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D6       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;\r\n; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D8       ; 50         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; E1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E2       ; 8          ; 1        ; B              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F1       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F3       ; 14         ; 1        ; A              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; F4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F5       ; 33         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F6       ; 35         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F8       ; 43         ; 2        ; C              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; G1       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G3       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G7       ; 37         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; G8       ; 39         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H1       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H2       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H3       ; 20         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H4       ; 22         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H5       ; 24         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H6       ; 26         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H7       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H8       ; 40         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\nNote: Pin directions (input, output or bidir) are based on device operating in user mode.\r\n\r\n\r\n+-------------------------------------------------------------+\r\n; Output Pin Default Load For Reported TCO                    ;\r\n+----------------------------+-------+------------------------+\r\n; I/O Standard               ; Load  ; Termination Resistance ;\r\n+----------------------------+-------+------------------------+\r\n; 3.3-V LVTTL                ; 10 pF ; Not Available          ;\r\n; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;\r\n; 2.5 V                      ; 10 pF ; Not Available          ;\r\n; 1.8 V                      ; 10 pF ; Not Available          ;\r\n; 1.5 V                      ; 10 pF ; Not Available          ;\r\n; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 1.2 V                      ; 10 pF ; Not Available          ;\r\n; LVDS_E_3R                  ; 10 pF ; Not Available          ;\r\n; RSDS_E_3R                  ; 10 pF ; Not Available          ;\r\n+----------------------------+-------+------------------------+\r\nNote: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.\r\n\r\n\r\n+----------------------------------------+\r\n; I/O Assignment Warnings                ;\r\n+----------+-----------------------------+\r\n; Pin Name ; Reason                      ;\r\n+----------+-----------------------------+\r\n; C        ; Missing location assignment ;\r\n; A        ; Missing location assignment ;\r\n; B        ; Missing location assignment ;\r\n+----------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Resource Utilization by Entity                                                                                                                                                                                              ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |nor_gate                  ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |nor_gate           ; nor_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+---------------------------------+\r\n; Delay Chain Summary             ;\r\n+------+----------+---------------+\r\n; Name ; Pin Type ; Pad to Core 0 ;\r\n+------+----------+---------------+\r\n; C    ; Output   ; --            ;\r\n; A    ; Input    ; (1)           ;\r\n; B    ; Input    ; (1)           ;\r\n+------+----------+---------------+\r\n\r\n\r\n+-------------------------------------------+\r\n; Routing Usage Summary                     ;\r\n+-----------------------+-------------------+\r\n; Routing Resource Type ; Usage             ;\r\n+-----------------------+-------------------+\r\n; C4s                   ; 1 / 784 ( < 1 % ) ;\r\n; Direct links          ; 0 / 888 ( 0 % )   ;\r\n; Global clocks         ; 0 / 4 ( 0 % )     ;\r\n; LAB clocks            ; 0 / 32 ( 0 % )    ;\r\n; LUT chains            ; 0 / 216 ( 0 % )   ;\r\n; Local interconnects   ; 3 / 888 ( < 1 % ) ;\r\n; R4s                   ; 2 / 704 ( < 1 % ) ;\r\n+-----------------------+-------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------+\r\n; LAB Logic Elements                                                       ;\r\n+--------------------------------------------+-----------------------------+\r\n; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+--------------------------------------------+-----------------------------+\r\n; 1                                          ; 1                           ;\r\n; 2                                          ; 0                           ;\r\n; 3                                          ; 0                           ;\r\n; 4                                          ; 0                           ;\r\n; 5                                          ; 0                           ;\r\n; 6                                          ; 0                           ;\r\n; 7                                          ; 0                           ;\r\n; 8                                          ; 0                           ;\r\n; 9                                          ; 0                           ;\r\n; 10                                         ; 0                           ;\r\n+--------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Signals Sourced                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; LAB Signals Sourced Out                                                       ;\r\n+-------------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+-------------------------------------------------+-----------------------------+\r\n; 0                                               ; 0                           ;\r\n; 1                                               ; 1                           ;\r\n+-------------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Distinct Inputs                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 0                           ;\r\n; 2                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Device Options                                                   ;\r\n+----------------------------------------------+--------------------------+\r\n; Option                                       ; Setting                  ;\r\n+----------------------------------------------+--------------------------+\r\n; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;\r\n; Enable device-wide reset (DEV_CLRn)          ; Off                      ;\r\n; Enable device-wide output enable (DEV_OE)    ; Off                      ;\r\n; Enable INIT_DONE output                      ; Off                      ;\r\n; Configuration scheme                         ; Passive Serial           ;\r\n; Reserve all unused pins                      ; As output driving ground ;\r\n+----------------------------------------------+--------------------------+\r\n\r\n\r\n+-----------------+\r\n; Fitter Messages ;\r\n+-----------------+\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (119004): Automatically selected device 5M40ZM64C4 for design nor_gate\r\nInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\r\nWarning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\r\nInfo (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\r\n    Info (176445): Device 5M80ZM64C4 is compatible\r\nCritical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332144): No user constrained base clocks found in the design\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\r\n    Info (332127): Assuming a default timing requirement\r\nInfo (332159): No clocks to report\r\nWarning (332068): No clocks defined in design.\r\nInfo (186079): Completed User Assigned Global Signals Promotion Operation\r\nInfo (186079): Completed Auto Global Promotion Operation\r\nInfo (176234): Starting register packing\r\nInfo (186468): Started processing fast register assignments\r\nInfo (186469): Finished processing fast register assignments\r\nInfo (176235): Finished register packing\r\nInfo (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\r\n    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\r\n        Info (176212): I/O standards used: 3.3-V LVTTL.\r\nInfo (176215): I/O bank details before I/O pin placement\r\n    Info (176214): Statistics of I/O banks\r\n        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\r\n        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\r\nInfo (171121): Fitter preparation operations ending: elapsed time is 00:00:01\r\nInfo (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\r\nInfo (170189): Fitter placement preparation operations beginning\r\nInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00\r\nInfo (170191): Fitter placement operations beginning\r\nInfo (170137): Fitter placement was successful\r\nInfo (170192): Fitter placement operations ending: elapsed time is 00:00:00\r\nInfo (170193): Fitter routing operations beginning\r\nInfo (170195): Router estimated average interconnect usage is 0% of the available device resources\r\n    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\r\nInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\r\n    Info (170201): Optimizations that may affect the design's routability were skipped\r\n    Info (170200): Optimizations that may affect the design's timing were skipped\r\nInfo (170194): Fitter routing operations ending: elapsed time is 00:00:00\r\nInfo (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.\r\nInfo (11218): Fitter post-fit operations ending: elapsed time is 00:00:00\r\nWarning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\r\nInfo (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg\r\nInfo: Quartus Prime Fitter was successful. 0 errors, 7 warnings\r\n    Info: Peak virtual memory: 5901 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:39:51 2025\r\n    Info: Elapsed time: 00:00:02\r\n    Info: Total CPU time (on all processors): 00:00:02\r\n\r\n\r\n+----------------------------+\r\n; Fitter Suppressed Messages ;\r\n+----------------------------+\r\nThe suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg.\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.rpt b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.rpt
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.rpt	(date 1751261241968)
@@ -1,5 +1,5 @@
 Fitter report for nor_gate
-Wed Jun 25 12:39:51 2025
+Mon Jun 30 13:27:21 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -54,7 +54,7 @@
 +-------------------------------------------------------------------------+
 ; Fitter Summary                                                          ;
 +-----------------------+-------------------------------------------------+
-; Fitter Status         ; Successful - Wed Jun 25 12:39:51 2025           ;
+; Fitter Status         ; Successful - Mon Jun 30 13:27:21 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; nor_gate                                        ;
 ; Top-level Entity Name ; nor_gate                                        ;
@@ -449,7 +449,7 @@
     Info (176214): Statistics of I/O banks
         Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
         Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
-Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
+Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
 Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
 Info (170189): Fitter placement preparation operations beginning
 Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
@@ -469,8 +469,8 @@
 Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg
 Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
     Info: Peak virtual memory: 5901 megabytes
-    Info: Processing ended: Wed Jun 25 12:39:51 2025
-    Info: Elapsed time: 00:00:02
+    Info: Processing ended: Mon Jun 30 13:27:21 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:02
 
 
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.eda.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>EDA Netlist Writer report for nor_gate\r\nWed Jun 25 12:39:57 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. EDA Netlist Writer Summary\r\n  3. Simulation Settings\r\n  4. Simulation Generated Files\r\n  5. EDA Netlist Writer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------+\r\n; EDA Netlist Writer Summary                                        ;\r\n+---------------------------+---------------------------------------+\r\n; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:39:57 2025 ;\r\n; Revision Name             ; nor_gate                              ;\r\n; Top-level Entity Name     ; nor_gate                              ;\r\n; Family                    ; MAX V                                 ;\r\n; Simulation Files Creation ; Successful                            ;\r\n+---------------------------+---------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Settings                                                                                                             ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Option                                                                                            ; Setting                     ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Tool Name                                                                                         ; Questa Intel FPGA (Verilog) ;\r\n; Generate functional simulation netlist                                                            ; On                          ;\r\n; Truncate long hierarchy paths                                                                     ; Off                         ;\r\n; Map illegal HDL characters                                                                        ; Off                         ;\r\n; Flatten buses into individual nodes                                                               ; Off                         ;\r\n; Maintain hierarchy                                                                                ; Off                         ;\r\n; Bring out device-wide set/reset signals as ports                                                  ; Off                         ;\r\n; Enable glitch filtering                                                                           ; Off                         ;\r\n; Do not write top level VHDL entity                                                                ; Off                         ;\r\n; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                         ;\r\n; Architecture name in VHDL output netlist                                                          ; structure                   ;\r\n; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                         ;\r\n; Generate third-party EDA tool command script for gate-level simulation                            ; Off                         ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Generated Files                                                                                           ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; Generated Files                                                                                                      ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/nor_gate.vo ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------+\r\n; EDA Netlist Writer Messages ;\r\n+-----------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime EDA Netlist Writer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:39:57 2025\r\nInfo: Command: quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (204019): Generated file nor_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/\" for EDA simulation tool\r\nInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4641 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:39:57 2025\r\n    Info: Elapsed time: 00:00:00\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.eda.rpt b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.eda.rpt
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.eda.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.eda.rpt	(date 1751261247703)
@@ -1,5 +1,5 @@
 EDA Netlist Writer report for nor_gate
-Wed Jun 25 12:39:57 2025
+Mon Jun 30 13:27:27 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -37,7 +37,7 @@
 +-------------------------------------------------------------------+
 ; EDA Netlist Writer Summary                                        ;
 +---------------------------+---------------------------------------+
-; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:39:57 2025 ;
+; EDA Netlist Writer Status ; Successful - Mon Jun 30 13:27:27 2025 ;
 ; Revision Name             ; nor_gate                              ;
 ; Top-level Entity Name     ; nor_gate                              ;
 ; Family                    ; MAX V                                 ;
@@ -81,14 +81,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime EDA Netlist Writer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:39:57 2025
+    Info: Processing started: Mon Jun 30 13:27:26 2025
 Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (204019): Generated file nor_gate.vo in folder "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/" for EDA simulation tool
 Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4641 megabytes
-    Info: Processing ended: Wed Jun 25 12:39:57 2025
-    Info: Elapsed time: 00:00:00
+    Info: Processing ended: Mon Jun 30 13:27:27 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.eda.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826888240 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"EDA Netlist Writer Quartus Prime \" \"Running Quartus Prime EDA Netlist Writer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826888241 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:48:08 2025 \" \"Processing started: Wed Jun 25 12:48:08 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826888241 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826888241 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate \" \"Command: quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826888241 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826888743 \"\"}\r\n{ \"Info\" \"IWSC_DONE_HDL_GENERATION\" \"nand_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/ simulation \" \"Generated file nand_gate.vo in folder \\\"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/\\\" for EDA simulation tool\" {  } {  } 0 204019 \"Generated file %1!s! in folder \\\"%2!s!\\\" for EDA %3!s! tool\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826888788 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"EDA Netlist Writer 0 s 1  Quartus Prime \" \"Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4641 \" \"Peak virtual memory: 4641 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826888816 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:48:08 2025 \" \"Processing ended: Wed Jun 25 12:48:08 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826888816 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826888816 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826888816 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826888816 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.eda.qmsg b/gate-level-modeling/emago/nand_gate/db/nand_gate.eda.qmsg
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.eda.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.eda.qmsg	(date 1751261044507)
@@ -1,6 +1,6 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826888240 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826888241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:48:08 2025 " "Processing started: Wed Jun 25 12:48:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826888241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826888241 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826888241 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750826888743 ""}
-{ "Info" "IWSC_DONE_HDL_GENERATION" "nand_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/ simulation " "Generated file nand_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750826888788 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826888816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:48:08 2025 " "Processing ended: Wed Jun 25 12:48:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826888816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826888816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826888816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826888816 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261043482 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261043483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:24:03 2025 " "Processing started: Mon Jun 30 13:24:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261043483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261043483 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261043483 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1751261044381 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "nand_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/ simulation " "Generated file nand_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751261044466 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261044494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:24:04 2025 " "Processing ended: Mon Jun 30 13:24:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261044494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261044494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261044494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261044494 ""}
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter Status : Successful - Wed Jun 25 12:39:51 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : nor_gate\r\nTop-level Entity Name : nor_gate\r\nFamily : MAX V\r\nDevice : 5M40ZM64C4\r\nTiming Models : Final\r\nTotal logic elements : 1 / 40 ( 3 % )\r\nTotal pins : 3 / 30 ( 10 % )\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.summary b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.summary
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.summary	(date 1751261241889)
@@ -1,4 +1,4 @@
-Fitter Status : Successful - Wed Jun 25 12:39:51 2025
+Fitter Status : Successful - Mon Jun 30 13:27:21 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : nor_gate
 Top-level Entity Name : nor_gate
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:43:54 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.db_info b/gate-level-modeling/emago/nand_gate/db/nand_gate.db_info
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.db_info	(date 1751260954071)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:43:54 2025
+Creation_Time = Mon Jun 30 13:22:34 2025
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.flow.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Flow report for nor_gate\r\nWed Jun 25 12:39:57 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Flow Summary\r\n  3. Flow Settings\r\n  4. Flow Non-Default Global Settings\r\n  5. Flow Elapsed Time\r\n  6. Flow OS Summary\r\n  7. Flow Log\r\n  8. Flow Messages\r\n  9. Flow Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Flow Summary                                                            ;\r\n+-----------------------+-------------------------------------------------+\r\n; Flow Status           ; Successful - Wed Jun 25 12:39:57 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; nor_gate                                        ;\r\n; Top-level Entity Name ; nor_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------+\r\n; Flow Settings                           ;\r\n+-------------------+---------------------+\r\n; Option            ; Setting             ;\r\n+-------------------+---------------------+\r\n; Start date & time ; 06/25/2025 12:39:38 ;\r\n; Main task         ; Compilation         ;\r\n; Revision Name     ; nor_gate            ;\r\n+-------------------+---------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Non-Default Global Settings                                                                                                    ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; COMPILER_SIGNATURE_ID           ; 264948484817235.175082637835032 ; --            ; --          ; --                                ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;\r\n; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;\r\n; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;\r\n; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;\r\n; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Elapsed Time                                                                                                        ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4721 MB             ; 00:00:26                           ;\r\n; Fitter               ; 00:00:02     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;\r\n; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;\r\n; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;\r\n; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;\r\n; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:31                           ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------+\r\n; Flow OS Summary                                                                    ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Analysis & Synthesis ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n\r\n\r\n------------\r\n; Flow Log ;\r\n------------\r\nquartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate\r\nquartus_fit --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate\r\nquartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate\r\nquartus_sta nor_gate -c nor_gate\r\nquartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate\r\n\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.flow.rpt b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.flow.rpt
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.flow.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.flow.rpt	(date 1751261247705)
@@ -1,5 +1,5 @@
 Flow report for nor_gate
-Wed Jun 25 12:39:57 2025
+Mon Jun 30 13:27:27 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------+
 ; Flow Summary                                                            ;
 +-----------------------+-------------------------------------------------+
-; Flow Status           ; Successful - Wed Jun 25 12:39:57 2025           ;
+; Flow Status           ; Successful - Mon Jun 30 13:27:27 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; nor_gate                                        ;
 ; Top-level Entity Name ; nor_gate                                        ;
@@ -60,7 +60,7 @@
 +-------------------+---------------------+
 ; Option            ; Setting             ;
 +-------------------+---------------------+
-; Start date & time ; 06/25/2025 12:39:38 ;
+; Start date & time ; 06/30/2025 13:27:09 ;
 ; Main task         ; Compilation         ;
 ; Revision Name     ; nor_gate            ;
 +-------------------+---------------------+
@@ -71,7 +71,7 @@
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
 ; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; COMPILER_SIGNATURE_ID           ; 264948484817235.175082637835032 ; --            ; --          ; --                                ;
+; COMPILER_SIGNATURE_ID           ; 156908582486355.175126122906972 ; --            ; --          ; --                                ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
@@ -88,11 +88,11 @@
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
-; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4721 MB             ; 00:00:26                           ;
-; Fitter               ; 00:00:02     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
-; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
+; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;
+; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
+; Assembler            ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
 ; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;
-; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
+; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
 ; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:31                           ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.fit.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Fitter\" 0 -1 1750826882215 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Fitter\" 0 -1 1750826882216 \"\"}\r\n{ \"Info\" \"IMPP_MPP_AUTO_ASSIGNED_DEVICE\" \"nand_gate 5M40ZM64C4 \" \"Automatically selected device 5M40ZM64C4 for design nand_gate\" {  } {  } 0 119004 \"Automatically selected device %2!s! for design %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882287 \"\"}\r\n{ \"Info\" \"IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON\" \"\" \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" {  } {  } 0 171003 \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" 0 0 \"Fitter\" 0 -1 1750826882351 \"\"}\r\n{ \"Warning\" \"WCPT_FEATURE_DISABLED_POST\" \"LogicLock \" \"Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" {  } {  } 0 292013 \"Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" 0 0 \"Fitter\" 0 -1 1750826882357 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED\" \"\" \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" { { \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB\" \"5M80ZM64C4 \" \"Device 5M80ZM64C4 is compatible\" {  } {  } 2 176445 \"Device %1!s! is compatible\" 0 0 \"Design Software\" 0 -1 1750826882484 \"\"}  } {  } 2 176444 \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" 0 0 \"Fitter\" 0 -1 1750826882484 \"\"}\r\n{ \"Critical Warning\" \"WFIOMGR_PINS_MISSING_LOCATION_INFO\" \"3 3 \" \"No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" {  } {  } 1 169085 \"No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" 0 0 \"Fitter\" 0 -1 1750826882490 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"nand_gate.sdc \" \"Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Fitter\" 0 -1 1750826882511 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG\" \"base clocks \" \"No user constrained base clocks found in the design\" {  } {  } 0 332144 \"No user constrained %1!s! found in the design\" 0 0 \"Fitter\" 0 -1 1750826882512 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Fitter\" 0 -1 1750826882512 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750826882512 \"\"}\r\n{ \"Info\" \"ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS\" \"\" \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" { { \"Info\" \"ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT\" \"\" \"Assuming a default timing requirement\" {  } {  } 0 332127 \"Assuming a default timing requirement\" 0 0 \"Design Software\" 0 -1 1750826882513 \"\"}  } {  } 0 332128 \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" 0 0 \"Fitter\" 0 -1 1750826882513 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Fitter\" 0 -1 1750826882514 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750826882514 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_REG_LOCATION_PROCESSING\" \"\" \"Performing register packing on registers with non-logic cell location assignments\" {  } {  } 1 176273 \"Performing register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750826882514 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING\" \"\" \"Completed register packing on registers with non-logic cell location assignments\" {  } {  } 1 176274 \"Completed register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750826882514 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"User Assigned Global Signals Promotion Operation \" \"Completed User Assigned Global Signals Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882516 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"Auto Global Promotion Operation \" \"Completed Auto Global Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882516 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO\" \"\" \"Starting register packing\" {  } {  } 0 176234 \"Starting register packing\" 0 0 \"Fitter\" 0 -1 1750826882517 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_LUT_PACKING\" \"\" \"Moving registers into LUTs to improve timing and density\" {  } {  } 1 176244 \"Moving registers into LUTs to improve timing and density\" 1 0 \"Fitter\" 0 -1 1750826882529 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_HEADER\" \"\" \"Started processing fast register assignments\" {  } {  } 0 186468 \"Started processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750826882553 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER\" \"\" \"Finished processing fast register assignments\" {  } {  } 0 186469 \"Finished processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750826882553 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_LUT_PACKING\" \"00:00:00 \" \"Finished moving registers into LUTs: elapsed time is 00:00:00\" {  } {  } 1 176245 \"Finished moving registers into LUTs: elapsed time is %1!s!\" 1 0 \"Fitter\" 0 -1 1750826882553 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO\" \"\" \"Finished register packing\" {  } {  } 0 176235 \"Finished register packing\" 0 0 \"Fitter\" 0 -1 1750826882553 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement \" \"Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS\" \"3 unused 3.3V 2 1 0 \" \"Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\" { { \"Info\" \"IFSAC_FSAC_IO_STDS_IN_IOC_GROUP\" \"3.3-V LVTTL. \" \"I/O standards used: 3.3-V LVTTL.\" {  } {  } 0 176212 \"I/O standards used: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826882553 \"\"}  } {  } 0 176211 \"Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)\" 0 0 \"Design Software\" 0 -1 1750826882553 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882553 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT\" \"before \" \"I/O bank details before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O banks \" \"Statistics of I/O banks\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"1 does not use undetermined 0 17 \" \"I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750826882554 \"\"} { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"2 does not use undetermined 0 13 \" \"I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750826882554 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Design Software\" 0 -1 1750826882554 \"\"}  } {  } 0 176215 \"I/O bank details %1!s! I/O pin placement\" 0 0 \"Fitter\" 0 -1 1750826882554 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_PREPARATION_END\" \"00:00:00 \" \"Fitter preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 171121 \"Fitter preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882557 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_FAMILY_APL_ERROR\" \"\" \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" {  } {  } 0 14896 \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" 0 0 \"Fitter\" 0 -1 1750826882562 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START\" \"\" \"Fitter placement preparation operations beginning\" {  } {  } 0 170189 \"Fitter placement preparation operations beginning\" 0 0 \"Fitter\" 0 -1 1750826882668 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END\" \"00:00:00 \" \"Fitter placement preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 170190 \"Fitter placement preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882696 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START\" \"\" \"Fitter placement operations beginning\" {  } {  } 0 170191 \"Fitter placement operations beginning\" 0 0 \"Fitter\" 0 -1 1750826882699 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH\" \"\" \"Fitter placement was successful\" {  } {  } 0 170137 \"Fitter placement was successful\" 0 0 \"Fitter\" 0 -1 1750826882786 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END\" \"00:00:00 \" \"Fitter placement operations ending: elapsed time is 00:00:00\" {  } {  } 0 170192 \"Fitter placement operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882786 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_START\" \"\" \"Fitter routing operations beginning\" {  } {  } 0 170193 \"Fitter routing operations beginning\" 0 0 \"Fitter\" 0 -1 1750826882808 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE\" \"0 \" \"Router estimated average interconnect usage is 0% of the available device resources\" { { \"Info\" \"IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION\" \"0 X0_Y0 X8_Y5 \" \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\" {  } { { \"loc\" \"\" { Generic \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/\" { { 1 { 0 \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\"} { { 12 { 0 \"\"} 0 0 9 6 }  }  }  }  } }  } 0 170196 \"Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!\" 0 0 \"Design Software\" 0 -1 1750826882894 \"\"}  } {  } 0 170195 \"Router estimated average interconnect usage is %1!d!%% of the available device resources\" 0 0 \"Fitter\" 0 -1 1750826882894 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED\" \"\" \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" { { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY\" \"\" \"Optimizations that may affect the design's routability were skipped\" {  } {  } 0 170201 \"Optimizations that may affect the design's routability were skipped\" 0 0 \"Design Software\" 0 -1 1750826882923 \"\"} { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING\" \"\" \"Optimizations that may affect the design's timing were skipped\" {  } {  } 0 170200 \"Optimizations that may affect the design's timing were skipped\" 0 0 \"Design Software\" 0 -1 1750826882923 \"\"}  } {  } 0 170199 \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" 0 0 \"Fitter\" 0 -1 1750826882923 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_END\" \"00:00:00 \" \"Fitter routing operations ending: elapsed time is 00:00:00\" {  } {  } 0 170194 \"Fitter routing operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882924 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_TIMING_ANALYSIS_TIME\" \"the Fitter 0.11 \" \"Total time spent on timing analysis during the Fitter is 0.11 seconds.\" {  } {  } 0 11888 \"Total time spent on timing analysis during %1!s! is %2!s! seconds.\" 0 0 \"Fitter\" 0 -1 1750826882931 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_POST_OPERATION_END\" \"00:00:00 \" \"Fitter post-fit operations ending: elapsed time is 00:00:00\" {  } {  } 0 11218 \"Fitter post-fit operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826882944 \"\"}\r\n{ \"Warning\" \"WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT\" \"As output driving ground \" \"The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\" {  } {  } 0 169174 \"The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'.\" 0 0 \"Fitter\" 0 -1 1750826882950 \"\"}\r\n{ \"Info\" \"IRDB_WROTE_SUPPRESSED_MSGS\" \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg \" \"Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg\" {  } {  } 0 144001 \"Generated suppressed messages file %1!s!\" 0 0 \"Fitter\" 0 -1 1750826883008 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Fitter 0 s 7 s Quartus Prime \" \"Quartus Prime Fitter was successful. 0 errors, 7 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"5901 \" \"Peak virtual memory: 5901 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826883038 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:48:03 2025 \" \"Processing ended: Wed Jun 25 12:48:03 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826883038 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:02 \" \"Elapsed time: 00:00:02\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826883038 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:02 \" \"Total CPU time (on all processors): 00:00:02\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826883038 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Fitter\" 0 -1 1750826883038 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.fit.qmsg b/gate-level-modeling/emago/nand_gate/db/nand_gate.fit.qmsg
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.fit.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.fit.qmsg	(date 1751261037015)
@@ -1,42 +1,42 @@
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750826882215 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750826882216 ""}
-{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "nand_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design nand_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750826882287 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750826882351 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750826882357 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750826882484 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750826882484 ""}
-{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750826882490 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nand_gate.sdc " "Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750826882511 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750826882512 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750826882512 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750826882512 ""}
-{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750826882513 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750826882513 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1750826882514 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750826882514 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750826882514 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750826882514 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750826882516 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750826882516 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750826882517 ""}
-{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750826882529 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750826882553 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750826882553 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750826882553 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750826882553 ""}
-{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750826882553 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750826882553 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750826882553 ""}
-{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750826882554 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750826882554 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750826882554 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750826882554 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826882557 ""}
-{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750826882562 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750826882668 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826882696 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750826882699 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750826882786 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826882786 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750826882808 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750826882894 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750826882894 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750826882923 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1750826882923 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750826882923 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826882924 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750826882931 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826882944 ""}
-{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750826882950 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750826883008 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826883038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:48:03 2025 " "Processing ended: Wed Jun 25 12:48:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826883038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826883038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826883038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750826883038 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751261035883 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751261035884 ""}
+{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "nand_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design nand_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1751261036033 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751261036174 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751261036191 ""}
+{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751261036335 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751261036335 ""}
+{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751261036340 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nand_gate.sdc " "Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751261036393 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751261036393 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1751261036393 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261036394 ""}
+{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751261036395 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751261036395 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1751261036395 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261036395 ""}
+{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261036396 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261036396 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261036397 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261036398 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1751261036398 ""}
+{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1751261036409 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1751261036433 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1751261036433 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1751261036434 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751261036434 ""}
+{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751261036434 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751261036434 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751261036434 ""}
+{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261036435 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261036435 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751261036435 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751261036435 ""}
+{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261036453 ""}
+{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751261036457 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751261036591 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261036619 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751261036622 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751261036701 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261036701 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751261036725 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751261036813 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751261036813 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751261036842 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1751261036842 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751261036842 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261036842 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751261036853 ""}
+{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261036868 ""}
+{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1751261036876 ""}
+{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/output_files/nand_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751261036927 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261036960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:23:56 2025 " "Processing ended: Mon Jun 30 13:23:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261036960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261036960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261036960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751261036960 ""}
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis Status : Successful - Wed Jun 25 12:39:48 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : nor_gate\r\nTop-level Entity Name : nor_gate\r\nFamily : MAX V\r\nTotal logic elements : 1\r\nTotal pins : 3\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.summary b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.summary
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.summary	(date 1751261239268)
@@ -1,4 +1,4 @@
-Analysis & Synthesis Status : Successful - Wed Jun 25 12:39:48 2025
+Analysis & Synthesis Status : Successful - Mon Jun 30 13:27:19 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : nor_gate
 Top-level Entity Name : nor_gate
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis report for nor_gate\r\nWed Jun 25 12:39:48 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Analysis & Synthesis Summary\r\n  3. Analysis & Synthesis Settings\r\n  4. Parallel Compilation\r\n  5. Analysis & Synthesis Source Files Read\r\n  6. Analysis & Synthesis Resource Usage Summary\r\n  7. Analysis & Synthesis Resource Utilization by Entity\r\n  8. General Register Statistics\r\n  9. Analysis & Synthesis Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Summary                                                  ;\r\n+-----------------------------+-------------------------------------------------+\r\n; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:39:48 2025           ;\r\n; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name               ; nor_gate                                        ;\r\n; Top-level Entity Name       ; nor_gate                                        ;\r\n; Family                      ; MAX V                                           ;\r\n; Total logic elements        ; 1                                               ;\r\n; Total pins                  ; 3                                               ;\r\n; Total virtual pins          ; 0                                               ;\r\n; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------------+-------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Settings                                                                              ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Option                                                           ; Setting            ; Default Value      ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Top-level entity name                                            ; nor_gate           ; nor_gate           ;\r\n; Family name                                                      ; MAX V              ; Cyclone V          ;\r\n; Use smart compilation                                            ; Off                ; Off                ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;\r\n; Enable compact report table                                      ; Off                ; Off                ;\r\n; Restructure Multiplexers                                         ; Auto               ; Auto               ;\r\n; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;\r\n; Preserve fewer node names                                        ; On                 ; On                 ;\r\n; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;\r\n; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;\r\n; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;\r\n; State Machine Processing                                         ; Auto               ; Auto               ;\r\n; Safe State Machine                                               ; Off                ; Off                ;\r\n; Extract Verilog State Machines                                   ; On                 ; On                 ;\r\n; Extract VHDL State Machines                                      ; On                 ; On                 ;\r\n; Ignore Verilog initial constructs                                ; Off                ; Off                ;\r\n; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;\r\n; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;\r\n; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;\r\n; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;\r\n; Parallel Synthesis                                               ; On                 ; On                 ;\r\n; NOT Gate Push-Back                                               ; On                 ; On                 ;\r\n; Power-Up Don't Care                                              ; On                 ; On                 ;\r\n; Remove Redundant Logic Cells                                     ; Off                ; Off                ;\r\n; Remove Duplicate Registers                                       ; On                 ; On                 ;\r\n; Ignore CARRY Buffers                                             ; Off                ; Off                ;\r\n; Ignore CASCADE Buffers                                           ; Off                ; Off                ;\r\n; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;\r\n; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;\r\n; Ignore LCELL Buffers                                             ; Off                ; Off                ;\r\n; Ignore SOFT Buffers                                              ; On                 ; On                 ;\r\n; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;\r\n; Optimization Technique                                           ; Balanced           ; Balanced           ;\r\n; Carry Chain Length                                               ; 70                 ; 70                 ;\r\n; Auto Carry Chains                                                ; On                 ; On                 ;\r\n; Auto Open-Drain Pins                                             ; On                 ; On                 ;\r\n; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;\r\n; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;\r\n; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;\r\n; Auto Clock Enable Replacement                                    ; On                 ; On                 ;\r\n; Allow Synchronous Control Signals                                ; On                 ; On                 ;\r\n; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;\r\n; Auto Resource Sharing                                            ; Off                ; Off                ;\r\n; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;\r\n; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;\r\n; Report Parameter Settings                                        ; On                 ; On                 ;\r\n; Report Source Assignments                                        ; On                 ; On                 ;\r\n; Report Connectivity Checks                                       ; On                 ; On                 ;\r\n; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;\r\n; Synchronization Register Chain Length                            ; 2                  ; 2                  ;\r\n; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;\r\n; HDL message level                                                ; Level2             ; Level2             ;\r\n; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;\r\n; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;\r\n; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;\r\n; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;\r\n; Clock MUX Protection                                             ; On                 ; On                 ;\r\n; Block Design Naming                                              ; Auto               ; Auto               ;\r\n; Synthesis Effort                                                 ; Auto               ; Auto               ;\r\n; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;\r\n; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;\r\n; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Source Files Read                                                                                                                                                    ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                      ; Library ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; nor_gate.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/nor_gate.v ;         ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n\r\n\r\n+-----------------------------------------------------+\r\n; Analysis & Synthesis Resource Usage Summary         ;\r\n+---------------------------------------------+-------+\r\n; Resource                                    ; Usage ;\r\n+---------------------------------------------+-------+\r\n; Total logic elements                        ; 1     ;\r\n;     -- Combinational with no register       ; 1     ;\r\n;     -- Register only                        ; 0     ;\r\n;     -- Combinational with a register        ; 0     ;\r\n;                                             ;       ;\r\n; Logic element usage by number of LUT inputs ;       ;\r\n;     -- 4 input functions                    ; 0     ;\r\n;     -- 3 input functions                    ; 0     ;\r\n;     -- 2 input functions                    ; 1     ;\r\n;     -- 1 input functions                    ; 0     ;\r\n;     -- 0 input functions                    ; 0     ;\r\n;                                             ;       ;\r\n; Logic elements by mode                      ;       ;\r\n;     -- normal mode                          ; 1     ;\r\n;     -- arithmetic mode                      ; 0     ;\r\n;     -- qfbk mode                            ; 0     ;\r\n;     -- register cascade mode                ; 0     ;\r\n;     -- synchronous clear/load mode          ; 0     ;\r\n;     -- asynchronous clear/load mode         ; 0     ;\r\n;                                             ;       ;\r\n; Total registers                             ; 0     ;\r\n; I/O pins                                    ; 3     ;\r\n; Maximum fan-out node                        ; A     ;\r\n; Maximum fan-out                             ; 1     ;\r\n; Total fan-out                               ; 3     ;\r\n; Average fan-out                             ; 0.75  ;\r\n+---------------------------------------------+-------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |nor_gate                  ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |nor_gate           ; nor_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+------------------------------------------------------+\r\n; General Register Statistics                          ;\r\n+----------------------------------------------+-------+\r\n; Statistic                                    ; Value ;\r\n+----------------------------------------------+-------+\r\n; Total registers                              ; 0     ;\r\n; Number of registers using Synchronous Clear  ; 0     ;\r\n; Number of registers using Synchronous Load   ; 0     ;\r\n; Number of registers using Asynchronous Clear ; 0     ;\r\n; Number of registers using Asynchronous Load  ; 0     ;\r\n; Number of registers using Clock Enable       ; 0     ;\r\n; Number of registers using Preset             ; 0     ;\r\n+----------------------------------------------+-------+\r\n\r\n\r\n+-------------------------------+\r\n; Analysis & Synthesis Messages ;\r\n+-------------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:39:38 2025\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file nor_gate.v\r\n    Info (12023): Found entity 1: nor_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/nor_gate.v Line: 10\r\nInfo (12127): Elaborating entity \"nor_gate\" for the top level hierarchy\r\nInfo (21057): Implemented 4 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 2 input pins\r\n    Info (21059): Implemented 1 output pins\r\n    Info (21061): Implemented 1 logic cells\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4721 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:39:48 2025\r\n    Info: Elapsed time: 00:00:10\r\n    Info: Total CPU time (on all processors): 00:00:26\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.rpt b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.rpt
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.map.rpt	(date 1751261239324)
@@ -1,5 +1,5 @@
 Analysis & Synthesis report for nor_gate
-Wed Jun 25 12:39:48 2025
+Mon Jun 30 13:27:19 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------------+
 ; Analysis & Synthesis Summary                                                  ;
 +-----------------------------+-------------------------------------------------+
-; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:39:48 2025           ;
+; Analysis & Synthesis Status ; Successful - Mon Jun 30 13:27:19 2025           ;
 ; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name               ; nor_gate                                        ;
 ; Top-level Entity Name       ; nor_gate                                        ;
@@ -213,7 +213,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Analysis & Synthesis
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:39:38 2025
+    Info: Processing started: Mon Jun 30 13:27:08 2025
 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
@@ -225,9 +225,9 @@
     Info (21059): Implemented 1 output pins
     Info (21061): Implemented 1 logic cells
 Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
-    Info: Peak virtual memory: 4721 megabytes
-    Info: Processing ended: Wed Jun 25 12:39:48 2025
-    Info: Elapsed time: 00:00:10
+    Info: Peak virtual memory: 4722 megabytes
+    Info: Processing ended: Mon Jun 30 13:27:19 2025
+    Info: Elapsed time: 00:00:11
     Info: Total CPU time (on all processors): 00:00:26
 
 
Index: gate-level-modeling/emago/nor_gate/output_files/nor_gate.sta.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Timing Analyzer report for nor_gate\r\nWed Jun 25 12:39:55 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Timing Analyzer Summary\r\n  3. Parallel Compilation\r\n  4. Clocks\r\n  5. Fmax Summary\r\n  6. Setup Summary\r\n  7. Hold Summary\r\n  8. Recovery Summary\r\n  9. Removal Summary\r\n 10. Minimum Pulse Width Summary\r\n 11. Clock Transfers\r\n 12. Report TCCS\r\n 13. Report RSKM\r\n 14. Unconstrained Paths Summary\r\n 15. Unconstrained Input Ports\r\n 16. Unconstrained Output Ports\r\n 17. Unconstrained Input Ports\r\n 18. Unconstrained Output Ports\r\n 19. Timing Analyzer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------------------------+\r\n; Timing Analyzer Summary                                                         ;\r\n+-----------------------+---------------------------------------------------------+\r\n; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Timing Analyzer       ; Legacy Timing Analyzer                                  ;\r\n; Revision Name         ; nor_gate                                                ;\r\n; Device Family         ; MAX V                                                   ;\r\n; Device Name           ; 5M40ZM64C4                                              ;\r\n; Timing Models         ; Final                                                   ;\r\n; Delay Model           ; Slow Model                                              ;\r\n; Rise/Fall Delays      ; Unavailable                                             ;\r\n+-----------------------+---------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n----------\r\n; Clocks ;\r\n----------\r\nNo clocks to report.\r\n\r\n\r\n----------------\r\n; Fmax Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n-----------------\r\n; Setup Summary ;\r\n-----------------\r\nNo paths to report.\r\n\r\n\r\n----------------\r\n; Hold Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n--------------------\r\n; Recovery Summary ;\r\n--------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Removal Summary ;\r\n-------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------------------\r\n; Minimum Pulse Width Summary ;\r\n-------------------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Clock Transfers ;\r\n-------------------\r\nNothing to report.\r\n\r\n\r\n---------------\r\n; Report TCCS ;\r\n---------------\r\nNo dedicated SERDES Transmitter circuitry present in device or used in design\r\n\r\n\r\n---------------\r\n; Report RSKM ;\r\n---------------\r\nNo non-DPA dedicated SERDES Receiver circuitry present in device or used in design\r\n\r\n\r\n+------------------------------------------------+\r\n; Unconstrained Paths Summary                    ;\r\n+---------------------------------+-------+------+\r\n; Property                        ; Setup ; Hold ;\r\n+---------------------------------+-------+------+\r\n; Illegal Clocks                  ; 0     ; 0    ;\r\n; Unconstrained Clocks            ; 0     ; 0    ;\r\n; Unconstrained Input Ports       ; 2     ; 2    ;\r\n; Unconstrained Input Port Paths  ; 2     ; 2    ;\r\n; Unconstrained Output Ports      ; 1     ; 1    ;\r\n; Unconstrained Output Port Paths ; 2     ; 2    ;\r\n+---------------------------------+-------+------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------+\r\n; Timing Analyzer Messages ;\r\n+--------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Timing Analyzer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:39:54 2025\r\nInfo: Command: quartus_sta nor_gate -c nor_gate\r\nInfo: qsta_default_script.tcl version: #1\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (334003): Started post-fitting delay annotation\r\nInfo (334004): Delay annotation completed successfully\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\r\nInfo (332159): No clocks to report\r\nInfo (332140): No fmax paths to report\r\nInfo: Can't run Report Timing Closure Recommendations. The current device family is not supported.\r\nInfo (332140): No Setup paths to report\r\nInfo (332140): No Hold paths to report\r\nInfo (332140): No Recovery paths to report\r\nInfo (332140): No Removal paths to report\r\nInfo (332140): No Minimum Pulse Width paths to report\r\nInfo (332001): The selected device family is not supported by the report_metastability command.\r\nInfo (332102): Design is not fully constrained for setup requirements\r\nInfo (332102): Design is not fully constrained for hold requirements\r\nInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\r\n    Info: Peak virtual memory: 4697 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:39:55 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.sta.rpt b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.sta.rpt
--- a/gate-level-modeling/emago/nor_gate/output_files/nor_gate.sta.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/output_files/nor_gate.sta.rpt	(date 1751261245919)
@@ -1,5 +1,5 @@
 Timing Analyzer report for nor_gate
-Wed Jun 25 12:39:55 2025
+Mon Jun 30 13:27:25 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -196,7 +196,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Timing Analyzer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:39:54 2025
+    Info: Processing started: Mon Jun 30 13:27:24 2025
 Info: Command: quartus_sta nor_gate -c nor_gate
 Info: qsta_default_script.tcl version: #1
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
@@ -221,7 +221,7 @@
 Info (332102): Design is not fully constrained for hold requirements
 Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
     Info: Peak virtual memory: 4697 megabytes
-    Info: Processing ended: Wed Jun 25 12:39:55 2025
+    Info: Processing ended: Mon Jun 30 13:27:25 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.map.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826870081 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Analysis & Synthesis Quartus Prime \" \"Running Quartus Prime Analysis & Synthesis\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826870081 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:47:49 2025 \" \"Processing started: Wed Jun 25 12:47:49 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826870081 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826870081 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate \" \"Command: quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826870081 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826870579 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826870580 \"\"}\r\n{ \"Info\" \"ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES\" \"nand_gate.v 1 1 \" \"Found 1 design units, including 1 entities, in source file nand_gate.v\" { { \"Info\" \"ISGN_ENTITY_NAME\" \"1 nand_gate \" \"Found entity 1: nand_gate\" {  } { { \"nand_gate.v\" \"\" { Text \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/nand_gate.v\" 10 -1 0 } }  } 0 12023 \"Found entity %1!d!: %2!s!\" 0 0 \"Design Software\" 0 -1 1750826880041 \"\"}  } {  } 0 12021 \"Found %2!llu! design units, including %3!llu! entities, in source file %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826880041 \"\"}\r\n{ \"Info\" \"ISGN_START_ELABORATION_TOP\" \"nand_gate \" \"Elaborating entity \\\"nand_gate\\\" for the top level hierarchy\" {  } {  } 0 12127 \"Elaborating entity \\\"%1!s!\\\" for the top level hierarchy\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826880078 \"\"}\r\n{ \"Info\" \"ICUT_CUT_TM_SUMMARY\" \"4 \" \"Implemented 4 device resources after synthesis - the final resource count might be different\" { { \"Info\" \"ICUT_CUT_TM_IPINS\" \"2 \" \"Implemented 2 input pins\" {  } {  } 0 21058 \"Implemented %1!d! input pins\" 0 0 \"Design Software\" 0 -1 1750826880270 \"\"} { \"Info\" \"ICUT_CUT_TM_OPINS\" \"1 \" \"Implemented 1 output pins\" {  } {  } 0 21059 \"Implemented %1!d! output pins\" 0 0 \"Design Software\" 0 -1 1750826880270 \"\"} { \"Info\" \"ICUT_CUT_TM_LCELLS\" \"1 \" \"Implemented 1 logic cells\" {  } {  } 0 21061 \"Implemented %1!d! logic cells\" 0 0 \"Design Software\" 0 -1 1750826880270 \"\"}  } {  } 0 21057 \"Implemented %1!d! device resources after synthesis - the final resource count might be different\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826880270 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Analysis & Synthesis 0 s 1  Quartus Prime \" \"Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4721 \" \"Peak virtual memory: 4721 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826880309 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:48:00 2025 \" \"Processing ended: Wed Jun 25 12:48:00 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826880309 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:11 \" \"Elapsed time: 00:00:11\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826880309 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:25 \" \"Total CPU time (on all processors): 00:00:25\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826880309 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826880309 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.map.qmsg b/gate-level-modeling/emago/nand_gate/db/nand_gate.map.qmsg
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.map.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.map.qmsg	(date 1751261032318)
@@ -1,9 +1,9 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826870081 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826870081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:47:49 2025 " "Processing started: Wed Jun 25 12:47:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826870081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826870081 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826870081 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750826870579 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750826870580 ""}
-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/nand_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750826880041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826880041 ""}
-{ "Info" "ISGN_START_ELABORATION_TOP" "nand_gate " "Elaborating entity \"nand_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750826880078 ""}
-{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750826880270 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750826880270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750826880270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750826880270 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826880309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:48:00 2025 " "Processing ended: Wed Jun 25 12:48:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826880309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826880309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826880309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826880309 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261020270 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261020270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:23:40 2025 " "Processing started: Mon Jun 30 13:23:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261020270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261020270 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261020271 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751261020910 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751261020911 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nand_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nand_gate/nand_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751261031925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261031925 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "nand_gate " "Elaborating entity \"nand_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751261031986 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751261032229 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751261032229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751261032229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751261032229 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261032288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:23:52 2025 " "Processing ended: Mon Jun 30 13:23:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261032288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261032288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261032288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261032288 ""}
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.npp.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826895379 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Netlist Viewers Preprocess Quartus Prime \" \"Running Quartus Prime Netlist Viewers Preprocess\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826895379 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:48:15 2025 \" \"Processing started: Wed Jun 25 12:48:15 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826895379 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826895379 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_npp nand_gate -c nand_gate --netlist_type=sgate \" \"Command: quartus_npp nand_gate -c nand_gate --netlist_type=sgate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826895379 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826895671 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Netlist Viewers Preprocess 0 s 1  Quartus Prime \" \"Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4571 \" \"Peak virtual memory: 4571 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826895679 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:48:15 2025 \" \"Processing ended: Wed Jun 25 12:48:15 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826895679 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826895679 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:00 \" \"Total CPU time (on all processors): 00:00:00\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826895679 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826895679 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.npp.qmsg b/gate-level-modeling/emago/nand_gate/db/nand_gate.npp.qmsg
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.npp.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.npp.qmsg	(date 1751261106652)
@@ -1,5 +1,5 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826895379 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826895379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:48:15 2025 " "Processing started: Wed Jun 25 12:48:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826895379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826895379 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp nand_gate -c nand_gate --netlist_type=sgate " "Command: quartus_npp nand_gate -c nand_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826895379 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1750826895671 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826895679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:48:15 2025 " "Processing ended: Wed Jun 25 12:48:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826895679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826895679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826895679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826895679 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261106251 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261106252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:25:06 2025 " "Processing started: Mon Jun 30 13:25:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261106252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261106252 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp nand_gate -c nand_gate --netlist_type=sgate " "Command: quartus_npp nand_gate -c nand_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261106252 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751261106567 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261106576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:25:06 2025 " "Processing ended: Mon Jun 30 13:25:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261106576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261106576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261106576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261106576 ""}
Index: gate-level-modeling/emago/nor_gate/simulation/questa/nor_gate.vo
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>// Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n// Your use of Altera Corporation's design tools, logic functions \r\n// and other software and tools, and any partner logic \r\n// functions, and any output files from any of the foregoing \r\n// (including device programming or simulation files), and any \r\n// associated documentation or information are expressly subject \r\n// to the terms and conditions of the Altera Program License \r\n// Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n// the Altera IP License Agreement, or other applicable license\r\n// agreement, including, without limitation, that your use is for\r\n// the sole purpose of programming logic devices manufactured by\r\n// Altera and sold by Altera or its authorized distributors.  Please\r\n// refer to the Altera Software License Subscription Agreements \r\n// on the Quartus Prime software download page.\r\n\r\n// VENDOR \"Altera\"\r\n// PROGRAM \"Quartus Prime\"\r\n// VERSION \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\"\r\n\r\n// DATE \"06/25/2025 12:39:57\"\r\n\r\n// \r\n// Device: Altera 5M40ZM64C4 Package MBGA64\r\n// \r\n\r\n// \r\n// This Verilog file should be used for Questa Intel FPGA (Verilog) only\r\n// \r\n\r\n`timescale 1 ps/ 1 ps\r\n\r\nmodule nor_gate (\r\n\tA,\r\n\tB,\r\n\tC);\r\ninput \tA;\r\ninput \tB;\r\noutput \tC;\r\n\r\n// Design Ports Information\r\n\r\n\r\nwire gnd;\r\nwire vcc;\r\nwire unknown;\r\n\r\nassign gnd = 1'b0;\r\nassign vcc = 1'b1;\r\nassign unknown = 1'bx;\r\n\r\ntri1 devclrn;\r\ntri1 devpor;\r\ntri1 devoe;\r\nwire \\A~combout ;\r\nwire \\B~combout ;\r\nwire \\emago~combout ;\r\n\r\n\r\n// Location: PIN_F3,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\A~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\A~combout ),\r\n\t.padio(A));\r\n// synopsys translate_off\r\ndefparam \\A~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_E2,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\B~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\B~combout ),\r\n\t.padio(B));\r\n// synopsys translate_off\r\ndefparam \\B~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: LC_X2_Y2_N5\r\nmaxv_lcell emago(\r\n// Equation(s):\r\n// \\emago~combout  = ((\\A~combout ) # ((\\B~combout )))\r\n\r\n\t.clk(gnd),\r\n\t.dataa(vcc),\r\n\t.datab(\\A~combout ),\r\n\t.datac(vcc),\r\n\t.datad(\\B~combout ),\r\n\t.aclr(gnd),\r\n\t.aload(gnd),\r\n\t.sclr(gnd),\r\n\t.sload(gnd),\r\n\t.ena(vcc),\r\n\t.cin(gnd),\r\n\t.cin0(gnd),\r\n\t.cin1(vcc),\r\n\t.inverta(gnd),\r\n\t.regcascin(gnd),\r\n\t.devclrn(devclrn),\r\n\t.devpor(devpor),\r\n\t.combout(\\emago~combout ),\r\n\t.regout(),\r\n\t.cout(),\r\n\t.cout0(),\r\n\t.cout1());\r\n// synopsys translate_off\r\ndefparam emago.lut_mask = \"ffcc\";\r\ndefparam emago.operation_mode = \"normal\";\r\ndefparam emago.output_mode = \"comb_only\";\r\ndefparam emago.register_cascade_mode = \"off\";\r\ndefparam emago.sum_lutc_input = \"datac\";\r\ndefparam emago.synch_mode = \"off\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_F8,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: 16mA\r\nmaxv_io \\C~I (\r\n\t.datain(!\\emago~combout ),\r\n\t.oe(vcc),\r\n\t.combout(),\r\n\t.padio(C));\r\n// synopsys translate_off\r\ndefparam \\C~I .operation_mode = \"output\";\r\n// synopsys translate_on\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/simulation/questa/nor_gate.vo b/gate-level-modeling/emago/nor_gate/simulation/questa/nor_gate.vo
--- a/gate-level-modeling/emago/nor_gate/simulation/questa/nor_gate.vo	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/simulation/questa/nor_gate.vo	(date 1751261247648)
@@ -17,7 +17,7 @@
 // PROGRAM "Quartus Prime"
 // VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"
 
-// DATE "06/25/2025 12:39:57"
+// DATE "06/30/2025 13:27:27"
 
 // 
 // Device: Altera 5M40ZM64C4 Package MBGA64
Index: gate-level-modeling/emago/nor_gate/incremental_db/compiled_partitions/nor_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:37:09 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/incremental_db/compiled_partitions/nor_gate.db_info b/gate-level-modeling/emago/nor_gate/incremental_db/compiled_partitions/nor_gate.db_info
--- a/gate-level-modeling/emago/nor_gate/incremental_db/compiled_partitions/nor_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/incremental_db/compiled_partitions/nor_gate.db_info	(date 1751261239114)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:37:09 2025
+Creation_Time = Mon Jun 30 13:27:19 2025
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.asm.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826392727 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Assembler Quartus Prime \" \"Running Quartus Prime Assembler\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826392728 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:39:52 2025 \" \"Processing started: Wed Jun 25 12:39:52 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826392728 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Assembler\" 0 -1 1750826392728 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate \" \"Command: quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Assembler\" 0 -1 1750826392728 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Assembler\" 0 -1 1750826393098 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_POWER_DATA\" \"\" \"Writing out detailed assembly data for power analysis\" {  } {  } 0 115031 \"Writing out detailed assembly data for power analysis\" 0 0 \"Assembler\" 0 -1 1750826393116 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_PROGRAMMING_FILES\" \"\" \"Assembler is generating device programming files\" {  } {  } 0 115030 \"Assembler is generating device programming files\" 0 0 \"Assembler\" 0 -1 1750826393120 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Assembler 0 s 1  Quartus Prime \" \"Quartus Prime Assembler was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4686 \" \"Peak virtual memory: 4686 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826393278 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:39:53 2025 \" \"Processing ended: Wed Jun 25 12:39:53 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826393278 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826393278 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826393278 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Assembler\" 0 -1 1750826393278 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.asm.qmsg b/gate-level-modeling/emago/nor_gate/db/nor_gate.asm.qmsg
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.asm.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.asm.qmsg	(date 1751261243730)
@@ -1,7 +1,7 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826392727 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826392728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:39:52 2025 " "Processing started: Wed Jun 25 12:39:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826392728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750826392728 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750826392728 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750826393098 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750826393116 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750826393120 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826393278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:39:53 2025 " "Processing ended: Wed Jun 25 12:39:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826393278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826393278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826393278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750826393278 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261243160 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261243161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:27:23 2025 " "Processing started: Mon Jun 30 13:27:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261243161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751261243161 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751261243161 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751261243537 ""}
+{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751261243556 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751261243559 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261243712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:27:23 2025 " "Processing ended: Mon Jun 30 13:27:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261243712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261243712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261243712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751261243712 ""}
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.sta.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826886430 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Timing Analyzer Quartus Prime \" \"Running Quartus Prime Timing Analyzer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826886431 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:48:05 2025 \" \"Processing started: Wed Jun 25 12:48:05 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826886431 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826886431 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_sta nand_gate -c nand_gate \" \"Command: quartus_sta nand_gate -c nand_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826886431 \"\"}\r\n{ \"Info\" \"0\" \"\" \"qsta_default_script.tcl version: #1\" {  } {  } 0 0 \"qsta_default_script.tcl version: #1\" 0 0 \"Timing Analyzer\" 0 0 1750826886640 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Timing Analyzer\" 0 -1 1750826886808 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Timing Analyzer\" 0 -1 1750826886808 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_STARTED\" \"\" \"Started post-fitting delay annotation\" {  } {  } 0 334003 \"Started post-fitting delay annotation\" 0 0 \"Timing Analyzer\" 0 -1 1750826886896 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_COMPLETED\" \"\" \"Delay annotation completed successfully\" {  } {  } 0 334004 \"Delay annotation completed successfully\" 0 0 \"Timing Analyzer\" 0 -1 1750826886920 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"nand_gate.sdc \" \"Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Timing Analyzer\" 0 -1 1750826886952 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_DERIVING\" \"base clocks \\\"derive_clocks -period 1.0\\\" \" \"No user constrained base clocks found in the design. Calling \\\"derive_clocks -period 1.0\\\"\" {  } {  } 0 332142 \"No user constrained %1!s! found in the design. Calling %2!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826886953 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Timing Analyzer\" 0 -1 1750826886953 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Timing Analyzer\" 0 -1 1750826886953 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" {  } {  } 0 0 \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" 0 0 \"Timing Analyzer\" 0 0 1750826886954 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826886962 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"fmax \" \"No fmax paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826886968 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" {  } {  } 0 0 \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" 0 0 \"Timing Analyzer\" 0 0 1750826886971 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Setup \" \"No Setup paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826886975 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Hold \" \"No Hold paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826886979 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Recovery \" \"No Recovery paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826886983 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Removal \" \"No Removal paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826886986 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Minimum Pulse Width \" \"No Minimum Pulse Width paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826886989 \"\"}\r\n{ \"Info\" \"ISTA_METASTABILITY_REPORT_DISABLED\" \"\" \"The selected device family is not supported by the report_metastability command.\" {  } {  } 0 332001 \"The selected device family is not supported by the report_metastability command.\" 0 0 \"Timing Analyzer\" 0 -1 1750826886991 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"setup \" \"Design is not fully constrained for setup requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750826887001 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"hold \" \"Design is not fully constrained for hold requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750826887001 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Timing Analyzer 0 s 3 s Quartus Prime \" \"Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4697 \" \"Peak virtual memory: 4697 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826887052 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:48:07 2025 \" \"Processing ended: Wed Jun 25 12:48:07 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826887052 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:02 \" \"Elapsed time: 00:00:02\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826887052 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826887052 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826887052 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.sta.qmsg b/gate-level-modeling/emago/nand_gate/db/nand_gate.sta.qmsg
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.sta.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.sta.qmsg	(date 1751261042115)
@@ -1,25 +1,25 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826886430 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826886431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:48:05 2025 " "Processing started: Wed Jun 25 12:48:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826886431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750826886431 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nand_gate -c nand_gate " "Command: quartus_sta nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750826886431 ""}
-{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750826886640 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750826886808 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750826886808 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750826886896 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750826886920 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nand_gate.sdc " "Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750826886952 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750826886953 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1750826886953 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1750826886953 ""}
-{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750826886954 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1750826886962 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826886968 ""}
-{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750826886971 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826886975 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826886979 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826886983 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826886986 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826886989 ""}
-{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750826886991 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750826887001 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750826887001 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826887052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:48:07 2025 " "Processing ended: Wed Jun 25 12:48:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826887052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826887052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826887052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750826887052 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261041158 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261041159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:24:00 2025 " "Processing started: Mon Jun 30 13:24:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261041159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261041159 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nand_gate -c nand_gate " "Command: quartus_sta nand_gate -c nand_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261041159 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751261041464 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751261041762 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751261041762 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751261041880 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751261041914 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nand_gate.sdc " "Synopsys Design Constraints File file not found: 'nand_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751261041959 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751261041960 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1751261041960 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1751261041961 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751261041962 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1751261041975 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261041982 ""}
+{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751261041985 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261041990 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261041998 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261042007 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261042012 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261042015 ""}
+{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1751261042017 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261042029 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261042030 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261042089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:24:02 2025 " "Processing ended: Mon Jun 30 13:24:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261042089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261042089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261042089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751261042089 ""}
Index: gate-level-modeling/emago/nand_gate/db/nand_gate.tmw_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>start_full_compilation:s:00:00:20\r\nstart_analysis_synthesis:s:00:00:11-start_full_compilation\r\nstart_analysis_elaboration:s-start_full_compilation\r\nstart_fitter:s:00:00:03-start_full_compilation\r\nstart_assembler:s:00:00:02-start_full_compilation\r\nstart_timing_analyzer:s:00:00:02-start_full_compilation\r\nstart_eda_netlist_writer:s:00:00:02-start_full_compilation\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nand_gate/db/nand_gate.tmw_info b/gate-level-modeling/emago/nand_gate/db/nand_gate.tmw_info
--- a/gate-level-modeling/emago/nand_gate/db/nand_gate.tmw_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nand_gate/db/nand_gate.tmw_info	(date 1751261148193)
@@ -1,7 +1,7 @@
-start_full_compilation:s:00:00:20
-start_analysis_synthesis:s:00:00:11-start_full_compilation
+start_full_compilation:s:00:00:26
+start_analysis_synthesis:s:00:00:13-start_full_compilation
 start_analysis_elaboration:s-start_full_compilation
-start_fitter:s:00:00:03-start_full_compilation
+start_fitter:s:00:00:05-start_full_compilation
 start_assembler:s:00:00:02-start_full_compilation
-start_timing_analyzer:s:00:00:02-start_full_compilation
-start_eda_netlist_writer:s:00:00:02-start_full_compilation
+start_timing_analyzer:s:00:00:03-start_full_compilation
+start_eda_netlist_writer:s:00:00:03-start_full_compilation
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:35:47 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.db_info b/gate-level-modeling/emago/nor_gate/db/nor_gate.db_info
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.db_info	(date 1751261172639)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:35:47 2025
+Creation_Time = Mon Jun 30 13:26:12 2025
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.fit.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Fitter\" 0 -1 1750826390665 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Fitter\" 0 -1 1750826390666 \"\"}\r\n{ \"Info\" \"IMPP_MPP_AUTO_ASSIGNED_DEVICE\" \"nor_gate 5M40ZM64C4 \" \"Automatically selected device 5M40ZM64C4 for design nor_gate\" {  } {  } 0 119004 \"Automatically selected device %2!s! for design %1!s!\" 0 0 \"Fitter\" 0 -1 1750826390748 \"\"}\r\n{ \"Info\" \"IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON\" \"\" \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" {  } {  } 0 171003 \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" 0 0 \"Fitter\" 0 -1 1750826390818 \"\"}\r\n{ \"Warning\" \"WCPT_FEATURE_DISABLED_POST\" \"LogicLock \" \"Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" {  } {  } 0 292013 \"Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" 0 0 \"Fitter\" 0 -1 1750826390824 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED\" \"\" \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" { { \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB\" \"5M80ZM64C4 \" \"Device 5M80ZM64C4 is compatible\" {  } {  } 2 176445 \"Device %1!s! is compatible\" 0 0 \"Design Software\" 0 -1 1750826390972 \"\"}  } {  } 2 176444 \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" 0 0 \"Fitter\" 0 -1 1750826390972 \"\"}\r\n{ \"Critical Warning\" \"WFIOMGR_PINS_MISSING_LOCATION_INFO\" \"3 3 \" \"No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" {  } {  } 1 169085 \"No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" 0 0 \"Fitter\" 0 -1 1750826390978 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"nor_gate.sdc \" \"Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Fitter\" 0 -1 1750826391002 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG\" \"base clocks \" \"No user constrained base clocks found in the design\" {  } {  } 0 332144 \"No user constrained %1!s! found in the design\" 0 0 \"Fitter\" 0 -1 1750826391003 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Fitter\" 0 -1 1750826391004 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750826391004 \"\"}\r\n{ \"Info\" \"ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS\" \"\" \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" { { \"Info\" \"ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT\" \"\" \"Assuming a default timing requirement\" {  } {  } 0 332127 \"Assuming a default timing requirement\" 0 0 \"Design Software\" 0 -1 1750826391006 \"\"}  } {  } 0 332128 \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" 0 0 \"Fitter\" 0 -1 1750826391006 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Fitter\" 0 -1 1750826391006 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750826391006 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_REG_LOCATION_PROCESSING\" \"\" \"Performing register packing on registers with non-logic cell location assignments\" {  } {  } 1 176273 \"Performing register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750826391007 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING\" \"\" \"Completed register packing on registers with non-logic cell location assignments\" {  } {  } 1 176274 \"Completed register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750826391007 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"User Assigned Global Signals Promotion Operation \" \"Completed User Assigned Global Signals Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391008 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"Auto Global Promotion Operation \" \"Completed Auto Global Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391009 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO\" \"\" \"Starting register packing\" {  } {  } 0 176234 \"Starting register packing\" 0 0 \"Fitter\" 0 -1 1750826391010 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_LUT_PACKING\" \"\" \"Moving registers into LUTs to improve timing and density\" {  } {  } 1 176244 \"Moving registers into LUTs to improve timing and density\" 1 0 \"Fitter\" 0 -1 1750826391021 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_HEADER\" \"\" \"Started processing fast register assignments\" {  } {  } 0 186468 \"Started processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750826391044 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER\" \"\" \"Finished processing fast register assignments\" {  } {  } 0 186469 \"Finished processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750826391044 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_LUT_PACKING\" \"00:00:00 \" \"Finished moving registers into LUTs: elapsed time is 00:00:00\" {  } {  } 1 176245 \"Finished moving registers into LUTs: elapsed time is %1!s!\" 1 0 \"Fitter\" 0 -1 1750826391044 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO\" \"\" \"Finished register packing\" {  } {  } 0 176235 \"Finished register packing\" 0 0 \"Fitter\" 0 -1 1750826391044 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement \" \"Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS\" \"3 unused 3.3V 2 1 0 \" \"Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\" { { \"Info\" \"IFSAC_FSAC_IO_STDS_IN_IOC_GROUP\" \"3.3-V LVTTL. \" \"I/O standards used: 3.3-V LVTTL.\" {  } {  } 0 176212 \"I/O standards used: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826391045 \"\"}  } {  } 0 176211 \"Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)\" 0 0 \"Design Software\" 0 -1 1750826391045 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391045 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT\" \"before \" \"I/O bank details before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O banks \" \"Statistics of I/O banks\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"1 does not use undetermined 0 17 \" \"I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750826391045 \"\"} { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"2 does not use undetermined 0 13 \" \"I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750826391045 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Design Software\" 0 -1 1750826391045 \"\"}  } {  } 0 176215 \"I/O bank details %1!s! I/O pin placement\" 0 0 \"Fitter\" 0 -1 1750826391045 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_PREPARATION_END\" \"00:00:01 \" \"Fitter preparation operations ending: elapsed time is 00:00:01\" {  } {  } 0 171121 \"Fitter preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391048 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_FAMILY_APL_ERROR\" \"\" \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" {  } {  } 0 14896 \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" 0 0 \"Fitter\" 0 -1 1750826391053 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START\" \"\" \"Fitter placement preparation operations beginning\" {  } {  } 0 170189 \"Fitter placement preparation operations beginning\" 0 0 \"Fitter\" 0 -1 1750826391167 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END\" \"00:00:00 \" \"Fitter placement preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 170190 \"Fitter placement preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391196 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START\" \"\" \"Fitter placement operations beginning\" {  } {  } 0 170191 \"Fitter placement operations beginning\" 0 0 \"Fitter\" 0 -1 1750826391198 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH\" \"\" \"Fitter placement was successful\" {  } {  } 0 170137 \"Fitter placement was successful\" 0 0 \"Fitter\" 0 -1 1750826391273 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END\" \"00:00:00 \" \"Fitter placement operations ending: elapsed time is 00:00:00\" {  } {  } 0 170192 \"Fitter placement operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391274 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_START\" \"\" \"Fitter routing operations beginning\" {  } {  } 0 170193 \"Fitter routing operations beginning\" 0 0 \"Fitter\" 0 -1 1750826391296 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE\" \"0 \" \"Router estimated average interconnect usage is 0% of the available device resources\" { { \"Info\" \"IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION\" \"0 X0_Y0 X8_Y5 \" \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\" {  } { { \"loc\" \"\" { Generic \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/\" { { 1 { 0 \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\"} { { 12 { 0 \"\"} 0 0 9 6 }  }  }  }  } }  } 0 170196 \"Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!\" 0 0 \"Design Software\" 0 -1 1750826391375 \"\"}  } {  } 0 170195 \"Router estimated average interconnect usage is %1!d!%% of the available device resources\" 0 0 \"Fitter\" 0 -1 1750826391375 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED\" \"\" \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" { { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY\" \"\" \"Optimizations that may affect the design's routability were skipped\" {  } {  } 0 170201 \"Optimizations that may affect the design's routability were skipped\" 0 0 \"Design Software\" 0 -1 1750826391394 \"\"} { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING\" \"\" \"Optimizations that may affect the design's timing were skipped\" {  } {  } 0 170200 \"Optimizations that may affect the design's timing were skipped\" 0 0 \"Design Software\" 0 -1 1750826391394 \"\"}  } {  } 0 170199 \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" 0 0 \"Fitter\" 0 -1 1750826391394 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_END\" \"00:00:00 \" \"Fitter routing operations ending: elapsed time is 00:00:00\" {  } {  } 0 170194 \"Fitter routing operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391395 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_TIMING_ANALYSIS_TIME\" \"the Fitter 0.10 \" \"Total time spent on timing analysis during the Fitter is 0.10 seconds.\" {  } {  } 0 11888 \"Total time spent on timing analysis during %1!s! is %2!s! seconds.\" 0 0 \"Fitter\" 0 -1 1750826391403 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_POST_OPERATION_END\" \"00:00:00 \" \"Fitter post-fit operations ending: elapsed time is 00:00:00\" {  } {  } 0 11218 \"Fitter post-fit operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391417 \"\"}\r\n{ \"Warning\" \"WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT\" \"As output driving ground \" \"The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\" {  } {  } 0 169174 \"The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'.\" 0 0 \"Fitter\" 0 -1 1750826391423 \"\"}\r\n{ \"Info\" \"IRDB_WROTE_SUPPRESSED_MSGS\" \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg \" \"Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg\" {  } {  } 0 144001 \"Generated suppressed messages file %1!s!\" 0 0 \"Fitter\" 0 -1 1750826391472 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Fitter 0 s 7 s Quartus Prime \" \"Quartus Prime Fitter was successful. 0 errors, 7 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"5901 \" \"Peak virtual memory: 5901 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826391500 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:39:51 2025 \" \"Processing ended: Wed Jun 25 12:39:51 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826391500 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:02 \" \"Elapsed time: 00:00:02\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826391500 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:02 \" \"Total CPU time (on all processors): 00:00:02\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826391500 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Fitter\" 0 -1 1750826391500 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.fit.qmsg b/gate-level-modeling/emago/nor_gate/db/nor_gate.fit.qmsg
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.fit.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.fit.qmsg	(date 1751261241951)
@@ -1,42 +1,42 @@
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750826390665 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750826390666 ""}
-{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "nor_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design nor_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750826390748 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750826390818 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750826390824 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750826390972 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750826390972 ""}
-{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750826390978 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nor_gate.sdc " "Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750826391002 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750826391003 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750826391004 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750826391004 ""}
-{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750826391006 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750826391006 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1750826391006 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750826391006 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750826391007 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750826391007 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750826391008 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750826391009 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750826391010 ""}
-{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750826391021 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750826391044 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750826391044 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750826391044 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750826391044 ""}
-{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750826391045 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750826391045 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750826391045 ""}
-{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750826391045 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750826391045 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750826391045 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750826391045 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826391048 ""}
-{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750826391053 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750826391167 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826391196 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750826391198 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750826391273 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826391274 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750826391296 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750826391375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750826391375 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750826391394 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1750826391394 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750826391394 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826391395 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750826391403 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750826391417 ""}
-{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750826391423 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750826391472 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826391500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:39:51 2025 " "Processing ended: Wed Jun 25 12:39:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826391500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826391500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826391500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750826391500 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751261241086 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751261241087 ""}
+{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "nor_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design nor_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1751261241160 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751261241228 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751261241233 ""}
+{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751261241356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751261241356 ""}
+{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751261241362 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nor_gate.sdc " "Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751261241384 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751261241384 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1751261241384 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261241385 ""}
+{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751261241387 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751261241387 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1751261241387 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261241387 ""}
+{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261241388 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261241388 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261241389 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261241390 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1751261241390 ""}
+{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1751261241401 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1751261241428 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1751261241429 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1751261241429 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751261241429 ""}
+{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751261241429 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751261241429 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751261241429 ""}
+{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261241429 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261241429 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751261241429 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751261241429 ""}
+{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261241433 ""}
+{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751261241437 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751261241547 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261241576 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751261241578 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751261241657 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261241657 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751261241679 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751261241773 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751261241773 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751261241804 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1751261241804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751261241804 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261241805 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751261241813 ""}
+{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261241827 ""}
+{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1751261241833 ""}
+{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/output_files/nor_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751261241886 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261241908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:27:21 2025 " "Processing ended: Mon Jun 30 13:27:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261241908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261241908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261241908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751261241908 ""}
Index: gate-level-modeling/emago/xor_gate/xor_gate.qsf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:50:52  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Notes:\r\n#\r\n# 1) The default values for assignments are stored in the file:\r\n#\t\txor_gate_assignment_defaults.qdf\r\n#    If this file doesn't exist, see file:\r\n#\t\tassignment_defaults.qdf\r\n#\r\n# 2) Intel recommends that you do not modify this file. This\r\n#    file is updated automatically by the Quartus Prime software\r\n#    and any changes you make may be lost or overwritten.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\n\r\nset_global_assignment -name FAMILY \"MAX V\"\r\nset_global_assignment -name DEVICE auto\r\nset_global_assignment -name TOP_LEVEL_ENTITY xor_gate\r\nset_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0\r\nset_global_assignment -name PROJECT_CREATION_TIME_DATE \"12:50:52  JUNE 25, 2025\"\r\nset_global_assignment -name LAST_QUARTUS_VERSION \"24.1std.0 Lite Edition\"\r\nset_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files\r\nset_global_assignment -name EDA_SIMULATION_TOOL \"Questa Intel FPGA (Verilog)\"\r\nset_global_assignment -name EDA_TIME_SCALE \"1 ps\" -section_id eda_simulation\r\nset_global_assignment -name EDA_OUTPUT_DATA_FORMAT \"VERILOG HDL\" -section_id eda_simulation\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan\r\nset_global_assignment -name VERILOG_FILE xor_gate.v
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/xor_gate.qsf b/gate-level-modeling/emago/xor_gate/xor_gate.qsf
--- a/gate-level-modeling/emago/xor_gate/xor_gate.qsf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/xor_gate.qsf	(date 1751262124851)
@@ -19,7 +19,7 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:50:52  June 25, 2025
+# Date created = 13:40:46  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 #
@@ -41,14 +41,7 @@
 set_global_assignment -name DEVICE auto
 set_global_assignment -name TOP_LEVEL_ENTITY xor_gate
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
-set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:50:52  JUNE 25, 2025"
+set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:40:46  JUNE 30, 2025"
 set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
-set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
-set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
-set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
-set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
-set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
-set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
-set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
 set_global_assignment -name VERILOG_FILE xor_gate.v
\ No newline at end of file
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.eda.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826397157 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"EDA Netlist Writer Quartus Prime \" \"Running Quartus Prime EDA Netlist Writer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826397158 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:39:57 2025 \" \"Processing started: Wed Jun 25 12:39:57 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826397158 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826397158 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate \" \"Command: quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826397158 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826397744 \"\"}\r\n{ \"Info\" \"IWSC_DONE_HDL_GENERATION\" \"nor_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/ simulation \" \"Generated file nor_gate.vo in folder \\\"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/\\\" for EDA simulation tool\" {  } {  } 0 204019 \"Generated file %1!s! in folder \\\"%2!s!\\\" for EDA %3!s! tool\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826397796 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"EDA Netlist Writer 0 s 1  Quartus Prime \" \"Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4641 \" \"Peak virtual memory: 4641 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826397827 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:39:57 2025 \" \"Processing ended: Wed Jun 25 12:39:57 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826397827 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826397827 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826397827 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750826397827 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.eda.qmsg b/gate-level-modeling/emago/nor_gate/db/nor_gate.eda.qmsg
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.eda.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.eda.qmsg	(date 1751261247687)
@@ -1,6 +1,6 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826397157 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826397158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:39:57 2025 " "Processing started: Wed Jun 25 12:39:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826397158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826397158 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826397158 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750826397744 ""}
-{ "Info" "IWSC_DONE_HDL_GENERATION" "nor_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/ simulation " "Generated file nor_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750826397796 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826397827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:39:57 2025 " "Processing ended: Wed Jun 25 12:39:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826397827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826397827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826397827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750826397827 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261247075 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261247075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:27:26 2025 " "Processing started: Mon Jun 30 13:27:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261247075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261247075 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261247075 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1751261247603 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "nor_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/ simulation " "Generated file nor_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751261247649 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261247677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:27:27 2025 " "Processing ended: Mon Jun 30 13:27:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261247677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261247677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261247677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261247677 ""}
Index: gate-level-modeling/emago/xor_gate/xor_gate.v
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>//-----------------------------------------------------\r\n// Laboratory Experiment 001\r\n// Design Name : xor_gate\r\n// File Name : xor_gate.v\r\n// Function : Implement XOR logic gate\r\n// Designer: Ernie Mago\r\n// Period: Term 3 AY24-25\r\n//-----------------------------------------------------\r\n\r\nmodule xor_gate(\r\n  input A, B,\r\n  output C\r\n  );\r\n\r\n  // Gate type\r\n  xor emago (C, A, B);\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/xor_gate.v b/gate-level-modeling/emago/xor_gate/xor_gate.v
--- a/gate-level-modeling/emago/xor_gate/xor_gate.v	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/xor_gate.v	(date 1751262124813)
@@ -8,10 +8,11 @@
 //-----------------------------------------------------
 
 module xor_gate(
-  input A, B,
+  input A,
+  input B,
   output C
   );
-
+  
   // Gate type
   xor emago (C, A, B);
 
Index: gate-level-modeling/emago/xor_gate/xor_gate.qpf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:50:52  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\nQUARTUS_VERSION = \"24.1\"\r\nDATE = \"12:50:52  June 25, 2025\"\r\n\r\n# Revisions\r\n\r\nPROJECT_REVISION = \"xor_gate\"\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/xor_gate.qpf b/gate-level-modeling/emago/xor_gate/xor_gate.qpf
--- a/gate-level-modeling/emago/xor_gate/xor_gate.qpf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/xor_gate.qpf	(date 1751262046138)
@@ -19,12 +19,12 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:50:52  June 25, 2025
+# Date created = 13:40:46  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 
 QUARTUS_VERSION = "24.1"
-DATE = "12:50:52  June 25, 2025"
+DATE = "13:40:46  June 30, 2025"
 
 # Revisions
 
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.asm.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Assembler report for xor_gate\r\nWed Jun 25 12:52:15 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Assembler Summary\r\n  3. Assembler Settings\r\n  4. Assembler Generated Files\r\n  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.pof\r\n  6. Assembler Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------+\r\n; Assembler Summary                                             ;\r\n+-----------------------+---------------------------------------+\r\n; Assembler Status      ; Successful - Wed Jun 25 12:52:15 2025 ;\r\n; Revision Name         ; xor_gate                              ;\r\n; Top-level Entity Name ; xor_gate                              ;\r\n; Family                ; MAX V                                 ;\r\n; Device                ; 5M40ZM64C4                            ;\r\n+-----------------------+---------------------------------------+\r\n\r\n\r\n+----------------------------------+\r\n; Assembler Settings               ;\r\n+--------+---------+---------------+\r\n; Option ; Setting ; Default Value ;\r\n+--------+---------+---------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Generated Files                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; File Name                                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.pof ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.pof ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; Option         ; Setting                                                                                                                   ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; JTAG usercode  ; 0x00192F1A                                                                                                                ;\r\n; Checksum       ; 0x00193292                                                                                                                ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------+\r\n; Assembler Messages ;\r\n+--------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Assembler\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:52:14 2025\r\nInfo: Command: quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (115031): Writing out detailed assembly data for power analysis\r\nInfo (115030): Assembler is generating device programming files\r\nInfo: Quartus Prime Assembler was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4686 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:52:15 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.asm.rpt b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.asm.rpt
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.asm.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.asm.rpt	(date 1751262140706)
@@ -1,5 +1,5 @@
 Assembler report for xor_gate
-Wed Jun 25 12:52:15 2025
+Mon Jun 30 13:42:20 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -38,7 +38,7 @@
 +---------------------------------------------------------------+
 ; Assembler Summary                                             ;
 +-----------------------+---------------------------------------+
-; Assembler Status      ; Successful - Wed Jun 25 12:52:15 2025 ;
+; Assembler Status      ; Successful - Mon Jun 30 13:42:20 2025 ;
 ; Revision Name         ; xor_gate                              ;
 ; Top-level Entity Name ; xor_gate                              ;
 ; Family                ; MAX V                                 ;
@@ -78,14 +78,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Assembler
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:52:14 2025
+    Info: Processing started: Mon Jun 30 13:42:19 2025
 Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (115031): Writing out detailed assembly data for power analysis
 Info (115030): Assembler is generating device programming files
 Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4686 megabytes
-    Info: Processing ended: Wed Jun 25 12:52:15 2025
+    Info: Processing ended: Mon Jun 30 13:42:20 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter report for xor_gate\r\nWed Jun 25 12:52:13 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Fitter Summary\r\n  3. Fitter Settings\r\n  4. Parallel Compilation\r\n  5. Pin-Out File\r\n  6. Fitter Resource Usage Summary\r\n  7. Input Pins\r\n  8. Output Pins\r\n  9. I/O Bank Usage\r\n 10. All Package Pins\r\n 11. Output Pin Default Load For Reported TCO\r\n 12. I/O Assignment Warnings\r\n 13. Fitter Resource Utilization by Entity\r\n 14. Delay Chain Summary\r\n 15. Routing Usage Summary\r\n 16. LAB Logic Elements\r\n 17. LAB Signals Sourced\r\n 18. LAB Signals Sourced Out\r\n 19. LAB Distinct Inputs\r\n 20. Fitter Device Options\r\n 21. Fitter Messages\r\n 22. Fitter Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Summary                                                          ;\r\n+-----------------------+-------------------------------------------------+\r\n; Fitter Status         ; Successful - Wed Jun 25 12:52:13 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; xor_gate                                        ;\r\n; Top-level Entity Name ; xor_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Settings                                                                                                                      ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Option                                                             ; Setting                        ; Default Value                  ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Device                                                             ; auto                           ;                                ;\r\n; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;\r\n; Use smart compilation                                              ; Off                            ; Off                            ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;\r\n; Enable compact report table                                        ; Off                            ; Off                            ;\r\n; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;\r\n; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;\r\n; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;\r\n; Always Enable Input Buffers                                        ; Off                            ; Off                            ;\r\n; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;\r\n; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;\r\n; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;\r\n; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;\r\n; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;\r\n; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;\r\n; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;\r\n; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;\r\n; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;\r\n; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;\r\n; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;\r\n; Slow Slew Rate                                                     ; Off                            ; Off                            ;\r\n; PCI I/O                                                            ; Off                            ; Off                            ;\r\n; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;\r\n; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;\r\n; Auto Delay Chains                                                  ; On                             ; On                             ;\r\n; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;\r\n; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;\r\n; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;\r\n; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;\r\n; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;\r\n; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;\r\n; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;\r\n; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;\r\n; Auto Register Duplication                                          ; Auto                           ; Auto                           ;\r\n; Auto Global Clock                                                  ; On                             ; On                             ;\r\n; Auto Global Register Control Signals                               ; On                             ; On                             ;\r\n; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+--------------+\r\n; Pin-Out File ;\r\n+--------------+\r\nThe pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.pin.\r\n\r\n\r\n+------------------------------------------------------------------+\r\n; Fitter Resource Usage Summary                                    ;\r\n+---------------------------------------------+--------------------+\r\n; Resource                                    ; Usage              ;\r\n+---------------------------------------------+--------------------+\r\n; Total logic elements                        ; 1 / 40 ( 3 % )     ;\r\n;     -- Combinational with no register       ; 1                  ;\r\n;     -- Register only                        ; 0                  ;\r\n;     -- Combinational with a register        ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic element usage by number of LUT inputs ;                    ;\r\n;     -- 4 input functions                    ; 0                  ;\r\n;     -- 3 input functions                    ; 0                  ;\r\n;     -- 2 input functions                    ; 1                  ;\r\n;     -- 1 input functions                    ; 0                  ;\r\n;     -- 0 input functions                    ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic elements by mode                      ;                    ;\r\n;     -- normal mode                          ; 1                  ;\r\n;     -- arithmetic mode                      ; 0                  ;\r\n;     -- qfbk mode                            ; 0                  ;\r\n;     -- register cascade mode                ; 0                  ;\r\n;     -- synchronous clear/load mode          ; 0                  ;\r\n;     -- asynchronous clear/load mode         ; 0                  ;\r\n;                                             ;                    ;\r\n; Total registers                             ; 0 / 40 ( 0 % )     ;\r\n; Total LABs                                  ; 1 / 4 ( 25 % )     ;\r\n; Logic elements in carry chains              ; 0                  ;\r\n; Virtual pins                                ; 0                  ;\r\n; I/O pins                                    ; 3 / 30 ( 10 % )    ;\r\n;     -- Clock pins                           ; 1 / 2 ( 50 % )     ;\r\n;                                             ;                    ;\r\n; UFM blocks                                  ; 0 / 1 ( 0 % )      ;\r\n;                                             ;                    ;\r\n;     -- Total Fixed Point DSP Blocks         ; 0                  ;\r\n;     -- Total Floating Point DSP Blocks      ; 0                  ;\r\n;                                             ;                    ;\r\n; Global signals                              ; 0                  ;\r\n;     -- Global clocks                        ; 0 / 4 ( 0 % )      ;\r\n; JTAGs                                       ; 0 / 1 ( 0 % )      ;\r\n; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.2% ;\r\n; Peak interconnect usage (total/H/V)         ; 0.3% / 0.3% / 0.2% ;\r\n; Maximum fan-out                             ; 1                  ;\r\n; Highest non-global fan-out                  ; 1                  ;\r\n; Total fan-out                               ; 3                  ;\r\n; Average fan-out                             ; 0.75               ;\r\n+---------------------------------------------+--------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Input Pins                                                                                                                                                                                                                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; A    ; F3    ; 1        ; 1            ; 1            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n; B    ; E2    ; 1        ; 1            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Output Pins                                                                                                                                                                                                                                                                                                            ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; C    ; F8    ; 2        ; 8            ; 1            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n\r\n\r\n+-----------------------------------------------------------+\r\n; I/O Bank Usage                                            ;\r\n+----------+-----------------+---------------+--------------+\r\n; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;\r\n+----------+-----------------+---------------+--------------+\r\n; 1        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;\r\n; 2        ; 1 / 13 ( 8 % )  ; 3.3V          ; --           ;\r\n+----------+-----------------+---------------+--------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; All Package Pins                                                                                                                             ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; A1       ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; A2       ; 80         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A3       ; 78         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A4       ; 76         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A6       ; 69         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A8       ; 58         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B2       ; 82         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; B3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B7       ; 54         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B8       ; 57         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C2       ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; C5       ; 70         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C6       ; 67         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C8       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D2       ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D6       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;\r\n; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D8       ; 50         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; E1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E2       ; 8          ; 1        ; B              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F1       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F3       ; 14         ; 1        ; A              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; F4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F5       ; 33         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F6       ; 35         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F8       ; 43         ; 2        ; C              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; G1       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G3       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G7       ; 37         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; G8       ; 39         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H1       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H2       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H3       ; 20         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H4       ; 22         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H5       ; 24         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H6       ; 26         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H7       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H8       ; 40         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\nNote: Pin directions (input, output or bidir) are based on device operating in user mode.\r\n\r\n\r\n+-------------------------------------------------------------+\r\n; Output Pin Default Load For Reported TCO                    ;\r\n+----------------------------+-------+------------------------+\r\n; I/O Standard               ; Load  ; Termination Resistance ;\r\n+----------------------------+-------+------------------------+\r\n; 3.3-V LVTTL                ; 10 pF ; Not Available          ;\r\n; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;\r\n; 2.5 V                      ; 10 pF ; Not Available          ;\r\n; 1.8 V                      ; 10 pF ; Not Available          ;\r\n; 1.5 V                      ; 10 pF ; Not Available          ;\r\n; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 1.2 V                      ; 10 pF ; Not Available          ;\r\n; LVDS_E_3R                  ; 10 pF ; Not Available          ;\r\n; RSDS_E_3R                  ; 10 pF ; Not Available          ;\r\n+----------------------------+-------+------------------------+\r\nNote: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.\r\n\r\n\r\n+----------------------------------------+\r\n; I/O Assignment Warnings                ;\r\n+----------+-----------------------------+\r\n; Pin Name ; Reason                      ;\r\n+----------+-----------------------------+\r\n; C        ; Missing location assignment ;\r\n; A        ; Missing location assignment ;\r\n; B        ; Missing location assignment ;\r\n+----------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Resource Utilization by Entity                                                                                                                                                                                              ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |xor_gate                  ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xor_gate           ; xor_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+---------------------------------+\r\n; Delay Chain Summary             ;\r\n+------+----------+---------------+\r\n; Name ; Pin Type ; Pad to Core 0 ;\r\n+------+----------+---------------+\r\n; C    ; Output   ; --            ;\r\n; A    ; Input    ; (1)           ;\r\n; B    ; Input    ; (1)           ;\r\n+------+----------+---------------+\r\n\r\n\r\n+-------------------------------------------+\r\n; Routing Usage Summary                     ;\r\n+-----------------------+-------------------+\r\n; Routing Resource Type ; Usage             ;\r\n+-----------------------+-------------------+\r\n; C4s                   ; 1 / 784 ( < 1 % ) ;\r\n; Direct links          ; 0 / 888 ( 0 % )   ;\r\n; Global clocks         ; 0 / 4 ( 0 % )     ;\r\n; LAB clocks            ; 0 / 32 ( 0 % )    ;\r\n; LUT chains            ; 0 / 216 ( 0 % )   ;\r\n; Local interconnects   ; 3 / 888 ( < 1 % ) ;\r\n; R4s                   ; 2 / 704 ( < 1 % ) ;\r\n+-----------------------+-------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------+\r\n; LAB Logic Elements                                                       ;\r\n+--------------------------------------------+-----------------------------+\r\n; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+--------------------------------------------+-----------------------------+\r\n; 1                                          ; 1                           ;\r\n; 2                                          ; 0                           ;\r\n; 3                                          ; 0                           ;\r\n; 4                                          ; 0                           ;\r\n; 5                                          ; 0                           ;\r\n; 6                                          ; 0                           ;\r\n; 7                                          ; 0                           ;\r\n; 8                                          ; 0                           ;\r\n; 9                                          ; 0                           ;\r\n; 10                                         ; 0                           ;\r\n+--------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Signals Sourced                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; LAB Signals Sourced Out                                                       ;\r\n+-------------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+-------------------------------------------------+-----------------------------+\r\n; 0                                               ; 0                           ;\r\n; 1                                               ; 1                           ;\r\n+-------------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Distinct Inputs                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 0                           ;\r\n; 2                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Device Options                                                   ;\r\n+----------------------------------------------+--------------------------+\r\n; Option                                       ; Setting                  ;\r\n+----------------------------------------------+--------------------------+\r\n; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;\r\n; Enable device-wide reset (DEV_CLRn)          ; Off                      ;\r\n; Enable device-wide output enable (DEV_OE)    ; Off                      ;\r\n; Enable INIT_DONE output                      ; Off                      ;\r\n; Configuration scheme                         ; Passive Serial           ;\r\n; Reserve all unused pins                      ; As output driving ground ;\r\n+----------------------------------------------+--------------------------+\r\n\r\n\r\n+-----------------+\r\n; Fitter Messages ;\r\n+-----------------+\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (119004): Automatically selected device 5M40ZM64C4 for design xor_gate\r\nInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\r\nWarning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\r\nInfo (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\r\n    Info (176445): Device 5M80ZM64C4 is compatible\r\nCritical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332144): No user constrained base clocks found in the design\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\r\n    Info (332127): Assuming a default timing requirement\r\nInfo (332159): No clocks to report\r\nWarning (332068): No clocks defined in design.\r\nInfo (186079): Completed User Assigned Global Signals Promotion Operation\r\nInfo (186079): Completed Auto Global Promotion Operation\r\nInfo (176234): Starting register packing\r\nInfo (186468): Started processing fast register assignments\r\nInfo (186469): Finished processing fast register assignments\r\nInfo (176235): Finished register packing\r\nInfo (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\r\n    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\r\n        Info (176212): I/O standards used: 3.3-V LVTTL.\r\nInfo (176215): I/O bank details before I/O pin placement\r\n    Info (176214): Statistics of I/O banks\r\n        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\r\n        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\r\nInfo (171121): Fitter preparation operations ending: elapsed time is 00:00:01\r\nInfo (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\r\nInfo (170189): Fitter placement preparation operations beginning\r\nInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00\r\nInfo (170191): Fitter placement operations beginning\r\nInfo (170137): Fitter placement was successful\r\nInfo (170192): Fitter placement operations ending: elapsed time is 00:00:00\r\nInfo (170193): Fitter routing operations beginning\r\nInfo (170195): Router estimated average interconnect usage is 0% of the available device resources\r\n    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\r\nInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\r\n    Info (170201): Optimizations that may affect the design's routability were skipped\r\n    Info (170200): Optimizations that may affect the design's timing were skipped\r\nInfo (170194): Fitter routing operations ending: elapsed time is 00:00:00\r\nInfo (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.\r\nInfo (11218): Fitter post-fit operations ending: elapsed time is 00:00:00\r\nWarning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\r\nInfo (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg\r\nInfo: Quartus Prime Fitter was successful. 0 errors, 7 warnings\r\n    Info: Peak virtual memory: 5901 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:52:13 2025\r\n    Info: Elapsed time: 00:00:02\r\n    Info: Total CPU time (on all processors): 00:00:02\r\n\r\n\r\n+----------------------------+\r\n; Fitter Suppressed Messages ;\r\n+----------------------------+\r\nThe suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg.\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.rpt b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.rpt
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.rpt	(date 1751262138879)
@@ -1,5 +1,5 @@
 Fitter report for xor_gate
-Wed Jun 25 12:52:13 2025
+Mon Jun 30 13:42:18 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -54,7 +54,7 @@
 +-------------------------------------------------------------------------+
 ; Fitter Summary                                                          ;
 +-----------------------+-------------------------------------------------+
-; Fitter Status         ; Successful - Wed Jun 25 12:52:13 2025           ;
+; Fitter Status         ; Successful - Mon Jun 30 13:42:18 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; xor_gate                                        ;
 ; Top-level Entity Name ; xor_gate                                        ;
@@ -449,7 +449,7 @@
     Info (176214): Statistics of I/O banks
         Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available
         Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
-Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
+Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
 Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
 Info (170189): Fitter placement preparation operations beginning
 Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
@@ -469,8 +469,8 @@
 Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg
 Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
     Info: Peak virtual memory: 5901 megabytes
-    Info: Processing ended: Wed Jun 25 12:52:13 2025
-    Info: Elapsed time: 00:00:02
+    Info: Processing ended: Mon Jun 30 13:42:18 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:02
 
 
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.done
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Wed Jun 25 12:52:36 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.done b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.done
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.done	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.done	(date 1751262181357)
@@ -1,1 +1,1 @@
-Wed Jun 25 12:52:36 2025
+Mon Jun 30 13:43:01 2025
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter Status : Successful - Wed Jun 25 12:52:13 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : xor_gate\r\nTop-level Entity Name : xor_gate\r\nFamily : MAX V\r\nDevice : 5M40ZM64C4\r\nTiming Models : Final\r\nTotal logic elements : 1 / 40 ( 3 % )\r\nTotal pins : 3 / 30 ( 10 % )\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.summary b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.summary
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.summary	(date 1751262138801)
@@ -1,4 +1,4 @@
-Fitter Status : Successful - Wed Jun 25 12:52:13 2025
+Fitter Status : Successful - Mon Jun 30 13:42:18 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : xor_gate
 Top-level Entity Name : xor_gate
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.map.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826378497 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Analysis & Synthesis Quartus Prime \" \"Running Quartus Prime Analysis & Synthesis\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826378498 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:39:38 2025 \" \"Processing started: Wed Jun 25 12:39:38 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826378498 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826378498 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate \" \"Command: quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826378498 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826378977 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826378978 \"\"}\r\n{ \"Info\" \"ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES\" \"nor_gate.v 1 1 \" \"Found 1 design units, including 1 entities, in source file nor_gate.v\" { { \"Info\" \"ISGN_ENTITY_NAME\" \"1 nor_gate \" \"Found entity 1: nor_gate\" {  } { { \"nor_gate.v\" \"\" { Text \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/nor_gate.v\" 10 -1 0 } }  } 0 12023 \"Found entity %1!d!: %2!s!\" 0 0 \"Design Software\" 0 -1 1750826388567 \"\"}  } {  } 0 12021 \"Found %2!llu! design units, including %3!llu! entities, in source file %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826388567 \"\"}\r\n{ \"Info\" \"ISGN_START_ELABORATION_TOP\" \"nor_gate \" \"Elaborating entity \\\"nor_gate\\\" for the top level hierarchy\" {  } {  } 0 12127 \"Elaborating entity \\\"%1!s!\\\" for the top level hierarchy\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826388610 \"\"}\r\n{ \"Info\" \"ICUT_CUT_TM_SUMMARY\" \"4 \" \"Implemented 4 device resources after synthesis - the final resource count might be different\" { { \"Info\" \"ICUT_CUT_TM_IPINS\" \"2 \" \"Implemented 2 input pins\" {  } {  } 0 21058 \"Implemented %1!d! input pins\" 0 0 \"Design Software\" 0 -1 1750826388806 \"\"} { \"Info\" \"ICUT_CUT_TM_OPINS\" \"1 \" \"Implemented 1 output pins\" {  } {  } 0 21059 \"Implemented %1!d! output pins\" 0 0 \"Design Software\" 0 -1 1750826388806 \"\"} { \"Info\" \"ICUT_CUT_TM_LCELLS\" \"1 \" \"Implemented 1 logic cells\" {  } {  } 0 21061 \"Implemented %1!d! logic cells\" 0 0 \"Design Software\" 0 -1 1750826388806 \"\"}  } {  } 0 21057 \"Implemented %1!d! device resources after synthesis - the final resource count might be different\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826388806 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Analysis & Synthesis 0 s 1  Quartus Prime \" \"Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4721 \" \"Peak virtual memory: 4721 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826388854 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:39:48 2025 \" \"Processing ended: Wed Jun 25 12:39:48 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826388854 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:10 \" \"Elapsed time: 00:00:10\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826388854 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:26 \" \"Total CPU time (on all processors): 00:00:26\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826388854 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750826388854 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.map.qmsg b/gate-level-modeling/emago/nor_gate/db/nor_gate.map.qmsg
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.map.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.map.qmsg	(date 1751261239305)
@@ -1,9 +1,9 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826378497 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826378498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:39:38 2025 " "Processing started: Wed Jun 25 12:39:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826378498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826378498 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826378498 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750826378977 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750826378978 ""}
-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/nor_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750826388567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826388567 ""}
-{ "Info" "ISGN_START_ELABORATION_TOP" "nor_gate " "Elaborating entity \"nor_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750826388610 ""}
-{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750826388806 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750826388806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750826388806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750826388806 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826388854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:39:48 2025 " "Processing ended: Wed Jun 25 12:39:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826388854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826388854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826388854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750826388854 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261228820 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261228820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:27:08 2025 " "Processing started: Mon Jun 30 13:27:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261228820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261228820 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261228821 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751261229293 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751261229293 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/nor_gate/nor_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751261239018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261239018 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "nor_gate " "Elaborating entity \"nor_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751261239051 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751261239246 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751261239246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751261239246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751261239246 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261239282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:27:19 2025 " "Processing ended: Mon Jun 30 13:27:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261239282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261239282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261239282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261239282 ""}
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.npp.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826425082 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Netlist Viewers Preprocess Quartus Prime \" \"Running Quartus Prime Netlist Viewers Preprocess\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826425083 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:40:24 2025 \" \"Processing started: Wed Jun 25 12:40:24 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826425083 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826425083 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_npp nor_gate -c nor_gate --netlist_type=sgate \" \"Command: quartus_npp nor_gate -c nor_gate --netlist_type=sgate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826425083 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826425377 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Netlist Viewers Preprocess 0 s 1  Quartus Prime \" \"Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4571 \" \"Peak virtual memory: 4571 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826425386 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:40:25 2025 \" \"Processing ended: Wed Jun 25 12:40:25 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826425386 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826425386 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:00 \" \"Total CPU time (on all processors): 00:00:00\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826425386 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750826425386 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.npp.qmsg b/gate-level-modeling/emago/nor_gate/db/nor_gate.npp.qmsg
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.npp.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.npp.qmsg	(date 1751261253413)
@@ -1,5 +1,5 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826425082 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826425083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:40:24 2025 " "Processing started: Wed Jun 25 12:40:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826425083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826425083 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp nor_gate -c nor_gate --netlist_type=sgate " "Command: quartus_npp nor_gate -c nor_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826425083 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1750826425377 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826425386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:40:25 2025 " "Processing ended: Wed Jun 25 12:40:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826425386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826425386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826425386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750826425386 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261253039 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261253039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:27:32 2025 " "Processing started: Mon Jun 30 13:27:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261253039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261253039 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp nor_gate -c nor_gate --netlist_type=sgate " "Command: quartus_npp nor_gate -c nor_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261253040 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751261253346 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261253352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:27:33 2025 " "Processing ended: Mon Jun 30 13:27:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261253352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261253352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261253352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261253352 ""}
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.flow.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Flow report for xor_gate\r\nWed Jun 25 12:52:19 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Flow Summary\r\n  3. Flow Settings\r\n  4. Flow Non-Default Global Settings\r\n  5. Flow Elapsed Time\r\n  6. Flow OS Summary\r\n  7. Flow Log\r\n  8. Flow Messages\r\n  9. Flow Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Flow Summary                                                            ;\r\n+-----------------------+-------------------------------------------------+\r\n; Flow Status           ; Successful - Wed Jun 25 12:52:19 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; xor_gate                                        ;\r\n; Top-level Entity Name ; xor_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------+\r\n; Flow Settings                           ;\r\n+-------------------+---------------------+\r\n; Option            ; Setting             ;\r\n+-------------------+---------------------+\r\n; Start date & time ; 06/25/2025 12:52:00 ;\r\n; Main task         ; Compilation         ;\r\n; Revision Name     ; xor_gate            ;\r\n+-------------------+---------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Non-Default Global Settings                                                                                                    ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; COMPILER_SIGNATURE_ID           ; 264948484817235.175082712043052 ; --            ; --          ; --                                ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;\r\n; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;\r\n; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;\r\n; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;\r\n; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Elapsed Time                                                                                                        ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;\r\n; Fitter               ; 00:00:02     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;\r\n; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;\r\n; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;\r\n; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;\r\n; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:31                           ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------+\r\n; Flow OS Summary                                                                    ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Analysis & Synthesis ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n\r\n\r\n------------\r\n; Flow Log ;\r\n------------\r\nquartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate\r\nquartus_fit --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate\r\nquartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate\r\nquartus_sta xor_gate -c xor_gate\r\nquartus_eda --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate\r\n\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.flow.rpt b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.flow.rpt
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.flow.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.flow.rpt	(date 1751262142965)
@@ -1,5 +1,5 @@
 Flow report for xor_gate
-Wed Jun 25 12:52:19 2025
+Mon Jun 30 13:42:22 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------+
 ; Flow Summary                                                            ;
 +-----------------------+-------------------------------------------------+
-; Flow Status           ; Successful - Wed Jun 25 12:52:19 2025           ;
+; Flow Status           ; Successful - Mon Jun 30 13:42:20 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; xor_gate                                        ;
 ; Top-level Entity Name ; xor_gate                                        ;
@@ -60,27 +60,20 @@
 +-------------------+---------------------+
 ; Option            ; Setting             ;
 +-------------------+---------------------+
-; Start date & time ; 06/25/2025 12:52:00 ;
+; Start date & time ; 06/30/2025 13:42:06 ;
 ; Main task         ; Compilation         ;
 ; Revision Name     ; xor_gate            ;
 +-------------------+---------------------+
 
 
-+-------------------------------------------------------------------------------------------------------------------------------------+
-; Flow Non-Default Global Settings                                                                                                    ;
-+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
-+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; COMPILER_SIGNATURE_ID           ; 264948484817235.175082712043052 ; --            ; --          ; --                                ;
-; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
-; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
-; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
-; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;
-; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;
-; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;
-; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;
-; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;
-+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
++-------------------------------------------------------------------------------------------------------+
+; Flow Non-Default Global Settings                                                                      ;
++--------------------------+---------------------------------+---------------+-------------+------------+
+; Assignment Name          ; Value                           ; Default Value ; Entity Name ; Section Id ;
++--------------------------+---------------------------------+---------------+-------------+------------+
+; COMPILER_SIGNATURE_ID    ; 156908582486355.175126212534208 ; --            ; --          ; --         ;
+; PROJECT_OUTPUT_DIRECTORY ; output_files                    ; --            ; --          ; --         ;
++--------------------------+---------------------------------+---------------+-------------+------------+
 
 
 +--------------------------------------------------------------------------------------------------------------------------+
@@ -88,12 +81,11 @@
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
-; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;
-; Fitter               ; 00:00:02     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
+; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;
+; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
 ; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
 ; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;
-; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
-; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:31                           ;
+; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:30                           ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 
 
@@ -106,7 +98,6 @@
 ; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;
 ; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;
 ; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;
-; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;
 +----------------------+------------------+------------+------------+----------------+
 
 
@@ -117,7 +108,6 @@
 quartus_fit --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate
 quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate
 quartus_sta xor_gate -c xor_gate
-quartus_eda --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate
 
 
 
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis Status : Successful - Wed Jun 25 12:52:10 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : xor_gate\r\nTop-level Entity Name : xor_gate\r\nFamily : MAX V\r\nTotal logic elements : 1\r\nTotal pins : 3\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.summary b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.summary
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.summary	(date 1751262136231)
@@ -1,4 +1,4 @@
-Analysis & Synthesis Status : Successful - Wed Jun 25 12:52:10 2025
+Analysis & Synthesis Status : Successful - Mon Jun 30 13:42:16 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : xor_gate
 Top-level Entity Name : xor_gate
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis report for xor_gate\r\nWed Jun 25 12:52:10 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Analysis & Synthesis Summary\r\n  3. Analysis & Synthesis Settings\r\n  4. Parallel Compilation\r\n  5. Analysis & Synthesis Source Files Read\r\n  6. Analysis & Synthesis Resource Usage Summary\r\n  7. Analysis & Synthesis Resource Utilization by Entity\r\n  8. General Register Statistics\r\n  9. Analysis & Synthesis Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Summary                                                  ;\r\n+-----------------------------+-------------------------------------------------+\r\n; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:52:10 2025           ;\r\n; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name               ; xor_gate                                        ;\r\n; Top-level Entity Name       ; xor_gate                                        ;\r\n; Family                      ; MAX V                                           ;\r\n; Total logic elements        ; 1                                               ;\r\n; Total pins                  ; 3                                               ;\r\n; Total virtual pins          ; 0                                               ;\r\n; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------------+-------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Settings                                                                              ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Option                                                           ; Setting            ; Default Value      ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Top-level entity name                                            ; xor_gate           ; xor_gate           ;\r\n; Family name                                                      ; MAX V              ; Cyclone V          ;\r\n; Use smart compilation                                            ; Off                ; Off                ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;\r\n; Enable compact report table                                      ; Off                ; Off                ;\r\n; Restructure Multiplexers                                         ; Auto               ; Auto               ;\r\n; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;\r\n; Preserve fewer node names                                        ; On                 ; On                 ;\r\n; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;\r\n; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;\r\n; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;\r\n; State Machine Processing                                         ; Auto               ; Auto               ;\r\n; Safe State Machine                                               ; Off                ; Off                ;\r\n; Extract Verilog State Machines                                   ; On                 ; On                 ;\r\n; Extract VHDL State Machines                                      ; On                 ; On                 ;\r\n; Ignore Verilog initial constructs                                ; Off                ; Off                ;\r\n; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;\r\n; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;\r\n; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;\r\n; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;\r\n; Parallel Synthesis                                               ; On                 ; On                 ;\r\n; NOT Gate Push-Back                                               ; On                 ; On                 ;\r\n; Power-Up Don't Care                                              ; On                 ; On                 ;\r\n; Remove Redundant Logic Cells                                     ; Off                ; Off                ;\r\n; Remove Duplicate Registers                                       ; On                 ; On                 ;\r\n; Ignore CARRY Buffers                                             ; Off                ; Off                ;\r\n; Ignore CASCADE Buffers                                           ; Off                ; Off                ;\r\n; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;\r\n; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;\r\n; Ignore LCELL Buffers                                             ; Off                ; Off                ;\r\n; Ignore SOFT Buffers                                              ; On                 ; On                 ;\r\n; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;\r\n; Optimization Technique                                           ; Balanced           ; Balanced           ;\r\n; Carry Chain Length                                               ; 70                 ; 70                 ;\r\n; Auto Carry Chains                                                ; On                 ; On                 ;\r\n; Auto Open-Drain Pins                                             ; On                 ; On                 ;\r\n; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;\r\n; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;\r\n; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;\r\n; Auto Clock Enable Replacement                                    ; On                 ; On                 ;\r\n; Allow Synchronous Control Signals                                ; On                 ; On                 ;\r\n; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;\r\n; Auto Resource Sharing                                            ; Off                ; Off                ;\r\n; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;\r\n; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;\r\n; Report Parameter Settings                                        ; On                 ; On                 ;\r\n; Report Source Assignments                                        ; On                 ; On                 ;\r\n; Report Connectivity Checks                                       ; On                 ; On                 ;\r\n; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;\r\n; Synchronization Register Chain Length                            ; 2                  ; 2                  ;\r\n; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;\r\n; HDL message level                                                ; Level2             ; Level2             ;\r\n; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;\r\n; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;\r\n; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;\r\n; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;\r\n; Clock MUX Protection                                             ; On                 ; On                 ;\r\n; Block Design Naming                                              ; Auto               ; Auto               ;\r\n; Synthesis Effort                                                 ; Auto               ; Auto               ;\r\n; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;\r\n; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;\r\n; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Source Files Read                                                                                                                                                    ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                      ; Library ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; xor_gate.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/xor_gate.v ;         ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n\r\n\r\n+-----------------------------------------------------+\r\n; Analysis & Synthesis Resource Usage Summary         ;\r\n+---------------------------------------------+-------+\r\n; Resource                                    ; Usage ;\r\n+---------------------------------------------+-------+\r\n; Total logic elements                        ; 1     ;\r\n;     -- Combinational with no register       ; 1     ;\r\n;     -- Register only                        ; 0     ;\r\n;     -- Combinational with a register        ; 0     ;\r\n;                                             ;       ;\r\n; Logic element usage by number of LUT inputs ;       ;\r\n;     -- 4 input functions                    ; 0     ;\r\n;     -- 3 input functions                    ; 0     ;\r\n;     -- 2 input functions                    ; 1     ;\r\n;     -- 1 input functions                    ; 0     ;\r\n;     -- 0 input functions                    ; 0     ;\r\n;                                             ;       ;\r\n; Logic elements by mode                      ;       ;\r\n;     -- normal mode                          ; 1     ;\r\n;     -- arithmetic mode                      ; 0     ;\r\n;     -- qfbk mode                            ; 0     ;\r\n;     -- register cascade mode                ; 0     ;\r\n;     -- synchronous clear/load mode          ; 0     ;\r\n;     -- asynchronous clear/load mode         ; 0     ;\r\n;                                             ;       ;\r\n; Total registers                             ; 0     ;\r\n; I/O pins                                    ; 3     ;\r\n; Maximum fan-out node                        ; A     ;\r\n; Maximum fan-out                             ; 1     ;\r\n; Total fan-out                               ; 3     ;\r\n; Average fan-out                             ; 0.75  ;\r\n+---------------------------------------------+-------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |xor_gate                  ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xor_gate           ; xor_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+------------------------------------------------------+\r\n; General Register Statistics                          ;\r\n+----------------------------------------------+-------+\r\n; Statistic                                    ; Value ;\r\n+----------------------------------------------+-------+\r\n; Total registers                              ; 0     ;\r\n; Number of registers using Synchronous Clear  ; 0     ;\r\n; Number of registers using Synchronous Load   ; 0     ;\r\n; Number of registers using Asynchronous Clear ; 0     ;\r\n; Number of registers using Asynchronous Load  ; 0     ;\r\n; Number of registers using Clock Enable       ; 0     ;\r\n; Number of registers using Preset             ; 0     ;\r\n+----------------------------------------------+-------+\r\n\r\n\r\n+-------------------------------+\r\n; Analysis & Synthesis Messages ;\r\n+-------------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:52:00 2025\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file xor_gate.v\r\n    Info (12023): Found entity 1: xor_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/xor_gate.v Line: 10\r\nInfo (12127): Elaborating entity \"xor_gate\" for the top level hierarchy\r\nInfo (21057): Implemented 4 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 2 input pins\r\n    Info (21059): Implemented 1 output pins\r\n    Info (21061): Implemented 1 logic cells\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4722 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:52:10 2025\r\n    Info: Elapsed time: 00:00:10\r\n    Info: Total CPU time (on all processors): 00:00:26\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.rpt b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.rpt
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.map.rpt	(date 1751262136289)
@@ -1,5 +1,5 @@
 Analysis & Synthesis report for xor_gate
-Wed Jun 25 12:52:10 2025
+Mon Jun 30 13:42:16 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------------+
 ; Analysis & Synthesis Summary                                                  ;
 +-----------------------------+-------------------------------------------------+
-; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:52:10 2025           ;
+; Analysis & Synthesis Status ; Successful - Mon Jun 30 13:42:16 2025           ;
 ; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name               ; xor_gate                                        ;
 ; Top-level Entity Name       ; xor_gate                                        ;
@@ -213,7 +213,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Analysis & Synthesis
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:52:00 2025
+    Info: Processing started: Mon Jun 30 13:42:05 2025
 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
@@ -226,8 +226,8 @@
     Info (21061): Implemented 1 logic cells
 Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4722 megabytes
-    Info: Processing ended: Wed Jun 25 12:52:10 2025
-    Info: Elapsed time: 00:00:10
+    Info: Processing ended: Mon Jun 30 13:42:16 2025
+    Info: Elapsed time: 00:00:11
     Info: Total CPU time (on all processors): 00:00:26
 
 
Index: gate-level-modeling/emago/xor_gate/output_files/xor_gate.sta.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Timing Analyzer report for xor_gate\r\nWed Jun 25 12:52:17 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Timing Analyzer Summary\r\n  3. Parallel Compilation\r\n  4. Clocks\r\n  5. Fmax Summary\r\n  6. Setup Summary\r\n  7. Hold Summary\r\n  8. Recovery Summary\r\n  9. Removal Summary\r\n 10. Minimum Pulse Width Summary\r\n 11. Clock Transfers\r\n 12. Report TCCS\r\n 13. Report RSKM\r\n 14. Unconstrained Paths Summary\r\n 15. Unconstrained Input Ports\r\n 16. Unconstrained Output Ports\r\n 17. Unconstrained Input Ports\r\n 18. Unconstrained Output Ports\r\n 19. Timing Analyzer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------------------------+\r\n; Timing Analyzer Summary                                                         ;\r\n+-----------------------+---------------------------------------------------------+\r\n; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Timing Analyzer       ; Legacy Timing Analyzer                                  ;\r\n; Revision Name         ; xor_gate                                                ;\r\n; Device Family         ; MAX V                                                   ;\r\n; Device Name           ; 5M40ZM64C4                                              ;\r\n; Timing Models         ; Final                                                   ;\r\n; Delay Model           ; Slow Model                                              ;\r\n; Rise/Fall Delays      ; Unavailable                                             ;\r\n+-----------------------+---------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n----------\r\n; Clocks ;\r\n----------\r\nNo clocks to report.\r\n\r\n\r\n----------------\r\n; Fmax Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n-----------------\r\n; Setup Summary ;\r\n-----------------\r\nNo paths to report.\r\n\r\n\r\n----------------\r\n; Hold Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n--------------------\r\n; Recovery Summary ;\r\n--------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Removal Summary ;\r\n-------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------------------\r\n; Minimum Pulse Width Summary ;\r\n-------------------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Clock Transfers ;\r\n-------------------\r\nNothing to report.\r\n\r\n\r\n---------------\r\n; Report TCCS ;\r\n---------------\r\nNo dedicated SERDES Transmitter circuitry present in device or used in design\r\n\r\n\r\n---------------\r\n; Report RSKM ;\r\n---------------\r\nNo non-DPA dedicated SERDES Receiver circuitry present in device or used in design\r\n\r\n\r\n+------------------------------------------------+\r\n; Unconstrained Paths Summary                    ;\r\n+---------------------------------+-------+------+\r\n; Property                        ; Setup ; Hold ;\r\n+---------------------------------+-------+------+\r\n; Illegal Clocks                  ; 0     ; 0    ;\r\n; Unconstrained Clocks            ; 0     ; 0    ;\r\n; Unconstrained Input Ports       ; 2     ; 2    ;\r\n; Unconstrained Input Port Paths  ; 2     ; 2    ;\r\n; Unconstrained Output Ports      ; 1     ; 1    ;\r\n; Unconstrained Output Port Paths ; 2     ; 2    ;\r\n+---------------------------------+-------+------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------+\r\n; Timing Analyzer Messages ;\r\n+--------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Timing Analyzer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:52:16 2025\r\nInfo: Command: quartus_sta xor_gate -c xor_gate\r\nInfo: qsta_default_script.tcl version: #1\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (334003): Started post-fitting delay annotation\r\nInfo (334004): Delay annotation completed successfully\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\r\nInfo (332159): No clocks to report\r\nInfo (332140): No fmax paths to report\r\nInfo: Can't run Report Timing Closure Recommendations. The current device family is not supported.\r\nInfo (332140): No Setup paths to report\r\nInfo (332140): No Hold paths to report\r\nInfo (332140): No Recovery paths to report\r\nInfo (332140): No Removal paths to report\r\nInfo (332140): No Minimum Pulse Width paths to report\r\nInfo (332001): The selected device family is not supported by the report_metastability command.\r\nInfo (332102): Design is not fully constrained for setup requirements\r\nInfo (332102): Design is not fully constrained for hold requirements\r\nInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\r\n    Info: Peak virtual memory: 4697 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:52:17 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.sta.rpt b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.sta.rpt
--- a/gate-level-modeling/emago/xor_gate/output_files/xor_gate.sta.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/output_files/xor_gate.sta.rpt	(date 1751262142963)
@@ -1,5 +1,5 @@
 Timing Analyzer report for xor_gate
-Wed Jun 25 12:52:17 2025
+Mon Jun 30 13:42:22 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -196,7 +196,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Timing Analyzer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:52:16 2025
+    Info: Processing started: Mon Jun 30 13:42:21 2025
 Info: Command: quartus_sta xor_gate -c xor_gate
 Info: qsta_default_script.tcl version: #1
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
@@ -221,7 +221,7 @@
 Info (332102): Design is not fully constrained for hold requirements
 Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
     Info: Peak virtual memory: 4697 megabytes
-    Info: Processing ended: Wed Jun 25 12:52:17 2025
+    Info: Processing ended: Mon Jun 30 13:42:22 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/xor_gate/incremental_db/compiled_partitions/xor_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:52:10 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/incremental_db/compiled_partitions/xor_gate.db_info b/gate-level-modeling/emago/xor_gate/incremental_db/compiled_partitions/xor_gate.db_info
--- a/gate-level-modeling/emago/xor_gate/incremental_db/compiled_partitions/xor_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/incremental_db/compiled_partitions/xor_gate.db_info	(date 1751262136077)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:52:10 2025
+Creation_Time = Mon Jun 30 13:42:16 2025
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.sta.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750826394779 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Timing Analyzer Quartus Prime \" \"Running Quartus Prime Timing Analyzer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750826394780 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:39:54 2025 \" \"Processing started: Wed Jun 25 12:39:54 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826394780 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826394780 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_sta nor_gate -c nor_gate \" \"Command: quartus_sta nor_gate -c nor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826394780 \"\"}\r\n{ \"Info\" \"0\" \"\" \"qsta_default_script.tcl version: #1\" {  } {  } 0 0 \"qsta_default_script.tcl version: #1\" 0 0 \"Timing Analyzer\" 0 0 1750826394965 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Timing Analyzer\" 0 -1 1750826395719 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Timing Analyzer\" 0 -1 1750826395720 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_STARTED\" \"\" \"Started post-fitting delay annotation\" {  } {  } 0 334003 \"Started post-fitting delay annotation\" 0 0 \"Timing Analyzer\" 0 -1 1750826395823 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_COMPLETED\" \"\" \"Delay annotation completed successfully\" {  } {  } 0 334004 \"Delay annotation completed successfully\" 0 0 \"Timing Analyzer\" 0 -1 1750826395849 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"nor_gate.sdc \" \"Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Timing Analyzer\" 0 -1 1750826395884 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_DERIVING\" \"base clocks \\\"derive_clocks -period 1.0\\\" \" \"No user constrained base clocks found in the design. Calling \\\"derive_clocks -period 1.0\\\"\" {  } {  } 0 332142 \"No user constrained %1!s! found in the design. Calling %2!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826395884 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Timing Analyzer\" 0 -1 1750826395884 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Timing Analyzer\" 0 -1 1750826395885 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" {  } {  } 0 0 \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" 0 0 \"Timing Analyzer\" 0 0 1750826395886 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826395893 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"fmax \" \"No fmax paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826395898 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" {  } {  } 0 0 \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" 0 0 \"Timing Analyzer\" 0 0 1750826395901 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Setup \" \"No Setup paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826395904 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Hold \" \"No Hold paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826395908 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Recovery \" \"No Recovery paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826395911 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Removal \" \"No Removal paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826395915 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Minimum Pulse Width \" \"No Minimum Pulse Width paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750826395917 \"\"}\r\n{ \"Info\" \"ISTA_METASTABILITY_REPORT_DISABLED\" \"\" \"The selected device family is not supported by the report_metastability command.\" {  } {  } 0 332001 \"The selected device family is not supported by the report_metastability command.\" 0 0 \"Timing Analyzer\" 0 -1 1750826395919 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"setup \" \"Design is not fully constrained for setup requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750826395927 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"hold \" \"Design is not fully constrained for hold requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750826395927 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Timing Analyzer 0 s 3 s Quartus Prime \" \"Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4697 \" \"Peak virtual memory: 4697 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750826395973 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:39:55 2025 \" \"Processing ended: Wed Jun 25 12:39:55 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826395973 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750826395973 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750826395973 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750826395973 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.sta.qmsg b/gate-level-modeling/emago/nor_gate/db/nor_gate.sta.qmsg
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.sta.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.sta.qmsg	(date 1751261245903)
@@ -1,25 +1,25 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750826394779 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750826394780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:39:54 2025 " "Processing started: Wed Jun 25 12:39:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750826394780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750826394780 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nor_gate -c nor_gate " "Command: quartus_sta nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750826394780 ""}
-{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750826394965 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750826395719 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750826395720 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750826395823 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750826395849 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nor_gate.sdc " "Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750826395884 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750826395884 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1750826395884 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1750826395885 ""}
-{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750826395886 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1750826395893 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826395898 ""}
-{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750826395901 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826395904 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826395908 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826395911 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826395915 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750826395917 ""}
-{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750826395919 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750826395927 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750826395927 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750826395973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:39:55 2025 " "Processing ended: Wed Jun 25 12:39:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750826395973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750826395973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750826395973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750826395973 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261245263 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261245264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:27:24 2025 " "Processing started: Mon Jun 30 13:27:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261245264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261245264 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nor_gate -c nor_gate " "Command: quartus_sta nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751261245264 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751261245472 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751261245623 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751261245623 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751261245716 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751261245743 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nor_gate.sdc " "Synopsys Design Constraints File file not found: 'nor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751261245775 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751261245776 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1751261245776 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1751261245776 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751261245778 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1751261245791 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261245799 ""}
+{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751261245802 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261245806 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261245810 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261245814 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261245819 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751261245822 ""}
+{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1751261245824 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261245833 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751261245833 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261245882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:27:25 2025 " "Processing ended: Mon Jun 30 13:27:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261245882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261245882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261245882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751261245882 ""}
Index: gate-level-modeling/emago/nor_gate/db/nor_gate.tmw_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>start_full_compilation:s:00:00:21\r\nstart_analysis_synthesis:s:00:00:12-start_full_compilation\r\nstart_analysis_elaboration:s-start_full_compilation\r\nstart_fitter:s:00:00:03-start_full_compilation\r\nstart_assembler:s:00:00:01-start_full_compilation\r\nstart_timing_analyzer:s:00:00:03-start_full_compilation\r\nstart_eda_netlist_writer:s:00:00:02-start_full_compilation\r\n
===================================================================
diff --git a/gate-level-modeling/emago/nor_gate/db/nor_gate.tmw_info b/gate-level-modeling/emago/nor_gate/db/nor_gate.tmw_info
--- a/gate-level-modeling/emago/nor_gate/db/nor_gate.tmw_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/nor_gate/db/nor_gate.tmw_info	(date 1751261278890)
@@ -1,7 +1,7 @@
-start_full_compilation:s:00:00:21
-start_analysis_synthesis:s:00:00:12-start_full_compilation
+start_full_compilation:s:00:00:20
+start_analysis_synthesis:s:00:00:11-start_full_compilation
 start_analysis_elaboration:s-start_full_compilation
 start_fitter:s:00:00:03-start_full_compilation
-start_assembler:s:00:00:01-start_full_compilation
-start_timing_analyzer:s:00:00:03-start_full_compilation
+start_assembler:s:00:00:02-start_full_compilation
+start_timing_analyzer:s:00:00:02-start_full_compilation
 start_eda_netlist_writer:s:00:00:02-start_full_compilation
Index: gate-level-modeling/emago/xor_gate/db/xor_gate.asm.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827134771 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Assembler Quartus Prime \" \"Running Quartus Prime Assembler\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827134772 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:52:14 2025 \" \"Processing started: Wed Jun 25 12:52:14 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827134772 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Assembler\" 0 -1 1750827134772 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate \" \"Command: quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Assembler\" 0 -1 1750827134772 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Assembler\" 0 -1 1750827135542 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_POWER_DATA\" \"\" \"Writing out detailed assembly data for power analysis\" {  } {  } 0 115031 \"Writing out detailed assembly data for power analysis\" 0 0 \"Assembler\" 0 -1 1750827135560 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_PROGRAMMING_FILES\" \"\" \"Assembler is generating device programming files\" {  } {  } 0 115030 \"Assembler is generating device programming files\" 0 0 \"Assembler\" 0 -1 1750827135563 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Assembler 0 s 1  Quartus Prime \" \"Quartus Prime Assembler was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4686 \" \"Peak virtual memory: 4686 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827135731 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:52:15 2025 \" \"Processing ended: Wed Jun 25 12:52:15 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827135731 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827135731 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827135731 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Assembler\" 0 -1 1750827135731 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/db/xor_gate.asm.qmsg b/gate-level-modeling/emago/xor_gate/db/xor_gate.asm.qmsg
--- a/gate-level-modeling/emago/xor_gate/db/xor_gate.asm.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/db/xor_gate.asm.qmsg	(date 1751262140690)
@@ -1,7 +1,7 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827134771 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827134772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:52:14 2025 " "Processing started: Wed Jun 25 12:52:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827134772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750827134772 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750827134772 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750827135542 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750827135560 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750827135563 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827135731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:52:15 2025 " "Processing ended: Wed Jun 25 12:52:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827135731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827135731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827135731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750827135731 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751262140065 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751262140066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:42:19 2025 " "Processing started: Mon Jun 30 13:42:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751262140066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751262140066 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xor_gate -c xor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751262140066 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751262140475 ""}
+{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751262140497 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751262140501 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751262140667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:42:20 2025 " "Processing ended: Mon Jun 30 13:42:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751262140667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751262140667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751262140667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751262140667 ""}
Index: gate-level-modeling/emago/xor_gate/db/xor_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:50:53 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/db/xor_gate.db_info b/gate-level-modeling/emago/xor_gate/db/xor_gate.db_info
--- a/gate-level-modeling/emago/xor_gate/db/xor_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/db/xor_gate.db_info	(date 1751262090895)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:50:53 2025
+Creation_Time = Mon Jun 30 13:41:30 2025
Index: gate-level-modeling/emago/xor_gate/db/xor_gate.fit.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Fitter\" 0 -1 1750827132695 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Fitter\" 0 -1 1750827132696 \"\"}\r\n{ \"Info\" \"IMPP_MPP_AUTO_ASSIGNED_DEVICE\" \"xor_gate 5M40ZM64C4 \" \"Automatically selected device 5M40ZM64C4 for design xor_gate\" {  } {  } 0 119004 \"Automatically selected device %2!s! for design %1!s!\" 0 0 \"Fitter\" 0 -1 1750827132770 \"\"}\r\n{ \"Info\" \"IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON\" \"\" \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" {  } {  } 0 171003 \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" 0 0 \"Fitter\" 0 -1 1750827132833 \"\"}\r\n{ \"Warning\" \"WCPT_FEATURE_DISABLED_POST\" \"LogicLock \" \"Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" {  } {  } 0 292013 \"Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" 0 0 \"Fitter\" 0 -1 1750827132839 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED\" \"\" \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" { { \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB\" \"5M80ZM64C4 \" \"Device 5M80ZM64C4 is compatible\" {  } {  } 2 176445 \"Device %1!s! is compatible\" 0 0 \"Design Software\" 0 -1 1750827132970 \"\"}  } {  } 2 176444 \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" 0 0 \"Fitter\" 0 -1 1750827132970 \"\"}\r\n{ \"Critical Warning\" \"WFIOMGR_PINS_MISSING_LOCATION_INFO\" \"3 3 \" \"No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" {  } {  } 1 169085 \"No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" 0 0 \"Fitter\" 0 -1 1750827132975 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"xor_gate.sdc \" \"Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Fitter\" 0 -1 1750827132998 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG\" \"base clocks \" \"No user constrained base clocks found in the design\" {  } {  } 0 332144 \"No user constrained %1!s! found in the design\" 0 0 \"Fitter\" 0 -1 1750827132999 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Fitter\" 0 -1 1750827132999 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750827133000 \"\"}\r\n{ \"Info\" \"ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS\" \"\" \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" { { \"Info\" \"ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT\" \"\" \"Assuming a default timing requirement\" {  } {  } 0 332127 \"Assuming a default timing requirement\" 0 0 \"Design Software\" 0 -1 1750827133001 \"\"}  } {  } 0 332128 \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" 0 0 \"Fitter\" 0 -1 1750827133001 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Fitter\" 0 -1 1750827133001 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750827133001 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_REG_LOCATION_PROCESSING\" \"\" \"Performing register packing on registers with non-logic cell location assignments\" {  } {  } 1 176273 \"Performing register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750827133002 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING\" \"\" \"Completed register packing on registers with non-logic cell location assignments\" {  } {  } 1 176274 \"Completed register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750827133002 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"User Assigned Global Signals Promotion Operation \" \"Completed User Assigned Global Signals Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133004 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"Auto Global Promotion Operation \" \"Completed Auto Global Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133005 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO\" \"\" \"Starting register packing\" {  } {  } 0 176234 \"Starting register packing\" 0 0 \"Fitter\" 0 -1 1750827133005 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_LUT_PACKING\" \"\" \"Moving registers into LUTs to improve timing and density\" {  } {  } 1 176244 \"Moving registers into LUTs to improve timing and density\" 1 0 \"Fitter\" 0 -1 1750827133017 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_HEADER\" \"\" \"Started processing fast register assignments\" {  } {  } 0 186468 \"Started processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750827133039 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER\" \"\" \"Finished processing fast register assignments\" {  } {  } 0 186469 \"Finished processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750827133039 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_LUT_PACKING\" \"00:00:00 \" \"Finished moving registers into LUTs: elapsed time is 00:00:00\" {  } {  } 1 176245 \"Finished moving registers into LUTs: elapsed time is %1!s!\" 1 0 \"Fitter\" 0 -1 1750827133039 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO\" \"\" \"Finished register packing\" {  } {  } 0 176235 \"Finished register packing\" 0 0 \"Fitter\" 0 -1 1750827133039 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement \" \"Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS\" \"3 unused 3.3V 2 1 0 \" \"Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\" { { \"Info\" \"IFSAC_FSAC_IO_STDS_IN_IOC_GROUP\" \"3.3-V LVTTL. \" \"I/O standards used: 3.3-V LVTTL.\" {  } {  } 0 176212 \"I/O standards used: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827133039 \"\"}  } {  } 0 176211 \"Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)\" 0 0 \"Design Software\" 0 -1 1750827133039 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133039 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT\" \"before \" \"I/O bank details before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O banks \" \"Statistics of I/O banks\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"1 does not use undetermined 0 17 \" \"I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750827133040 \"\"} { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"2 does not use undetermined 0 13 \" \"I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750827133040 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Design Software\" 0 -1 1750827133040 \"\"}  } {  } 0 176215 \"I/O bank details %1!s! I/O pin placement\" 0 0 \"Fitter\" 0 -1 1750827133040 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_PREPARATION_END\" \"00:00:01 \" \"Fitter preparation operations ending: elapsed time is 00:00:01\" {  } {  } 0 171121 \"Fitter preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133043 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_FAMILY_APL_ERROR\" \"\" \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" {  } {  } 0 14896 \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" 0 0 \"Fitter\" 0 -1 1750827133046 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START\" \"\" \"Fitter placement preparation operations beginning\" {  } {  } 0 170189 \"Fitter placement preparation operations beginning\" 0 0 \"Fitter\" 0 -1 1750827133149 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END\" \"00:00:00 \" \"Fitter placement preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 170190 \"Fitter placement preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133177 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START\" \"\" \"Fitter placement operations beginning\" {  } {  } 0 170191 \"Fitter placement operations beginning\" 0 0 \"Fitter\" 0 -1 1750827133180 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH\" \"\" \"Fitter placement was successful\" {  } {  } 0 170137 \"Fitter placement was successful\" 0 0 \"Fitter\" 0 -1 1750827133255 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END\" \"00:00:00 \" \"Fitter placement operations ending: elapsed time is 00:00:00\" {  } {  } 0 170192 \"Fitter placement operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133255 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_START\" \"\" \"Fitter routing operations beginning\" {  } {  } 0 170193 \"Fitter routing operations beginning\" 0 0 \"Fitter\" 0 -1 1750827133277 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE\" \"0 \" \"Router estimated average interconnect usage is 0% of the available device resources\" { { \"Info\" \"IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION\" \"0 X0_Y0 X8_Y5 \" \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\" {  } { { \"loc\" \"\" { Generic \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/\" { { 1 { 0 \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\"} { { 12 { 0 \"\"} 0 0 9 6 }  }  }  }  } }  } 0 170196 \"Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!\" 0 0 \"Design Software\" 0 -1 1750827133359 \"\"}  } {  } 0 170195 \"Router estimated average interconnect usage is %1!d!%% of the available device resources\" 0 0 \"Fitter\" 0 -1 1750827133359 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED\" \"\" \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" { { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY\" \"\" \"Optimizations that may affect the design's routability were skipped\" {  } {  } 0 170201 \"Optimizations that may affect the design's routability were skipped\" 0 0 \"Design Software\" 0 -1 1750827133385 \"\"} { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING\" \"\" \"Optimizations that may affect the design's timing were skipped\" {  } {  } 0 170200 \"Optimizations that may affect the design's timing were skipped\" 0 0 \"Design Software\" 0 -1 1750827133385 \"\"}  } {  } 0 170199 \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" 0 0 \"Fitter\" 0 -1 1750827133385 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_END\" \"00:00:00 \" \"Fitter routing operations ending: elapsed time is 00:00:00\" {  } {  } 0 170194 \"Fitter routing operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133386 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_TIMING_ANALYSIS_TIME\" \"the Fitter 0.10 \" \"Total time spent on timing analysis during the Fitter is 0.10 seconds.\" {  } {  } 0 11888 \"Total time spent on timing analysis during %1!s! is %2!s! seconds.\" 0 0 \"Fitter\" 0 -1 1750827133394 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_POST_OPERATION_END\" \"00:00:00 \" \"Fitter post-fit operations ending: elapsed time is 00:00:00\" {  } {  } 0 11218 \"Fitter post-fit operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133407 \"\"}\r\n{ \"Warning\" \"WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT\" \"As output driving ground \" \"The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\" {  } {  } 0 169174 \"The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'.\" 0 0 \"Fitter\" 0 -1 1750827133413 \"\"}\r\n{ \"Info\" \"IRDB_WROTE_SUPPRESSED_MSGS\" \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg \" \"Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg\" {  } {  } 0 144001 \"Generated suppressed messages file %1!s!\" 0 0 \"Fitter\" 0 -1 1750827133464 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Fitter 0 s 7 s Quartus Prime \" \"Quartus Prime Fitter was successful. 0 errors, 7 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"5901 \" \"Peak virtual memory: 5901 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827133489 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:52:13 2025 \" \"Processing ended: Wed Jun 25 12:52:13 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827133489 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:02 \" \"Elapsed time: 00:00:02\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827133489 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:02 \" \"Total CPU time (on all processors): 00:00:02\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827133489 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Fitter\" 0 -1 1750827133489 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/db/xor_gate.fit.qmsg b/gate-level-modeling/emago/xor_gate/db/xor_gate.fit.qmsg
--- a/gate-level-modeling/emago/xor_gate/db/xor_gate.fit.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/db/xor_gate.fit.qmsg	(date 1751262138862)
@@ -1,42 +1,42 @@
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750827132695 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750827132696 ""}
-{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "xor_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design xor_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750827132770 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750827132833 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750827132839 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750827132970 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750827132970 ""}
-{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750827132975 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xor_gate.sdc " "Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750827132998 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750827132999 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750827132999 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750827133000 ""}
-{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750827133001 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750827133001 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1750827133001 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750827133001 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750827133002 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750827133002 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750827133004 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750827133005 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750827133005 ""}
-{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750827133017 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750827133039 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750827133039 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750827133039 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750827133039 ""}
-{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750827133039 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750827133039 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750827133039 ""}
-{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750827133040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750827133040 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750827133040 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750827133040 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827133043 ""}
-{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750827133046 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750827133149 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827133177 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750827133180 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750827133255 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827133255 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750827133277 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750827133359 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750827133359 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750827133385 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1750827133385 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750827133385 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827133386 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750827133394 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750827133407 ""}
-{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750827133413 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750827133464 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827133489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:52:13 2025 " "Processing ended: Wed Jun 25 12:52:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827133489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827133489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827133489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750827133489 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751262138027 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751262138028 ""}
+{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "xor_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design xor_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1751262138102 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751262138167 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751262138173 ""}
+{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751262138295 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751262138295 ""}
+{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751262138300 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xor_gate.sdc " "Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751262138321 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751262138322 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1751262138322 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751262138323 ""}
+{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751262138324 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751262138324 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1751262138324 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751262138324 ""}
+{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751262138325 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751262138325 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751262138326 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751262138327 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1751262138327 ""}
+{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1751262138336 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1751262138358 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1751262138358 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1751262138358 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751262138358 ""}
+{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751262138358 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751262138358 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751262138358 ""}
+{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751262138359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751262138359 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751262138359 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751262138359 ""}
+{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751262138362 ""}
+{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751262138366 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751262138471 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751262138501 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751262138503 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751262138589 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751262138589 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751262138613 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751262138694 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751262138694 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751262138720 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1751262138720 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751262138720 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751262138721 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751262138729 ""}
+{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751262138743 ""}
+{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1751262138749 ""}
+{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/output_files/xor_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751262138798 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751262138822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:42:18 2025 " "Processing ended: Mon Jun 30 13:42:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751262138822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751262138822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751262138822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751262138822 ""}
Index: gate-level-modeling/emago/xor_gate/db/xor_gate.map.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827120453 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Analysis & Synthesis Quartus Prime \" \"Running Quartus Prime Analysis & Synthesis\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827120454 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:52:00 2025 \" \"Processing started: Wed Jun 25 12:52:00 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827120454 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827120454 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate \" \"Command: quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827120454 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827120912 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827120913 \"\"}\r\n{ \"Info\" \"ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES\" \"xor_gate.v 1 1 \" \"Found 1 design units, including 1 entities, in source file xor_gate.v\" { { \"Info\" \"ISGN_ENTITY_NAME\" \"1 xor_gate \" \"Found entity 1: xor_gate\" {  } { { \"xor_gate.v\" \"\" { Text \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/xor_gate.v\" 10 -1 0 } }  } 0 12023 \"Found entity %1!d!: %2!s!\" 0 0 \"Design Software\" 0 -1 1750827130535 \"\"}  } {  } 0 12021 \"Found %2!llu! design units, including %3!llu! entities, in source file %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827130535 \"\"}\r\n{ \"Info\" \"ISGN_START_ELABORATION_TOP\" \"xor_gate \" \"Elaborating entity \\\"xor_gate\\\" for the top level hierarchy\" {  } {  } 0 12127 \"Elaborating entity \\\"%1!s!\\\" for the top level hierarchy\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827130570 \"\"}\r\n{ \"Info\" \"ICUT_CUT_TM_SUMMARY\" \"4 \" \"Implemented 4 device resources after synthesis - the final resource count might be different\" { { \"Info\" \"ICUT_CUT_TM_IPINS\" \"2 \" \"Implemented 2 input pins\" {  } {  } 0 21058 \"Implemented %1!d! input pins\" 0 0 \"Design Software\" 0 -1 1750827130787 \"\"} { \"Info\" \"ICUT_CUT_TM_OPINS\" \"1 \" \"Implemented 1 output pins\" {  } {  } 0 21059 \"Implemented %1!d! output pins\" 0 0 \"Design Software\" 0 -1 1750827130787 \"\"} { \"Info\" \"ICUT_CUT_TM_LCELLS\" \"1 \" \"Implemented 1 logic cells\" {  } {  } 0 21061 \"Implemented %1!d! logic cells\" 0 0 \"Design Software\" 0 -1 1750827130787 \"\"}  } {  } 0 21057 \"Implemented %1!d! device resources after synthesis - the final resource count might be different\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827130787 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Analysis & Synthesis 0 s 1  Quartus Prime \" \"Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4722 \" \"Peak virtual memory: 4722 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827130842 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:52:10 2025 \" \"Processing ended: Wed Jun 25 12:52:10 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827130842 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:10 \" \"Elapsed time: 00:00:10\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827130842 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:26 \" \"Total CPU time (on all processors): 00:00:26\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827130842 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750827130842 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/db/xor_gate.map.qmsg b/gate-level-modeling/emago/xor_gate/db/xor_gate.map.qmsg
--- a/gate-level-modeling/emago/xor_gate/db/xor_gate.map.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/db/xor_gate.map.qmsg	(date 1751262136273)
@@ -1,9 +1,9 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827120453 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827120454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:52:00 2025 " "Processing started: Wed Jun 25 12:52:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827120454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827120454 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827120454 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750827120912 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750827120913 ""}
-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/xor_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750827130535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827130535 ""}
-{ "Info" "ISGN_START_ELABORATION_TOP" "xor_gate " "Elaborating entity \"xor_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750827130570 ""}
-{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750827130787 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750827130787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750827130787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750827130787 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827130842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:52:10 2025 " "Processing ended: Wed Jun 25 12:52:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827130842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827130842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827130842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750827130842 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751262125621 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751262125622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:42:05 2025 " "Processing started: Mon Jun 30 13:42:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751262125622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751262125622 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off xor_gate -c xor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751262125622 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751262126085 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751262126085 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xor_gate/xor_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751262135970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751262135970 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "xor_gate " "Elaborating entity \"xor_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751262136010 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751262136208 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751262136208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751262136208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751262136208 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751262136247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:42:16 2025 " "Processing ended: Mon Jun 30 13:42:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751262136247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751262136247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751262136247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751262136247 ""}
Index: gate-level-modeling/emago/xor_gate/db/xor_gate.npp.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827155518 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Netlist Viewers Preprocess Quartus Prime \" \"Running Quartus Prime Netlist Viewers Preprocess\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827155518 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:52:35 2025 \" \"Processing started: Wed Jun 25 12:52:35 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827155518 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827155518 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_npp xor_gate -c xor_gate --netlist_type=sgate \" \"Command: quartus_npp xor_gate -c xor_gate --netlist_type=sgate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827155519 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827155861 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Netlist Viewers Preprocess 0 s 1  Quartus Prime \" \"Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4571 \" \"Peak virtual memory: 4571 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827155869 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:52:35 2025 \" \"Processing ended: Wed Jun 25 12:52:35 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827155869 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827155869 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:00 \" \"Total CPU time (on all processors): 00:00:00\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827155869 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750827155869 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/db/xor_gate.npp.qmsg b/gate-level-modeling/emago/xor_gate/db/xor_gate.npp.qmsg
--- a/gate-level-modeling/emago/xor_gate/db/xor_gate.npp.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/db/xor_gate.npp.qmsg	(date 1751262180834)
@@ -1,5 +1,5 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827155518 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827155518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:52:35 2025 " "Processing started: Wed Jun 25 12:52:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827155518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750827155518 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp xor_gate -c xor_gate --netlist_type=sgate " "Command: quartus_npp xor_gate -c xor_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750827155519 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1750827155861 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827155869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:52:35 2025 " "Processing ended: Wed Jun 25 12:52:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827155869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827155869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827155869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750827155869 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751262180433 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751262180434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:43:00 2025 " "Processing started: Mon Jun 30 13:43:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751262180434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751262180434 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp xor_gate -c xor_gate --netlist_type=sgate " "Command: quartus_npp xor_gate -c xor_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751262180434 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751262180757 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751262180762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:43:00 2025 " "Processing ended: Mon Jun 30 13:43:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751262180762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751262180762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751262180762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751262180762 ""}
Index: gate-level-modeling/emago/Or_gate/Or_gate.qsf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 11:26:02  June 19, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Notes:\r\n#\r\n# 1) The default values for assignments are stored in the file:\r\n#\t\tOr_gate_assignment_defaults.qdf\r\n#    If this file doesn't exist, see file:\r\n#\t\tassignment_defaults.qdf\r\n#\r\n# 2) Intel recommends that you do not modify this file. This\r\n#    file is updated automatically by the Quartus Prime software\r\n#    and any changes you make may be lost or overwritten.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\n\r\nset_global_assignment -name FAMILY \"MAX V\"\r\nset_global_assignment -name DEVICE auto\r\nset_global_assignment -name TOP_LEVEL_ENTITY Or_gate\r\nset_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0\r\nset_global_assignment -name PROJECT_CREATION_TIME_DATE \"11:26:02  JUNE 19, 2025\"\r\nset_global_assignment -name LAST_QUARTUS_VERSION \"24.1std.0 Lite Edition\"\r\nset_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files\r\nset_global_assignment -name EDA_SIMULATION_TOOL \"Questa Intel FPGA (Verilog)\"\r\nset_global_assignment -name EDA_TIME_SCALE \"1 ps\" -section_id eda_simulation\r\nset_global_assignment -name EDA_OUTPUT_DATA_FORMAT \"VERILOG HDL\" -section_id eda_simulation\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan\r\nset_global_assignment -name VERILOG_FILE Or_gate.v
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/Or_gate.qsf b/gate-level-modeling/emago/Or_gate/Or_gate.qsf
--- a/gate-level-modeling/emago/Or_gate/Or_gate.qsf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/Or_gate.qsf	(date 1751260460079)
@@ -19,14 +19,14 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 11:26:02  June 19, 2025
+# Date created = 13:12:27  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 #
 # Notes:
 #
 # 1) The default values for assignments are stored in the file:
-#		Or_gate_assignment_defaults.qdf
+#		or_gate_assignment_defaults.qdf
 #    If this file doesn't exist, see file:
 #		assignment_defaults.qdf
 #
@@ -39,9 +39,9 @@
 
 set_global_assignment -name FAMILY "MAX V"
 set_global_assignment -name DEVICE auto
-set_global_assignment -name TOP_LEVEL_ENTITY Or_gate
+set_global_assignment -name TOP_LEVEL_ENTITY or_gate
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
-set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:26:02  JUNE 19, 2025"
+set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:12:27  JUNE 30, 2025"
 set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
 set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
@@ -51,4 +51,4 @@
 set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
 set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
 set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
-set_global_assignment -name VERILOG_FILE Or_gate.v
\ No newline at end of file
+set_global_assignment -name VERILOG_FILE or_gate.v
\ No newline at end of file
Index: gate-level-modeling/emago/Or_gate/Or_gate.qpf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 11:26:02  June 19, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\nQUARTUS_VERSION = \"24.1\"\r\nDATE = \"11:26:02  June 19, 2025\"\r\n\r\n# Revisions\r\n\r\nPROJECT_REVISION = \"Or_gate\"\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/Or_gate.qpf b/gate-level-modeling/emago/Or_gate/Or_gate.qpf
--- a/gate-level-modeling/emago/Or_gate/Or_gate.qpf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/Or_gate.qpf	(date 1751260347484)
@@ -19,13 +19,13 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 11:26:02  June 19, 2025
+# Date created = 13:12:27  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 
 QUARTUS_VERSION = "24.1"
-DATE = "11:26:02  June 19, 2025"
+DATE = "13:12:27  June 30, 2025"
 
 # Revisions
 
-PROJECT_REVISION = "Or_gate"
+PROJECT_REVISION = "or_gate"
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:21:39 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.db_info b/gate-level-modeling/emago/Or_gate/db/Or_gate.db_info
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.db_info	(date 1751260347755)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:21:39 2025
+Creation_Time = Mon Jun 30 13:12:27 2025
Index: gate-level-modeling/emago/Or_gate/Or_gate.v
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>//-----------------------------------------------------\r\n// Laboratory Experiment 001\r\n// Design Name : or_gate\r\n// File Name : or_gate.v\r\n// Function : Implement OR logic gate\r\n// Designer: Ernie Emago\r\n// Period: Term 3 AY24-25\r\n//-----------------------------------------------------\r\n\r\nmodule Or_gate(\r\n  input A,B,\r\n  output C\r\n  );\r\n  \r\n  // Gate type\r\n  or  emago (C, A, B);\r\n\r\nendmodule
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/Or_gate.v b/gate-level-modeling/emago/Or_gate/Or_gate.v
--- a/gate-level-modeling/emago/Or_gate/Or_gate.v	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/Or_gate.v	(date 1751260460046)
@@ -3,11 +3,11 @@
 // Design Name : or_gate
 // File Name : or_gate.v
 // Function : Implement OR logic gate
-// Designer: Ernie Emago
+// Designer: Ernie Mago
 // Period: Term 3 AY24-25
 //-----------------------------------------------------
 
-module Or_gate(
+module or_gate(
   input A,B,
   output C
   );
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.map.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750825538982 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Analysis & Synthesis Quartus Prime \" \"Running Quartus Prime Analysis & Synthesis\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750825538983 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:25:38 2025 \" \"Processing started: Wed Jun 25 12:25:38 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825538983 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825538983 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate \" \"Command: quartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825538983 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825539551 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825539552 \"\"}\r\n{ \"Info\" \"ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES\" \"or_gate.v 1 1 \" \"Found 1 design units, including 1 entities, in source file or_gate.v\" { { \"Info\" \"ISGN_ENTITY_NAME\" \"1 Or_gate \" \"Found entity 1: Or_gate\" {  } { { \"Or_gate.v\" \"\" { Text \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/Or_gate.v\" 10 -1 0 } }  } 0 12023 \"Found entity %1!d!: %2!s!\" 0 0 \"Design Software\" 0 -1 1750825549764 \"\"}  } {  } 0 12021 \"Found %2!llu! design units, including %3!llu! entities, in source file %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825549764 \"\"}\r\n{ \"Info\" \"ISGN_START_ELABORATION_TOP\" \"Or_gate \" \"Elaborating entity \\\"Or_gate\\\" for the top level hierarchy\" {  } {  } 0 12127 \"Elaborating entity \\\"%1!s!\\\" for the top level hierarchy\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825549805 \"\"}\r\n{ \"Info\" \"ICUT_CUT_TM_SUMMARY\" \"4 \" \"Implemented 4 device resources after synthesis - the final resource count might be different\" { { \"Info\" \"ICUT_CUT_TM_IPINS\" \"2 \" \"Implemented 2 input pins\" {  } {  } 0 21058 \"Implemented %1!d! input pins\" 0 0 \"Design Software\" 0 -1 1750825549995 \"\"} { \"Info\" \"ICUT_CUT_TM_OPINS\" \"1 \" \"Implemented 1 output pins\" {  } {  } 0 21059 \"Implemented %1!d! output pins\" 0 0 \"Design Software\" 0 -1 1750825549995 \"\"} { \"Info\" \"ICUT_CUT_TM_LCELLS\" \"1 \" \"Implemented 1 logic cells\" {  } {  } 0 21061 \"Implemented %1!d! logic cells\" 0 0 \"Design Software\" 0 -1 1750825549995 \"\"}  } {  } 0 21057 \"Implemented %1!d! device resources after synthesis - the final resource count might be different\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825549995 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Analysis & Synthesis 0 s 1  Quartus Prime \" \"Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4721 \" \"Peak virtual memory: 4721 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825550044 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:25:50 2025 \" \"Processing ended: Wed Jun 25 12:25:50 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825550044 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:12 \" \"Elapsed time: 00:00:12\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825550044 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:27 \" \"Total CPU time (on all processors): 00:00:27\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825550044 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825550044 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.map.qmsg b/gate-level-modeling/emago/Or_gate/db/Or_gate.map.qmsg
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.map.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.map.qmsg	(date 1751260471296)
@@ -1,9 +1,9 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750825538982 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750825538983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:25:38 2025 " "Processing started: Wed Jun 25 12:25:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750825538983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825538983 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825538983 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750825539551 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750825539552 ""}
-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_gate " "Found entity 1: Or_gate" {  } { { "Or_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/Or_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750825549764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825549764 ""}
-{ "Info" "ISGN_START_ELABORATION_TOP" "Or_gate " "Elaborating entity \"Or_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750825549805 ""}
-{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750825549995 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750825549995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750825549995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750825549995 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825550044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:25:50 2025 " "Processing ended: Wed Jun 25 12:25:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825550044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825550044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825550044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825550044 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260460975 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260460976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:14:20 2025 " "Processing started: Mon Jun 30 13:14:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260460976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260460976 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off or_gate -c or_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off or_gate -c or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260460976 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751260461530 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751260461530 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/or_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751260470787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260470787 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "or_gate " "Elaborating entity \"or_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751260470845 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751260471140 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751260471140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751260471140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751260471140 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260471232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:14:31 2025 " "Processing ended: Mon Jun 30 13:14:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260471232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260471232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260471232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260471232 ""}
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.asm.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Assembler report for Or_gate\r\nWed Jun 25 12:25:54 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Assembler Summary\r\n  3. Assembler Settings\r\n  4. Assembler Generated Files\r\n  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pof\r\n  6. Assembler Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------+\r\n; Assembler Summary                                             ;\r\n+-----------------------+---------------------------------------+\r\n; Assembler Status      ; Successful - Wed Jun 25 12:25:54 2025 ;\r\n; Revision Name         ; Or_gate                               ;\r\n; Top-level Entity Name ; Or_gate                               ;\r\n; Family                ; MAX V                                 ;\r\n; Device                ; 5M40ZM64C4                            ;\r\n+-----------------------+---------------------------------------+\r\n\r\n\r\n+----------------------------------+\r\n; Assembler Settings               ;\r\n+--------+---------+---------------+\r\n; Option ; Setting ; Default Value ;\r\n+--------+---------+---------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------+\r\n; Assembler Generated Files                                                                                      ;\r\n+----------------------------------------------------------------------------------------------------------------+\r\n; File Name                                                                                                      ;\r\n+----------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pof ;\r\n+----------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pof ;\r\n+----------------+-------------------------------------------------------------------------------------------------------------------------+\r\n; Option         ; Setting                                                                                                                 ;\r\n+----------------+-------------------------------------------------------------------------------------------------------------------------+\r\n; JTAG usercode  ; 0x0019311A                                                                                                              ;\r\n; Checksum       ; 0x0019351A                                                                                                              ;\r\n+----------------+-------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------+\r\n; Assembler Messages ;\r\n+--------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Assembler\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:25:53 2025\r\nInfo: Command: quartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (115031): Writing out detailed assembly data for power analysis\r\nInfo (115030): Assembler is generating device programming files\r\nInfo: Quartus Prime Assembler was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4686 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:25:54 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.asm.rpt b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.asm.rpt
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.asm.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.asm.rpt	(date 1751260477851)
@@ -1,5 +1,5 @@
-Assembler report for Or_gate
-Wed Jun 25 12:25:54 2025
+Assembler report for or_gate
+Mon Jun 30 13:14:37 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -10,7 +10,7 @@
   2. Assembler Summary
   3. Assembler Settings
   4. Assembler Generated Files
-  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pof
+  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.pof
   6. Assembler Messages
 
 
@@ -38,9 +38,9 @@
 +---------------------------------------------------------------+
 ; Assembler Summary                                             ;
 +-----------------------+---------------------------------------+
-; Assembler Status      ; Successful - Wed Jun 25 12:25:54 2025 ;
-; Revision Name         ; Or_gate                               ;
-; Top-level Entity Name ; Or_gate                               ;
+; Assembler Status      ; Successful - Mon Jun 30 13:14:37 2025 ;
+; Revision Name         ; or_gate                               ;
+; Top-level Entity Name ; or_gate                               ;
 ; Family                ; MAX V                                 ;
 ; Device                ; 5M40ZM64C4                            ;
 +-----------------------+---------------------------------------+
@@ -58,12 +58,12 @@
 +----------------------------------------------------------------------------------------------------------------+
 ; File Name                                                                                                      ;
 +----------------------------------------------------------------------------------------------------------------+
-; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pof ;
+; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.pof ;
 +----------------------------------------------------------------------------------------------------------------+
 
 
 +------------------------------------------------------------------------------------------------------------------------------------------+
-; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pof ;
+; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.pof ;
 +----------------+-------------------------------------------------------------------------------------------------------------------------+
 ; Option         ; Setting                                                                                                                 ;
 +----------------+-------------------------------------------------------------------------------------------------------------------------+
@@ -78,15 +78,15 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Assembler
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:25:53 2025
-Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate
+    Info: Processing started: Mon Jun 30 13:14:37 2025
+Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off or_gate -c or_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (115031): Writing out detailed assembly data for power analysis
 Info (115030): Assembler is generating device programming files
 Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4686 megabytes
-    Info: Processing ended: Wed Jun 25 12:25:54 2025
-    Info: Elapsed time: 00:00:01
+    Info: Processing ended: Mon Jun 30 13:14:37 2025
+    Info: Elapsed time: 00:00:00
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/xor_gate/db/xor_gate.sta.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750827137309 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Timing Analyzer Quartus Prime \" \"Running Quartus Prime Timing Analyzer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750827137310 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:52:16 2025 \" \"Processing started: Wed Jun 25 12:52:16 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827137310 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827137310 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_sta xor_gate -c xor_gate \" \"Command: quartus_sta xor_gate -c xor_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827137310 \"\"}\r\n{ \"Info\" \"0\" \"\" \"qsta_default_script.tcl version: #1\" {  } {  } 0 0 \"qsta_default_script.tcl version: #1\" 0 0 \"Timing Analyzer\" 0 0 1750827137501 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Timing Analyzer\" 0 -1 1750827137718 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Timing Analyzer\" 0 -1 1750827137719 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_STARTED\" \"\" \"Started post-fitting delay annotation\" {  } {  } 0 334003 \"Started post-fitting delay annotation\" 0 0 \"Timing Analyzer\" 0 -1 1750827137806 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_COMPLETED\" \"\" \"Delay annotation completed successfully\" {  } {  } 0 334004 \"Delay annotation completed successfully\" 0 0 \"Timing Analyzer\" 0 -1 1750827137828 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"xor_gate.sdc \" \"Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Timing Analyzer\" 0 -1 1750827137859 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_DERIVING\" \"base clocks \\\"derive_clocks -period 1.0\\\" \" \"No user constrained base clocks found in the design. Calling \\\"derive_clocks -period 1.0\\\"\" {  } {  } 0 332142 \"No user constrained %1!s! found in the design. Calling %2!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827137860 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Timing Analyzer\" 0 -1 1750827137860 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Timing Analyzer\" 0 -1 1750827137861 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" {  } {  } 0 0 \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" 0 0 \"Timing Analyzer\" 0 0 1750827137862 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827137870 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"fmax \" \"No fmax paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827137875 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" {  } {  } 0 0 \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" 0 0 \"Timing Analyzer\" 0 0 1750827137878 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Setup \" \"No Setup paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827137882 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Hold \" \"No Hold paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827137886 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Recovery \" \"No Recovery paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827137890 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Removal \" \"No Removal paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827137894 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Minimum Pulse Width \" \"No Minimum Pulse Width paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750827137897 \"\"}\r\n{ \"Info\" \"ISTA_METASTABILITY_REPORT_DISABLED\" \"\" \"The selected device family is not supported by the report_metastability command.\" {  } {  } 0 332001 \"The selected device family is not supported by the report_metastability command.\" 0 0 \"Timing Analyzer\" 0 -1 1750827137899 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"setup \" \"Design is not fully constrained for setup requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750827137909 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"hold \" \"Design is not fully constrained for hold requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750827137909 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Timing Analyzer 0 s 3 s Quartus Prime \" \"Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4697 \" \"Peak virtual memory: 4697 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750827137957 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:52:17 2025 \" \"Processing ended: Wed Jun 25 12:52:17 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827137957 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750827137957 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750827137957 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750827137957 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/db/xor_gate.sta.qmsg b/gate-level-modeling/emago/xor_gate/db/xor_gate.sta.qmsg
--- a/gate-level-modeling/emago/xor_gate/db/xor_gate.sta.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/db/xor_gate.sta.qmsg	(date 1751262142946)
@@ -1,25 +1,25 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750827137309 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750827137310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:52:16 2025 " "Processing started: Wed Jun 25 12:52:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750827137310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750827137310 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xor_gate -c xor_gate " "Command: quartus_sta xor_gate -c xor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750827137310 ""}
-{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750827137501 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750827137718 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750827137719 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750827137806 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750827137828 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xor_gate.sdc " "Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750827137859 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750827137860 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1750827137860 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1750827137861 ""}
-{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750827137862 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1750827137870 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827137875 ""}
-{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750827137878 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827137882 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827137886 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827137890 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827137894 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750827137897 ""}
-{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750827137899 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750827137909 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750827137909 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750827137957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:52:17 2025 " "Processing ended: Wed Jun 25 12:52:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750827137957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750827137957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750827137957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750827137957 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751262142296 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751262142297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:42:21 2025 " "Processing started: Mon Jun 30 13:42:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751262142297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751262142297 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xor_gate -c xor_gate " "Command: quartus_sta xor_gate -c xor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751262142297 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751262142502 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751262142674 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751262142674 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751262142770 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751262142792 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xor_gate.sdc " "Synopsys Design Constraints File file not found: 'xor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751262142822 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751262142822 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1751262142822 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1751262142823 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751262142823 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1751262142834 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751262142840 ""}
+{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751262142843 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751262142847 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751262142851 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751262142855 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751262142859 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751262142863 ""}
+{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1751262142865 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751262142876 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751262142876 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751262142925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:42:22 2025 " "Processing ended: Mon Jun 30 13:42:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751262142925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751262142925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751262142925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751262142925 ""}
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter report for Or_gate\r\nWed Jun 25 12:25:52 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Fitter Summary\r\n  3. Fitter Settings\r\n  4. Parallel Compilation\r\n  5. Pin-Out File\r\n  6. Fitter Resource Usage Summary\r\n  7. Input Pins\r\n  8. Output Pins\r\n  9. I/O Bank Usage\r\n 10. All Package Pins\r\n 11. Output Pin Default Load For Reported TCO\r\n 12. I/O Assignment Warnings\r\n 13. Fitter Resource Utilization by Entity\r\n 14. Delay Chain Summary\r\n 15. Routing Usage Summary\r\n 16. LAB Logic Elements\r\n 17. LAB Signals Sourced\r\n 18. LAB Signals Sourced Out\r\n 19. LAB Distinct Inputs\r\n 20. Fitter Device Options\r\n 21. Fitter Messages\r\n 22. Fitter Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Summary                                                          ;\r\n+-----------------------+-------------------------------------------------+\r\n; Fitter Status         ; Successful - Wed Jun 25 12:25:52 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; Or_gate                                         ;\r\n; Top-level Entity Name ; Or_gate                                         ;\r\n; Family                ; MAX V                                           ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Settings                                                                                                                      ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Option                                                             ; Setting                        ; Default Value                  ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Device                                                             ; auto                           ;                                ;\r\n; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;\r\n; Use smart compilation                                              ; Off                            ; Off                            ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;\r\n; Enable compact report table                                        ; Off                            ; Off                            ;\r\n; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;\r\n; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;\r\n; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;\r\n; Always Enable Input Buffers                                        ; Off                            ; Off                            ;\r\n; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;\r\n; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;\r\n; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;\r\n; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;\r\n; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;\r\n; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;\r\n; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;\r\n; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;\r\n; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;\r\n; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;\r\n; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;\r\n; Slow Slew Rate                                                     ; Off                            ; Off                            ;\r\n; PCI I/O                                                            ; Off                            ; Off                            ;\r\n; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;\r\n; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;\r\n; Auto Delay Chains                                                  ; On                             ; On                             ;\r\n; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;\r\n; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;\r\n; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;\r\n; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;\r\n; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;\r\n; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;\r\n; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;\r\n; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;\r\n; Auto Register Duplication                                          ; Auto                           ; Auto                           ;\r\n; Auto Global Clock                                                  ; On                             ; On                             ;\r\n; Auto Global Register Control Signals                               ; On                             ; On                             ;\r\n; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+--------------+\r\n; Pin-Out File ;\r\n+--------------+\r\nThe pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pin.\r\n\r\n\r\n+------------------------------------------------------------------+\r\n; Fitter Resource Usage Summary                                    ;\r\n+---------------------------------------------+--------------------+\r\n; Resource                                    ; Usage              ;\r\n+---------------------------------------------+--------------------+\r\n; Total logic elements                        ; 1 / 40 ( 3 % )     ;\r\n;     -- Combinational with no register       ; 1                  ;\r\n;     -- Register only                        ; 0                  ;\r\n;     -- Combinational with a register        ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic element usage by number of LUT inputs ;                    ;\r\n;     -- 4 input functions                    ; 0                  ;\r\n;     -- 3 input functions                    ; 0                  ;\r\n;     -- 2 input functions                    ; 1                  ;\r\n;     -- 1 input functions                    ; 0                  ;\r\n;     -- 0 input functions                    ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic elements by mode                      ;                    ;\r\n;     -- normal mode                          ; 1                  ;\r\n;     -- arithmetic mode                      ; 0                  ;\r\n;     -- qfbk mode                            ; 0                  ;\r\n;     -- register cascade mode                ; 0                  ;\r\n;     -- synchronous clear/load mode          ; 0                  ;\r\n;     -- asynchronous clear/load mode         ; 0                  ;\r\n;                                             ;                    ;\r\n; Total registers                             ; 0 / 40 ( 0 % )     ;\r\n; Total LABs                                  ; 1 / 4 ( 25 % )     ;\r\n; Logic elements in carry chains              ; 0                  ;\r\n; Virtual pins                                ; 0                  ;\r\n; I/O pins                                    ; 3 / 30 ( 10 % )    ;\r\n;     -- Clock pins                           ; 1 / 2 ( 50 % )     ;\r\n;                                             ;                    ;\r\n; UFM blocks                                  ; 0 / 1 ( 0 % )      ;\r\n;                                             ;                    ;\r\n;     -- Total Fixed Point DSP Blocks         ; 0                  ;\r\n;     -- Total Floating Point DSP Blocks      ; 0                  ;\r\n;                                             ;                    ;\r\n; Global signals                              ; 0                  ;\r\n;     -- Global clocks                        ; 0 / 4 ( 0 % )      ;\r\n; JTAGs                                       ; 0 / 1 ( 0 % )      ;\r\n; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.2% ;\r\n; Peak interconnect usage (total/H/V)         ; 0.3% / 0.3% / 0.2% ;\r\n; Maximum fan-out                             ; 1                  ;\r\n; Highest non-global fan-out                  ; 1                  ;\r\n; Total fan-out                               ; 3                  ;\r\n; Average fan-out                             ; 0.75               ;\r\n+---------------------------------------------+--------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Input Pins                                                                                                                                                                                                                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; A    ; F3    ; 1        ; 1            ; 1            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n; B    ; E2    ; 1        ; 1            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Output Pins                                                                                                                                                                                                                                                                                                            ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; C    ; F8    ; 2        ; 8            ; 1            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n\r\n\r\n+-----------------------------------------------------------+\r\n; I/O Bank Usage                                            ;\r\n+----------+-----------------+---------------+--------------+\r\n; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;\r\n+----------+-----------------+---------------+--------------+\r\n; 1        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;\r\n; 2        ; 1 / 13 ( 8 % )  ; 3.3V          ; --           ;\r\n+----------+-----------------+---------------+--------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; All Package Pins                                                                                                                             ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; A1       ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; A2       ; 80         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A3       ; 78         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A4       ; 76         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A6       ; 69         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A8       ; 58         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B2       ; 82         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; B3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B7       ; 54         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B8       ; 57         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C2       ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; C5       ; 70         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C6       ; 67         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C8       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D2       ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D6       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;\r\n; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D8       ; 50         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; E1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E2       ; 8          ; 1        ; B              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F1       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F3       ; 14         ; 1        ; A              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; F4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F5       ; 33         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F6       ; 35         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F8       ; 43         ; 2        ; C              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; G1       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G3       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G7       ; 37         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; G8       ; 39         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H1       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H2       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H3       ; 20         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H4       ; 22         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H5       ; 24         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H6       ; 26         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H7       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H8       ; 40         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\nNote: Pin directions (input, output or bidir) are based on device operating in user mode.\r\n\r\n\r\n+-------------------------------------------------------------+\r\n; Output Pin Default Load For Reported TCO                    ;\r\n+----------------------------+-------+------------------------+\r\n; I/O Standard               ; Load  ; Termination Resistance ;\r\n+----------------------------+-------+------------------------+\r\n; 3.3-V LVTTL                ; 10 pF ; Not Available          ;\r\n; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;\r\n; 2.5 V                      ; 10 pF ; Not Available          ;\r\n; 1.8 V                      ; 10 pF ; Not Available          ;\r\n; 1.5 V                      ; 10 pF ; Not Available          ;\r\n; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 1.2 V                      ; 10 pF ; Not Available          ;\r\n; LVDS_E_3R                  ; 10 pF ; Not Available          ;\r\n; RSDS_E_3R                  ; 10 pF ; Not Available          ;\r\n+----------------------------+-------+------------------------+\r\nNote: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.\r\n\r\n\r\n+----------------------------------------+\r\n; I/O Assignment Warnings                ;\r\n+----------+-----------------------------+\r\n; Pin Name ; Reason                      ;\r\n+----------+-----------------------------+\r\n; C        ; Missing location assignment ;\r\n; A        ; Missing location assignment ;\r\n; B        ; Missing location assignment ;\r\n+----------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Resource Utilization by Entity                                                                                                                                                                                              ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |Or_gate                   ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Or_gate            ; Or_gate     ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+---------------------------------+\r\n; Delay Chain Summary             ;\r\n+------+----------+---------------+\r\n; Name ; Pin Type ; Pad to Core 0 ;\r\n+------+----------+---------------+\r\n; C    ; Output   ; --            ;\r\n; A    ; Input    ; (1)           ;\r\n; B    ; Input    ; (1)           ;\r\n+------+----------+---------------+\r\n\r\n\r\n+-------------------------------------------+\r\n; Routing Usage Summary                     ;\r\n+-----------------------+-------------------+\r\n; Routing Resource Type ; Usage             ;\r\n+-----------------------+-------------------+\r\n; C4s                   ; 1 / 784 ( < 1 % ) ;\r\n; Direct links          ; 0 / 888 ( 0 % )   ;\r\n; Global clocks         ; 0 / 4 ( 0 % )     ;\r\n; LAB clocks            ; 0 / 32 ( 0 % )    ;\r\n; LUT chains            ; 0 / 216 ( 0 % )   ;\r\n; Local interconnects   ; 3 / 888 ( < 1 % ) ;\r\n; R4s                   ; 2 / 704 ( < 1 % ) ;\r\n+-----------------------+-------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------+\r\n; LAB Logic Elements                                                       ;\r\n+--------------------------------------------+-----------------------------+\r\n; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+--------------------------------------------+-----------------------------+\r\n; 1                                          ; 1                           ;\r\n; 2                                          ; 0                           ;\r\n; 3                                          ; 0                           ;\r\n; 4                                          ; 0                           ;\r\n; 5                                          ; 0                           ;\r\n; 6                                          ; 0                           ;\r\n; 7                                          ; 0                           ;\r\n; 8                                          ; 0                           ;\r\n; 9                                          ; 0                           ;\r\n; 10                                         ; 0                           ;\r\n+--------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Signals Sourced                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; LAB Signals Sourced Out                                                       ;\r\n+-------------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+-------------------------------------------------+-----------------------------+\r\n; 0                                               ; 0                           ;\r\n; 1                                               ; 1                           ;\r\n+-------------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Distinct Inputs                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 0                           ;\r\n; 2                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Device Options                                                   ;\r\n+----------------------------------------------+--------------------------+\r\n; Option                                       ; Setting                  ;\r\n+----------------------------------------------+--------------------------+\r\n; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;\r\n; Enable device-wide reset (DEV_CLRn)          ; Off                      ;\r\n; Enable device-wide output enable (DEV_OE)    ; Off                      ;\r\n; Enable INIT_DONE output                      ; Off                      ;\r\n; Configuration scheme                         ; Passive Serial           ;\r\n; Reserve all unused pins                      ; As output driving ground ;\r\n+----------------------------------------------+--------------------------+\r\n\r\n\r\n+-----------------+\r\n; Fitter Messages ;\r\n+-----------------+\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (119004): Automatically selected device 5M40ZM64C4 for design Or_gate\r\nInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\r\nWarning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\r\nInfo (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\r\n    Info (176445): Device 5M80ZM64C4 is compatible\r\nCritical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332144): No user constrained base clocks found in the design\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\r\n    Info (332127): Assuming a default timing requirement\r\nInfo (332159): No clocks to report\r\nWarning (332068): No clocks defined in design.\r\nInfo (186079): Completed User Assigned Global Signals Promotion Operation\r\nInfo (186079): Completed Auto Global Promotion Operation\r\nInfo (176234): Starting register packing\r\nInfo (186468): Started processing fast register assignments\r\nInfo (186469): Finished processing fast register assignments\r\nInfo (176235): Finished register packing\r\nInfo (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\r\n    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\r\n        Info (176212): I/O standards used: 3.3-V LVTTL.\r\nInfo (176215): I/O bank details before I/O pin placement\r\n    Info (176214): Statistics of I/O banks\r\n        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\r\n        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\r\nInfo (171121): Fitter preparation operations ending: elapsed time is 00:00:00\r\nInfo (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\r\nInfo (170189): Fitter placement preparation operations beginning\r\nInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00\r\nInfo (170191): Fitter placement operations beginning\r\nInfo (170137): Fitter placement was successful\r\nInfo (170192): Fitter placement operations ending: elapsed time is 00:00:00\r\nInfo (170193): Fitter routing operations beginning\r\nInfo (170195): Router estimated average interconnect usage is 0% of the available device resources\r\n    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\r\nInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\r\n    Info (170201): Optimizations that may affect the design's routability were skipped\r\n    Info (170200): Optimizations that may affect the design's timing were skipped\r\nInfo (170194): Fitter routing operations ending: elapsed time is 00:00:00\r\nInfo (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.\r\nInfo (11218): Fitter post-fit operations ending: elapsed time is 00:00:00\r\nWarning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\r\nInfo (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg\r\nInfo: Quartus Prime Fitter was successful. 0 errors, 7 warnings\r\n    Info: Peak virtual memory: 5901 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:25:52 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:02\r\n\r\n\r\n+----------------------------+\r\n; Fitter Suppressed Messages ;\r\n+----------------------------+\r\nThe suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg.\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.rpt b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.rpt
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.rpt	(date 1751260475967)
@@ -1,5 +1,5 @@
-Fitter report for Or_gate
-Wed Jun 25 12:25:52 2025
+Fitter report for or_gate
+Mon Jun 30 13:14:35 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -54,10 +54,10 @@
 +-------------------------------------------------------------------------+
 ; Fitter Summary                                                          ;
 +-----------------------+-------------------------------------------------+
-; Fitter Status         ; Successful - Wed Jun 25 12:25:52 2025           ;
+; Fitter Status         ; Successful - Mon Jun 30 13:14:35 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
-; Revision Name         ; Or_gate                                         ;
-; Top-level Entity Name ; Or_gate                                         ;
+; Revision Name         ; or_gate                                         ;
+; Top-level Entity Name ; or_gate                                         ;
 ; Family                ; MAX V                                           ;
 ; Device                ; 5M40ZM64C4                                      ;
 ; Timing Models         ; Final                                           ;
@@ -134,7 +134,7 @@
 +--------------+
 ; Pin-Out File ;
 +--------------+
-The pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pin.
+The pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.pin.
 
 
 +------------------------------------------------------------------+
@@ -323,7 +323,7 @@
 +----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
 ; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
 +----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
-; |Or_gate                   ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Or_gate            ; Or_gate     ; work         ;
+; |or_gate                   ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |or_gate            ; or_gate     ; work         ;
 +----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
 Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
 
@@ -422,13 +422,13 @@
 +-----------------+
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
-Info (119004): Automatically selected device 5M40ZM64C4 for design Or_gate
+Info (119004): Automatically selected device 5M40ZM64C4 for design or_gate
 Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
 Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
 Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
     Info (176445): Device 5M80ZM64C4 is compatible
 Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
-Critical Warning (332012): Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
+Critical Warning (332012): Synopsys Design Constraints File file not found: 'or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
 Info (332144): No user constrained base clocks found in the design
 Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
 Warning (332068): No clocks defined in design.
@@ -466,17 +466,17 @@
 Info (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.
 Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
 Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
-Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg
+Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.fit.smsg
 Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
     Info: Peak virtual memory: 5901 megabytes
-    Info: Processing ended: Wed Jun 25 12:25:52 2025
-    Info: Elapsed time: 00:00:01
+    Info: Processing ended: Mon Jun 30 13:14:35 2025
+    Info: Elapsed time: 00:00:03
     Info: Total CPU time (on all processors): 00:00:02
 
 
 +----------------------------+
 ; Fitter Suppressed Messages ;
 +----------------------------+
-The suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg.
+The suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.fit.smsg.
 
 
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.flow.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Flow report for Or_gate\r\nWed Jun 25 12:25:58 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Flow Summary\r\n  3. Flow Settings\r\n  4. Flow Non-Default Global Settings\r\n  5. Flow Elapsed Time\r\n  6. Flow OS Summary\r\n  7. Flow Log\r\n  8. Flow Messages\r\n  9. Flow Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Flow Summary                                                            ;\r\n+-----------------------+-------------------------------------------------+\r\n; Flow Status           ; Successful - Wed Jun 25 12:25:58 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; Or_gate                                         ;\r\n; Top-level Entity Name ; Or_gate                                         ;\r\n; Family                ; MAX V                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------+\r\n; Flow Settings                           ;\r\n+-------------------+---------------------+\r\n; Option            ; Setting             ;\r\n+-------------------+---------------------+\r\n; Start date & time ; 06/25/2025 12:25:39 ;\r\n; Main task         ; Compilation         ;\r\n; Revision Name     ; Or_gate             ;\r\n+-------------------+---------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Non-Default Global Settings                                                                                                    ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; COMPILER_SIGNATURE_ID           ; 264948484817235.175082553932104 ; --            ; --          ; --                                ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;\r\n; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;\r\n; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;\r\n; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;\r\n; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Elapsed Time                                                                                                        ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4721 MB             ; 00:00:27                           ;\r\n; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;\r\n; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;\r\n; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;\r\n; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;\r\n; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:32                           ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------+\r\n; Flow OS Summary                                                                    ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Analysis & Synthesis ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n\r\n\r\n------------\r\n; Flow Log ;\r\n------------\r\nquartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate\r\nquartus_fit --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate\r\nquartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate\r\nquartus_sta Or_gate -c Or_gate\r\nquartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate\r\n\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.flow.rpt b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.flow.rpt
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.flow.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.flow.rpt	(date 1751260482212)
@@ -1,5 +1,5 @@
-Flow report for Or_gate
-Wed Jun 25 12:25:58 2025
+Flow report for or_gate
+Mon Jun 30 13:14:42 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,10 +41,10 @@
 +-------------------------------------------------------------------------+
 ; Flow Summary                                                            ;
 +-----------------------+-------------------------------------------------+
-; Flow Status           ; Successful - Wed Jun 25 12:25:58 2025           ;
+; Flow Status           ; Successful - Mon Jun 30 13:14:42 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
-; Revision Name         ; Or_gate                                         ;
-; Top-level Entity Name ; Or_gate                                         ;
+; Revision Name         ; or_gate                                         ;
+; Top-level Entity Name ; or_gate                                         ;
 ; Family                ; MAX V                                           ;
 ; Total logic elements  ; 1 / 40 ( 3 % )                                  ;
 ; Total pins            ; 3 / 30 ( 10 % )                                 ;
@@ -60,9 +60,9 @@
 +-------------------+---------------------+
 ; Option            ; Setting             ;
 +-------------------+---------------------+
-; Start date & time ; 06/25/2025 12:25:39 ;
+; Start date & time ; 06/30/2025 13:14:21 ;
 ; Main task         ; Compilation         ;
-; Revision Name     ; Or_gate             ;
+; Revision Name     ; or_gate             ;
 +-------------------+---------------------+
 
 
@@ -71,7 +71,7 @@
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
 ; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; COMPILER_SIGNATURE_ID           ; 264948484817235.175082553932104 ; --            ; --          ; --                                ;
+; COMPILER_SIGNATURE_ID           ; 156908582486355.175126046118400 ; --            ; --          ; --                                ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
@@ -88,12 +88,12 @@
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
-; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4721 MB             ; 00:00:27                           ;
-; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
-; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
+; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:25                           ;
+; Fitter               ; 00:00:03     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
+; Assembler            ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
 ; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;
-; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
-; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:32                           ;
+; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
+; Total                ; 00:00:17     ; --                      ; --                  ; 00:00:30                           ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 
 
@@ -113,11 +113,11 @@
 ------------
 ; Flow Log ;
 ------------
-quartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate
-quartus_fit --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate
-quartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate
-quartus_sta Or_gate -c Or_gate
-quartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate
+quartus_map --read_settings_files=on --write_settings_files=off or_gate -c or_gate
+quartus_fit --read_settings_files=off --write_settings_files=off or_gate -c or_gate
+quartus_asm --read_settings_files=off --write_settings_files=off or_gate -c or_gate
+quartus_sta or_gate -c or_gate
+quartus_eda --read_settings_files=off --write_settings_files=off or_gate -c or_gate
 
 
 
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter Status : Successful - Wed Jun 25 12:25:52 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : Or_gate\r\nTop-level Entity Name : Or_gate\r\nFamily : MAX V\r\nDevice : 5M40ZM64C4\r\nTiming Models : Final\r\nTotal logic elements : 1 / 40 ( 3 % )\r\nTotal pins : 3 / 30 ( 10 % )\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.summary b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.summary
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.summary	(date 1751260475866)
@@ -1,7 +1,7 @@
-Fitter Status : Successful - Wed Jun 25 12:25:52 2025
+Fitter Status : Successful - Mon Jun 30 13:14:35 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-Revision Name : Or_gate
-Top-level Entity Name : Or_gate
+Revision Name : or_gate
+Top-level Entity Name : or_gate
 Family : MAX V
 Device : 5M40ZM64C4
 Timing Models : Final
Index: gate-level-modeling/emago/xor_gate/db/xor_gate.tmw_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>start_full_compilation:s:00:00:21\r\nstart_analysis_synthesis:s:00:00:12-start_full_compilation\r\nstart_analysis_elaboration:s-start_full_compilation\r\nstart_fitter:s:00:00:03-start_full_compilation\r\nstart_assembler:s:00:00:02-start_full_compilation\r\nstart_timing_analyzer:s:00:00:02-start_full_compilation\r\nstart_eda_netlist_writer:s:00:00:02-start_full_compilation\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xor_gate/db/xor_gate.tmw_info b/gate-level-modeling/emago/xor_gate/db/xor_gate.tmw_info
--- a/gate-level-modeling/emago/xor_gate/db/xor_gate.tmw_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xor_gate/db/xor_gate.tmw_info	(date 1751262224296)
@@ -1,7 +1,6 @@
-start_full_compilation:s:00:00:21
+start_full_compilation:s:00:00:19
 start_analysis_synthesis:s:00:00:12-start_full_compilation
 start_analysis_elaboration:s-start_full_compilation
 start_fitter:s:00:00:03-start_full_compilation
 start_assembler:s:00:00:02-start_full_compilation
 start_timing_analyzer:s:00:00:02-start_full_compilation
-start_eda_netlist_writer:s:00:00:02-start_full_compilation
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis report for Or_gate\r\nWed Jun 25 12:25:50 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Analysis & Synthesis Summary\r\n  3. Analysis & Synthesis Settings\r\n  4. Parallel Compilation\r\n  5. Analysis & Synthesis Source Files Read\r\n  6. Analysis & Synthesis Resource Usage Summary\r\n  7. Analysis & Synthesis Resource Utilization by Entity\r\n  8. General Register Statistics\r\n  9. Analysis & Synthesis Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Summary                                                  ;\r\n+-----------------------------+-------------------------------------------------+\r\n; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:25:50 2025           ;\r\n; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name               ; Or_gate                                         ;\r\n; Top-level Entity Name       ; Or_gate                                         ;\r\n; Family                      ; MAX V                                           ;\r\n; Total logic elements        ; 1                                               ;\r\n; Total pins                  ; 3                                               ;\r\n; Total virtual pins          ; 0                                               ;\r\n; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------------+-------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Settings                                                                              ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Option                                                           ; Setting            ; Default Value      ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Top-level entity name                                            ; Or_gate            ; Or_gate            ;\r\n; Family name                                                      ; MAX V              ; Cyclone V          ;\r\n; Use smart compilation                                            ; Off                ; Off                ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;\r\n; Enable compact report table                                      ; Off                ; Off                ;\r\n; Restructure Multiplexers                                         ; Auto               ; Auto               ;\r\n; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;\r\n; Preserve fewer node names                                        ; On                 ; On                 ;\r\n; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;\r\n; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;\r\n; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;\r\n; State Machine Processing                                         ; Auto               ; Auto               ;\r\n; Safe State Machine                                               ; Off                ; Off                ;\r\n; Extract Verilog State Machines                                   ; On                 ; On                 ;\r\n; Extract VHDL State Machines                                      ; On                 ; On                 ;\r\n; Ignore Verilog initial constructs                                ; Off                ; Off                ;\r\n; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;\r\n; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;\r\n; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;\r\n; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;\r\n; Parallel Synthesis                                               ; On                 ; On                 ;\r\n; NOT Gate Push-Back                                               ; On                 ; On                 ;\r\n; Power-Up Don't Care                                              ; On                 ; On                 ;\r\n; Remove Redundant Logic Cells                                     ; Off                ; Off                ;\r\n; Remove Duplicate Registers                                       ; On                 ; On                 ;\r\n; Ignore CARRY Buffers                                             ; Off                ; Off                ;\r\n; Ignore CASCADE Buffers                                           ; Off                ; Off                ;\r\n; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;\r\n; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;\r\n; Ignore LCELL Buffers                                             ; Off                ; Off                ;\r\n; Ignore SOFT Buffers                                              ; On                 ; On                 ;\r\n; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;\r\n; Optimization Technique                                           ; Balanced           ; Balanced           ;\r\n; Carry Chain Length                                               ; 70                 ; 70                 ;\r\n; Auto Carry Chains                                                ; On                 ; On                 ;\r\n; Auto Open-Drain Pins                                             ; On                 ; On                 ;\r\n; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;\r\n; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;\r\n; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;\r\n; Auto Clock Enable Replacement                                    ; On                 ; On                 ;\r\n; Allow Synchronous Control Signals                                ; On                 ; On                 ;\r\n; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;\r\n; Auto Resource Sharing                                            ; Off                ; Off                ;\r\n; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;\r\n; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;\r\n; Report Parameter Settings                                        ; On                 ; On                 ;\r\n; Report Source Assignments                                        ; On                 ; On                 ;\r\n; Report Connectivity Checks                                       ; On                 ; On                 ;\r\n; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;\r\n; Synchronization Register Chain Length                            ; 2                  ; 2                  ;\r\n; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;\r\n; HDL message level                                                ; Level2             ; Level2             ;\r\n; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;\r\n; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;\r\n; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;\r\n; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;\r\n; Clock MUX Protection                                             ; On                 ; On                 ;\r\n; Block Design Naming                                              ; Auto               ; Auto               ;\r\n; Synthesis Effort                                                 ; Auto               ; Auto               ;\r\n; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;\r\n; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;\r\n; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Source Files Read                                                                                                                                                  ;\r\n+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------+---------+\r\n; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                    ; Library ;\r\n+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------+---------+\r\n; Or_gate.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/Or_gate.v ;         ;\r\n+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------+---------+\r\n\r\n\r\n+-----------------------------------------------------+\r\n; Analysis & Synthesis Resource Usage Summary         ;\r\n+---------------------------------------------+-------+\r\n; Resource                                    ; Usage ;\r\n+---------------------------------------------+-------+\r\n; Total logic elements                        ; 1     ;\r\n;     -- Combinational with no register       ; 1     ;\r\n;     -- Register only                        ; 0     ;\r\n;     -- Combinational with a register        ; 0     ;\r\n;                                             ;       ;\r\n; Logic element usage by number of LUT inputs ;       ;\r\n;     -- 4 input functions                    ; 0     ;\r\n;     -- 3 input functions                    ; 0     ;\r\n;     -- 2 input functions                    ; 1     ;\r\n;     -- 1 input functions                    ; 0     ;\r\n;     -- 0 input functions                    ; 0     ;\r\n;                                             ;       ;\r\n; Logic elements by mode                      ;       ;\r\n;     -- normal mode                          ; 1     ;\r\n;     -- arithmetic mode                      ; 0     ;\r\n;     -- qfbk mode                            ; 0     ;\r\n;     -- register cascade mode                ; 0     ;\r\n;     -- synchronous clear/load mode          ; 0     ;\r\n;     -- asynchronous clear/load mode         ; 0     ;\r\n;                                             ;       ;\r\n; Total registers                             ; 0     ;\r\n; I/O pins                                    ; 3     ;\r\n; Maximum fan-out node                        ; A     ;\r\n; Maximum fan-out                             ; 1     ;\r\n; Total fan-out                               ; 3     ;\r\n; Average fan-out                             ; 0.75  ;\r\n+---------------------------------------------+-------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |Or_gate                   ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Or_gate            ; Or_gate     ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+------------------------------------------------------+\r\n; General Register Statistics                          ;\r\n+----------------------------------------------+-------+\r\n; Statistic                                    ; Value ;\r\n+----------------------------------------------+-------+\r\n; Total registers                              ; 0     ;\r\n; Number of registers using Synchronous Clear  ; 0     ;\r\n; Number of registers using Synchronous Load   ; 0     ;\r\n; Number of registers using Asynchronous Clear ; 0     ;\r\n; Number of registers using Asynchronous Load  ; 0     ;\r\n; Number of registers using Clock Enable       ; 0     ;\r\n; Number of registers using Preset             ; 0     ;\r\n+----------------------------------------------+-------+\r\n\r\n\r\n+-------------------------------+\r\n; Analysis & Synthesis Messages ;\r\n+-------------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:25:38 2025\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file or_gate.v\r\n    Info (12023): Found entity 1: Or_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/Or_gate.v Line: 10\r\nInfo (12127): Elaborating entity \"Or_gate\" for the top level hierarchy\r\nInfo (21057): Implemented 4 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 2 input pins\r\n    Info (21059): Implemented 1 output pins\r\n    Info (21061): Implemented 1 logic cells\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4721 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:25:50 2025\r\n    Info: Elapsed time: 00:00:12\r\n    Info: Total CPU time (on all processors): 00:00:27\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.rpt b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.rpt
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.rpt	(date 1751260471311)
@@ -1,5 +1,5 @@
-Analysis & Synthesis report for Or_gate
-Wed Jun 25 12:25:50 2025
+Analysis & Synthesis report for or_gate
+Mon Jun 30 13:14:31 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,10 +41,10 @@
 +-------------------------------------------------------------------------------+
 ; Analysis & Synthesis Summary                                                  ;
 +-----------------------------+-------------------------------------------------+
-; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:25:50 2025           ;
+; Analysis & Synthesis Status ; Successful - Mon Jun 30 13:14:31 2025           ;
 ; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
-; Revision Name               ; Or_gate                                         ;
-; Top-level Entity Name       ; Or_gate                                         ;
+; Revision Name               ; or_gate                                         ;
+; Top-level Entity Name       ; or_gate                                         ;
 ; Family                      ; MAX V                                           ;
 ; Total logic elements        ; 1                                               ;
 ; Total pins                  ; 3                                               ;
@@ -58,7 +58,7 @@
 +------------------------------------------------------------------+--------------------+--------------------+
 ; Option                                                           ; Setting            ; Default Value      ;
 +------------------------------------------------------------------+--------------------+--------------------+
-; Top-level entity name                                            ; Or_gate            ; Or_gate            ;
+; Top-level entity name                                            ; or_gate            ; or_gate            ;
 ; Family name                                                      ; MAX V              ; Cyclone V          ;
 ; Use smart compilation                                            ; Off                ; Off                ;
 ; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
@@ -144,7 +144,7 @@
 +----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------+---------+
 ; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                    ; Library ;
 +----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------+---------+
-; Or_gate.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/Or_gate.v ;         ;
+; or_gate.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/or_gate.v ;         ;
 +----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------+---------+
 
 
@@ -187,7 +187,7 @@
 +----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
 ; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
 +----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
-; |Or_gate                   ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Or_gate            ; Or_gate     ; work         ;
+; |or_gate                   ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |or_gate            ; or_gate     ; work         ;
 +----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
 Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
 
@@ -213,21 +213,21 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Analysis & Synthesis
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:25:38 2025
-Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Or_gate -c Or_gate
+    Info: Processing started: Mon Jun 30 13:14:20 2025
+Info: Command: quartus_map --read_settings_files=on --write_settings_files=off or_gate -c or_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
 Info (12021): Found 1 design units, including 1 entities, in source file or_gate.v
-    Info (12023): Found entity 1: Or_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/Or_gate.v Line: 10
-Info (12127): Elaborating entity "Or_gate" for the top level hierarchy
+    Info (12023): Found entity 1: or_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/or_gate.v Line: 10
+Info (12127): Elaborating entity "or_gate" for the top level hierarchy
 Info (21057): Implemented 4 device resources after synthesis - the final resource count might be different
     Info (21058): Implemented 2 input pins
     Info (21059): Implemented 1 output pins
     Info (21061): Implemented 1 logic cells
 Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
-    Info: Peak virtual memory: 4721 megabytes
-    Info: Processing ended: Wed Jun 25 12:25:50 2025
-    Info: Elapsed time: 00:00:12
-    Info: Total CPU time (on all processors): 00:00:27
+    Info: Peak virtual memory: 4722 megabytes
+    Info: Processing ended: Mon Jun 30 13:14:31 2025
+    Info: Elapsed time: 00:00:11
+    Info: Total CPU time (on all processors): 00:00:25
 
 
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.jdi
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+><sld_project_info>\r\n  <project>\r\n    <hash md5_digest_80b=\"446678d7d0c608e3ffc8\"/>\r\n  </project>\r\n  <file_info>\r\n    <file device=\"5M40ZM64C4\" path=\"Or_gate.sof\" usercode=\"0xFFFFFFFF\"/>\r\n  </file_info>\r\n</sld_project_info>\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.jdi b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.jdi
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.jdi	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.jdi	(date 1751260477614)
@@ -1,8 +1,8 @@
 <sld_project_info>
   <project>
-    <hash md5_digest_80b="446678d7d0c608e3ffc8"/>
+    <hash md5_digest_80b="9497b9798241a97c5e8d"/>
   </project>
   <file_info>
-    <file device="5M40ZM64C4" path="Or_gate.sof" usercode="0xFFFFFFFF"/>
+    <file device="5M40ZM64C4" path="or_gate.sof" usercode="0xFFFFFFFF"/>
   </file_info>
 </sld_project_info>
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.pin
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+> -- Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n -- Your use of Altera Corporation's design tools, logic functions \r\n -- and other software and tools, and any partner logic \r\n -- functions, and any output files from any of the foregoing \r\n -- (including device programming or simulation files), and any \r\n -- associated documentation or information are expressly subject \r\n -- to the terms and conditions of the Altera Program License \r\n -- Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n -- the Altera IP License Agreement, or other applicable license\r\n -- agreement, including, without limitation, that your use is for\r\n -- the sole purpose of programming logic devices manufactured by\r\n -- Altera and sold by Altera or its authorized distributors.  Please\r\n -- refer to the Altera Software License Subscription Agreements \r\n -- on the Quartus Prime software download page.\r\n -- \r\n -- This is a Quartus Prime output file. It is for reporting purposes only, and is\r\n -- not intended for use as a Quartus Prime input file. This file cannot be used\r\n -- to make Quartus Prime pin assignments - for instructions on how to make pin\r\n -- assignments, please see Quartus Prime help.\r\n ---------------------------------------------------------------------------------\r\n\r\n\r\n\r\n ---------------------------------------------------------------------------------\r\n -- NC            : No Connect. This pin has no internal connection to the device.\r\n -- DNU           : Do Not Use. This pin MUST NOT be connected.\r\n -- VCCINT        : Dedicated power pin, which MUST be connected to VCC  (1.8V).\r\n -- VCCIO         : Dedicated power pin, which MUST be connected to VCC\r\n --                 of its bank.\r\n --                  Bank 1:       3.3V\r\n --                  Bank 2:       3.3V\r\n -- GND           : Dedicated ground pin. Dedicated GND pins MUST be connected to GND.\r\n --                  It can also be used to report unused dedicated pins. The connection\r\n --                  on the board for unused dedicated pins depends on whether this will\r\n --                  be used in a future design. One example is device migration. When\r\n --                  using device migration, refer to the device pin-tables. If it is a\r\n --                  GND pin in the pin table or if it will not be used in a future design\r\n --                  for another purpose the it MUST be connected to GND. If it is an unused\r\n --                  dedicated pin, then it can be connected to a valid signal on the board\r\n --                  (low, high, or toggling) if that signal is required for a different\r\n --                  revision of the design.\r\n -- GND+          : Unused input pin. It can also be used to report unused dual-purpose pins.\r\n --                  This pin should be connected to GND. It may also be connected  to a\r\n --                  valid signal  on the board  (low, high, or toggling)  if that signal\r\n --                  is required for a different revision of the design.\r\n -- GND*          : Unused  I/O  pin. Connect each pin marked GND* directly to GND\r\n --                  or leave it unconnected.\r\n -- RESERVED      : Unused I/O pin, which MUST be left unconnected.\r\n -- RESERVED_INPUT    : Pin is tri-stated and should be connected to the board.\r\n -- RESERVED_INPUT_WITH_WEAK_PULLUP    : Pin is tri-stated with internal weak pull-up resistor.\r\n -- RESERVED_INPUT_WITH_BUS_HOLD       : Pin is tri-stated with bus-hold circuitry.\r\n -- RESERVED_OUTPUT_DRIVEN_HIGH        : Pin is output driven high.\r\n ---------------------------------------------------------------------------------\r\n\r\n\r\n\r\n ---------------------------------------------------------------------------------\r\n -- Pin directions (input, output or bidir) are based on device operating in user mode.\r\n ---------------------------------------------------------------------------------\r\n\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nCHIP  \"Or_gate\"  ASSIGNED TO AN: 5M40ZM64C4\r\n\r\nPin Name/Usage               : Location  : Dir.   : I/O Standard      : Voltage : I/O Bank  : User Assignment\r\n-------------------------------------------------------------------------------------------------------------\r\nGND*                         : A1        :        :                   :         : 1         :                \r\nGND*                         : A2        :        :                   :         : 2         :                \r\nGND*                         : A3        :        :                   :         : 2         :                \r\nGND*                         : A4        :        :                   :         : 2         :                \r\nGND                          : A5        : gnd    :                   :         :           :                \r\nGND*                         : A6        :        :                   :         : 2         :                \r\nGND                          : A7        : gnd    :                   :         :           :                \r\nGND*                         : A8        :        :                   :         : 2         :                \r\nGND*                         : B1        :        :                   :         : 1         :                \r\nGND*                         : B2        :        :                   :         : 2         :                \r\nGND                          : B3        : gnd    :                   :         :           :                \r\nGND                          : B4        : gnd    :                   :         :           :                \r\nGND                          : B5        : gnd    :                   :         :           :                \r\nGND                          : B6        : gnd    :                   :         :           :                \r\nGND*                         : B7        :        :                   :         : 2         :                \r\nGND*                         : B8        :        :                   :         : 2         :                \r\nGND                          : C1        : gnd    :                   :         :           :                \r\nGND*                         : C2        :        :                   :         : 1         :                \r\nGND                          : C3        : gnd    :                   :         :           :                \r\nVCCIO2                       : C4        : power  :                   : 3.3V    : 2         :                \r\nGND*                         : C5        :        :                   :         : 2         :                \r\nGND*                         : C6        :        :                   :         : 2         :                \r\nGND                          : C7        : gnd    :                   :         :           :                \r\nGND*                         : C8        :        :                   :         : 2         :                \r\nGND                          : D1        : gnd    :                   :         :           :                \r\nGND*                         : D2        :        :                   :         : 1         :                \r\nVCCIO1                       : D3        : power  :                   : 3.3V    : 1         :                \r\nGND                          : D4        : gnd    :                   :         :           :                \r\nVCCIO2                       : D5        : power  :                   : 3.3V    : 2         :                \r\nVCCINT                       : D6        : power  :                   : 1.8V    :           :                \r\nGND                          : D7        : gnd    :                   :         :           :                \r\nGND*                         : D8        :        :                   :         : 2         :                \r\nGND                          : E1        : gnd    :                   :         :           :                \r\nB                            : E2        : input  : 3.3-V LVTTL       :         : 1         : N              \r\nVCCIO1                       : E3        : power  :                   : 3.3V    : 1         :                \r\nGND                          : E4        : gnd    :                   :         :           :                \r\nGND                          : E5        : gnd    :                   :         :           :                \r\nGND                          : E6        : gnd    :                   :         :           :                \r\nGND                          : E7        : gnd    :                   :         :           :                \r\nGND                          : E8        : gnd    :                   :         :           :                \r\nGND*                         : F1        :        :                   :         : 1         :                \r\nGND                          : F2        : gnd    :                   :         :           :                \r\nA                            : F3        : input  : 3.3-V LVTTL       :         : 1         : N              \r\nGND                          : F4        : gnd    :                   :         :           :                \r\nGND*                         : F5        :        :                   :         : 1         :                \r\nGND*                         : F6        :        :                   :         : 1         :                \r\nGND                          : F7        : gnd    :                   :         :           :                \r\nC                            : F8        : output : 3.3-V LVTTL       :         : 2         : N              \r\nTMS                          : G1        : input  :                   :         : 1         :                \r\nGND                          : G2        : gnd    :                   :         :           :                \r\nTDO                          : G3        : output :                   :         : 1         :                \r\nGND                          : G4        : gnd    :                   :         :           :                \r\nGND                          : G5        : gnd    :                   :         :           :                \r\nGND                          : G6        : gnd    :                   :         :           :                \r\nGND*                         : G7        :        :                   :         : 1         :                \r\nGND*                         : G8        :        :                   :         : 1         :                \r\nTDI                          : H1        : input  :                   :         : 1         :                \r\nTCK                          : H2        : input  :                   :         : 1         :                \r\nGND*                         : H3        :        :                   :         : 1         :                \r\nGND*                         : H4        :        :                   :         : 1         :                \r\nGND*                         : H5        :        :                   :         : 1         :                \r\nGND*                         : H6        :        :                   :         : 1         :                \r\nGND*                         : H7        :        :                   :         : 1         :                \r\nGND*                         : H8        :        :                   :         : 1         :                \r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pin b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pin
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pin	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.pin	(date 1751260475820)
@@ -59,7 +59,7 @@
  ---------------------------------------------------------------------------------
 
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-CHIP  "Or_gate"  ASSIGNED TO AN: 5M40ZM64C4
+CHIP  "or_gate"  ASSIGNED TO AN: 5M40ZM64C4
 
 Pin Name/Usage               : Location  : Dir.   : I/O Standard      : Voltage : I/O Bank  : User Assignment
 -------------------------------------------------------------------------------------------------------------
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis Status : Successful - Wed Jun 25 12:25:50 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : Or_gate\r\nTop-level Entity Name : Or_gate\r\nFamily : MAX V\r\nTotal logic elements : 1\r\nTotal pins : 3\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.summary b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.summary
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.map.summary	(date 1751260471214)
@@ -1,7 +1,7 @@
-Analysis & Synthesis Status : Successful - Wed Jun 25 12:25:50 2025
+Analysis & Synthesis Status : Successful - Mon Jun 30 13:14:31 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-Revision Name : Or_gate
-Top-level Entity Name : Or_gate
+Revision Name : or_gate
+Top-level Entity Name : or_gate
 Family : MAX V
 Total logic elements : 1
 Total pins : 3
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.sta.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Timing Analyzer report for Or_gate\r\nWed Jun 25 12:25:57 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Timing Analyzer Summary\r\n  3. Parallel Compilation\r\n  4. Clocks\r\n  5. Fmax Summary\r\n  6. Setup Summary\r\n  7. Hold Summary\r\n  8. Recovery Summary\r\n  9. Removal Summary\r\n 10. Minimum Pulse Width Summary\r\n 11. Clock Transfers\r\n 12. Report TCCS\r\n 13. Report RSKM\r\n 14. Unconstrained Paths Summary\r\n 15. Unconstrained Input Ports\r\n 16. Unconstrained Output Ports\r\n 17. Unconstrained Input Ports\r\n 18. Unconstrained Output Ports\r\n 19. Timing Analyzer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------------------------+\r\n; Timing Analyzer Summary                                                         ;\r\n+-----------------------+---------------------------------------------------------+\r\n; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Timing Analyzer       ; Legacy Timing Analyzer                                  ;\r\n; Revision Name         ; Or_gate                                                 ;\r\n; Device Family         ; MAX V                                                   ;\r\n; Device Name           ; 5M40ZM64C4                                              ;\r\n; Timing Models         ; Final                                                   ;\r\n; Delay Model           ; Slow Model                                              ;\r\n; Rise/Fall Delays      ; Unavailable                                             ;\r\n+-----------------------+---------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n----------\r\n; Clocks ;\r\n----------\r\nNo clocks to report.\r\n\r\n\r\n----------------\r\n; Fmax Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n-----------------\r\n; Setup Summary ;\r\n-----------------\r\nNo paths to report.\r\n\r\n\r\n----------------\r\n; Hold Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n--------------------\r\n; Recovery Summary ;\r\n--------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Removal Summary ;\r\n-------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------------------\r\n; Minimum Pulse Width Summary ;\r\n-------------------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Clock Transfers ;\r\n-------------------\r\nNothing to report.\r\n\r\n\r\n---------------\r\n; Report TCCS ;\r\n---------------\r\nNo dedicated SERDES Transmitter circuitry present in device or used in design\r\n\r\n\r\n---------------\r\n; Report RSKM ;\r\n---------------\r\nNo non-DPA dedicated SERDES Receiver circuitry present in device or used in design\r\n\r\n\r\n+------------------------------------------------+\r\n; Unconstrained Paths Summary                    ;\r\n+---------------------------------+-------+------+\r\n; Property                        ; Setup ; Hold ;\r\n+---------------------------------+-------+------+\r\n; Illegal Clocks                  ; 0     ; 0    ;\r\n; Unconstrained Clocks            ; 0     ; 0    ;\r\n; Unconstrained Input Ports       ; 2     ; 2    ;\r\n; Unconstrained Input Port Paths  ; 2     ; 2    ;\r\n; Unconstrained Output Ports      ; 1     ; 1    ;\r\n; Unconstrained Output Port Paths ; 2     ; 2    ;\r\n+---------------------------------+-------+------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n; B          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------+\r\n; Timing Analyzer Messages ;\r\n+--------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Timing Analyzer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:25:55 2025\r\nInfo: Command: quartus_sta Or_gate -c Or_gate\r\nInfo: qsta_default_script.tcl version: #1\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (334003): Started post-fitting delay annotation\r\nInfo (334004): Delay annotation completed successfully\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\r\nInfo (332159): No clocks to report\r\nInfo (332140): No fmax paths to report\r\nInfo: Can't run Report Timing Closure Recommendations. The current device family is not supported.\r\nInfo (332140): No Setup paths to report\r\nInfo (332140): No Hold paths to report\r\nInfo (332140): No Recovery paths to report\r\nInfo (332140): No Removal paths to report\r\nInfo (332140): No Minimum Pulse Width paths to report\r\nInfo (332001): The selected device family is not supported by the report_metastability command.\r\nInfo (332102): Design is not fully constrained for setup requirements\r\nInfo (332102): Design is not fully constrained for hold requirements\r\nInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\r\n    Info: Peak virtual memory: 4697 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:25:57 2025\r\n    Info: Elapsed time: 00:00:02\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.sta.rpt b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.sta.rpt
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.sta.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.sta.rpt	(date 1751260480217)
@@ -1,5 +1,5 @@
-Timing Analyzer report for Or_gate
-Wed Jun 25 12:25:57 2025
+Timing Analyzer report for or_gate
+Mon Jun 30 13:14:40 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -53,7 +53,7 @@
 +-----------------------+---------------------------------------------------------+
 ; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
-; Revision Name         ; Or_gate                                                 ;
+; Revision Name         ; or_gate                                                 ;
 ; Device Family         ; MAX V                                                   ;
 ; Device Name           ; 5M40ZM64C4                                              ;
 ; Timing Models         ; Final                                                   ;
@@ -196,14 +196,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Timing Analyzer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:25:55 2025
-Info: Command: quartus_sta Or_gate -c Or_gate
+    Info: Processing started: Mon Jun 30 13:14:38 2025
+Info: Command: quartus_sta or_gate -c or_gate
 Info: qsta_default_script.tcl version: #1
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
 Info (334003): Started post-fitting delay annotation
 Info (334004): Delay annotation completed successfully
-Critical Warning (332012): Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
+Critical Warning (332012): Synopsys Design Constraints File file not found: 'or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
 Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
 Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
 Warning (332068): No clocks defined in design.
@@ -221,7 +221,7 @@
 Info (332102): Design is not fully constrained for hold requirements
 Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
     Info: Peak virtual memory: 4697 megabytes
-    Info: Processing ended: Wed Jun 25 12:25:57 2025
+    Info: Processing ended: Mon Jun 30 13:14:40 2025
     Info: Elapsed time: 00:00:02
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/Or_gate/incremental_db/compiled_partitions/Or_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Thu Jun 19 11:30:21 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/incremental_db/compiled_partitions/Or_gate.db_info b/gate-level-modeling/emago/Or_gate/incremental_db/compiled_partitions/Or_gate.db_info
--- a/gate-level-modeling/emago/Or_gate/incremental_db/compiled_partitions/Or_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/incremental_db/compiled_partitions/Or_gate.db_info	(date 1751260470955)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Thu Jun 19 11:30:21 2025
+Creation_Time = Mon Jun 30 13:14:30 2025
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.cbx.xml
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+><?xml version=\"1.0\" ?>\r\n<LOG_ROOT>\r\n\t<PROJECT NAME=\"Or_gate\">\r\n\t</PROJECT>\r\n</LOG_ROOT>\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.cbx.xml b/gate-level-modeling/emago/Or_gate/db/Or_gate.cbx.xml
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.cbx.xml	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.cbx.xml	(date 1751260471090)
@@ -1,5 +1,5 @@
 <?xml version="1.0" ?>
 <LOG_ROOT>
-	<PROJECT NAME="Or_gate">
+	<PROJECT NAME="or_gate">
 	</PROJECT>
 </LOG_ROOT>
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.asm.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750825554006 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Assembler Quartus Prime \" \"Running Quartus Prime Assembler\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750825554006 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:25:53 2025 \" \"Processing started: Wed Jun 25 12:25:53 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825554006 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Assembler\" 0 -1 1750825554006 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate \" \"Command: quartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Assembler\" 0 -1 1750825554006 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Assembler\" 0 -1 1750825554621 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_POWER_DATA\" \"\" \"Writing out detailed assembly data for power analysis\" {  } {  } 0 115031 \"Writing out detailed assembly data for power analysis\" 0 0 \"Assembler\" 0 -1 1750825554643 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_PROGRAMMING_FILES\" \"\" \"Assembler is generating device programming files\" {  } {  } 0 115030 \"Assembler is generating device programming files\" 0 0 \"Assembler\" 0 -1 1750825554648 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Assembler 0 s 1  Quartus Prime \" \"Quartus Prime Assembler was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4686 \" \"Peak virtual memory: 4686 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825554798 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:25:54 2025 \" \"Processing ended: Wed Jun 25 12:25:54 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825554798 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825554798 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825554798 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Assembler\" 0 -1 1750825554798 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.asm.qmsg b/gate-level-modeling/emago/Or_gate/db/Or_gate.asm.qmsg
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.asm.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.asm.qmsg	(date 1751260477835)
@@ -1,7 +1,7 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750825554006 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750825554006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:25:53 2025 " "Processing started: Wed Jun 25 12:25:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750825554006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750825554006 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750825554006 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750825554621 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750825554643 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750825554648 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825554798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:25:54 2025 " "Processing ended: Wed Jun 25 12:25:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825554798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825554798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825554798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750825554798 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260477140 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260477140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:14:37 2025 " "Processing started: Mon Jun 30 13:14:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260477140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751260477140 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off or_gate -c or_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off or_gate -c or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751260477140 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751260477541 ""}
+{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751260477593 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751260477598 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260477806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:14:37 2025 " "Processing ended: Mon Jun 30 13:14:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260477806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260477806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260477806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751260477806 ""}
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.sta.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750825556398 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Timing Analyzer Quartus Prime \" \"Running Quartus Prime Timing Analyzer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750825556398 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:25:55 2025 \" \"Processing started: Wed Jun 25 12:25:55 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825556398 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750825556398 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_sta Or_gate -c Or_gate \" \"Command: quartus_sta Or_gate -c Or_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750825556399 \"\"}\r\n{ \"Info\" \"0\" \"\" \"qsta_default_script.tcl version: #1\" {  } {  } 0 0 \"qsta_default_script.tcl version: #1\" 0 0 \"Timing Analyzer\" 0 0 1750825556609 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Timing Analyzer\" 0 -1 1750825556835 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Timing Analyzer\" 0 -1 1750825556836 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_STARTED\" \"\" \"Started post-fitting delay annotation\" {  } {  } 0 334003 \"Started post-fitting delay annotation\" 0 0 \"Timing Analyzer\" 0 -1 1750825556933 \"\"}\r\n{ \"Info\" \"ITAPI_TAPI_COMPLETED\" \"\" \"Delay annotation completed successfully\" {  } {  } 0 334004 \"Delay annotation completed successfully\" 0 0 \"Timing Analyzer\" 0 -1 1750825556957 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"Or_gate.sdc \" \"Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Timing Analyzer\" 0 -1 1750825556990 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_DERIVING\" \"base clocks \\\"derive_clocks -period 1.0\\\" \" \"No user constrained base clocks found in the design. Calling \\\"derive_clocks -period 1.0\\\"\" {  } {  } 0 332142 \"No user constrained %1!s! found in the design. Calling %2!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750825556991 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Timing Analyzer\" 0 -1 1750825556991 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Timing Analyzer\" 0 -1 1750825556991 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" {  } {  } 0 0 \"Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\" 0 0 \"Timing Analyzer\" 0 0 1750825556992 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Timing Analyzer\" 0 -1 1750825557004 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"fmax \" \"No fmax paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750825557010 \"\"}\r\n{ \"Info\" \"0\" \"\" \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" {  } {  } 0 0 \"Can't run Report Timing Closure Recommendations. The current device family is not supported.\" 0 0 \"Timing Analyzer\" 0 0 1750825557014 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Setup \" \"No Setup paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750825557019 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Hold \" \"No Hold paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750825557024 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Recovery \" \"No Recovery paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750825557029 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Removal \" \"No Removal paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750825557034 \"\"}\r\n{ \"Info\" \"ISTA_NO_PATHS_TO_REPORT\" \"Minimum Pulse Width \" \"No Minimum Pulse Width paths to report\" {  } {  } 0 332140 \"No %1!s! paths to report\" 0 0 \"Timing Analyzer\" 0 -1 1750825557038 \"\"}\r\n{ \"Info\" \"ISTA_METASTABILITY_REPORT_DISABLED\" \"\" \"The selected device family is not supported by the report_metastability command.\" {  } {  } 0 332001 \"The selected device family is not supported by the report_metastability command.\" 0 0 \"Timing Analyzer\" 0 -1 1750825557040 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"setup \" \"Design is not fully constrained for setup requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750825557052 \"\"}\r\n{ \"Info\" \"ISTA_UCP_NOT_CONSTRAINED\" \"hold \" \"Design is not fully constrained for hold requirements\" {  } {  } 0 332102 \"Design is not fully constrained for %1!s! requirements\" 0 0 \"Timing Analyzer\" 0 -1 1750825557052 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Timing Analyzer 0 s 3 s Quartus Prime \" \"Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4697 \" \"Peak virtual memory: 4697 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825557101 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:25:57 2025 \" \"Processing ended: Wed Jun 25 12:25:57 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825557101 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:02 \" \"Elapsed time: 00:00:02\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825557101 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825557101 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Timing Analyzer\" 0 -1 1750825557101 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.sta.qmsg b/gate-level-modeling/emago/Or_gate/db/Or_gate.sta.qmsg
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.sta.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.sta.qmsg	(date 1751260480203)
@@ -1,25 +1,25 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750825556398 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750825556398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:25:55 2025 " "Processing started: Wed Jun 25 12:25:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750825556398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750825556398 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Or_gate -c Or_gate " "Command: quartus_sta Or_gate -c Or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750825556399 ""}
-{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750825556609 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750825556835 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750825556836 ""}
-{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750825556933 ""}
-{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750825556957 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Or_gate.sdc " "Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750825556990 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750825556991 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1750825556991 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1750825556991 ""}
-{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750825556992 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1750825557004 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750825557010 ""}
-{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1750825557014 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750825557019 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750825557024 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750825557029 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750825557034 ""}
-{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1750825557038 ""}
-{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1750825557040 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750825557052 ""}
-{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750825557052 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825557101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:25:57 2025 " "Processing ended: Wed Jun 25 12:25:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825557101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825557101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825557101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750825557101 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260479549 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260479550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:14:38 2025 " "Processing started: Mon Jun 30 13:14:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260479550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751260479550 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta or_gate -c or_gate " "Command: quartus_sta or_gate -c or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751260479550 ""}
+{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751260479764 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751260479900 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751260479900 ""}
+{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751260480001 ""}
+{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751260480033 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "or_gate.sdc " "Synopsys Design Constraints File file not found: 'or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751260480077 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751260480078 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1751260480078 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1751260480078 ""}
+{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751260480080 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1751260480089 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260480095 ""}
+{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751260480098 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260480102 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260480106 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260480110 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260480115 ""}
+{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751260480118 ""}
+{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1751260480121 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751260480135 ""}
+{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751260480135 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260480182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:14:40 2025 " "Processing ended: Mon Jun 30 13:14:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260480182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260480182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260480182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751260480182 ""}
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.hier_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>|Or_gate\r\nA => emago.IN0\r\nB => emago.IN1\r\nC << emago.DB_MAX_OUTPUT_PORT_TYPE\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.hier_info b/gate-level-modeling/emago/Or_gate/db/Or_gate.hier_info
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.hier_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.hier_info	(date 1751260470876)
@@ -1,6 +1,6 @@
-|Or_gate
+|or_gate
 A => emago.IN0
 B => emago.IN1
-C << emago.DB_MAX_OUTPUT_PORT_TYPE
+C <= emago.DB_MAX_OUTPUT_PORT_TYPE
 
 
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.fit.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Fitter\" 0 -1 1750825551904 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Fitter\" 0 -1 1750825551905 \"\"}\r\n{ \"Info\" \"IMPP_MPP_AUTO_ASSIGNED_DEVICE\" \"Or_gate 5M40ZM64C4 \" \"Automatically selected device 5M40ZM64C4 for design Or_gate\" {  } {  } 0 119004 \"Automatically selected device %2!s! for design %1!s!\" 0 0 \"Fitter\" 0 -1 1750825551982 \"\"}\r\n{ \"Info\" \"IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON\" \"\" \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" {  } {  } 0 171003 \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" 0 0 \"Fitter\" 0 -1 1750825552054 \"\"}\r\n{ \"Warning\" \"WCPT_FEATURE_DISABLED_POST\" \"LogicLock \" \"Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" {  } {  } 0 292013 \"Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" 0 0 \"Fitter\" 0 -1 1750825552060 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED\" \"\" \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" { { \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB\" \"5M80ZM64C4 \" \"Device 5M80ZM64C4 is compatible\" {  } {  } 2 176445 \"Device %1!s! is compatible\" 0 0 \"Design Software\" 0 -1 1750825552193 \"\"}  } {  } 2 176444 \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" 0 0 \"Fitter\" 0 -1 1750825552193 \"\"}\r\n{ \"Critical Warning\" \"WFIOMGR_PINS_MISSING_LOCATION_INFO\" \"3 3 \" \"No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" {  } {  } 1 169085 \"No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" 0 0 \"Fitter\" 0 -1 1750825552199 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"Or_gate.sdc \" \"Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Fitter\" 0 -1 1750825552221 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG\" \"base clocks \" \"No user constrained base clocks found in the design\" {  } {  } 0 332144 \"No user constrained %1!s! found in the design\" 0 0 \"Fitter\" 0 -1 1750825552221 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Fitter\" 0 -1 1750825552222 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750825552222 \"\"}\r\n{ \"Info\" \"ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS\" \"\" \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" { { \"Info\" \"ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT\" \"\" \"Assuming a default timing requirement\" {  } {  } 0 332127 \"Assuming a default timing requirement\" 0 0 \"Design Software\" 0 -1 1750825552223 \"\"}  } {  } 0 332128 \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" 0 0 \"Fitter\" 0 -1 1750825552223 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Fitter\" 0 -1 1750825552224 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750825552224 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_REG_LOCATION_PROCESSING\" \"\" \"Performing register packing on registers with non-logic cell location assignments\" {  } {  } 1 176273 \"Performing register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750825552224 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING\" \"\" \"Completed register packing on registers with non-logic cell location assignments\" {  } {  } 1 176274 \"Completed register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750825552224 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"User Assigned Global Signals Promotion Operation \" \"Completed User Assigned Global Signals Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552226 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"Auto Global Promotion Operation \" \"Completed Auto Global Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552226 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO\" \"\" \"Starting register packing\" {  } {  } 0 176234 \"Starting register packing\" 0 0 \"Fitter\" 0 -1 1750825552227 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_LUT_PACKING\" \"\" \"Moving registers into LUTs to improve timing and density\" {  } {  } 1 176244 \"Moving registers into LUTs to improve timing and density\" 1 0 \"Fitter\" 0 -1 1750825552237 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_HEADER\" \"\" \"Started processing fast register assignments\" {  } {  } 0 186468 \"Started processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750825552259 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER\" \"\" \"Finished processing fast register assignments\" {  } {  } 0 186469 \"Finished processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750825552259 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_LUT_PACKING\" \"00:00:00 \" \"Finished moving registers into LUTs: elapsed time is 00:00:00\" {  } {  } 1 176245 \"Finished moving registers into LUTs: elapsed time is %1!s!\" 1 0 \"Fitter\" 0 -1 1750825552259 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO\" \"\" \"Finished register packing\" {  } {  } 0 176235 \"Finished register packing\" 0 0 \"Fitter\" 0 -1 1750825552259 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement \" \"Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS\" \"3 unused 3.3V 2 1 0 \" \"Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\" { { \"Info\" \"IFSAC_FSAC_IO_STDS_IN_IOC_GROUP\" \"3.3-V LVTTL. \" \"I/O standards used: 3.3-V LVTTL.\" {  } {  } 0 176212 \"I/O standards used: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825552260 \"\"}  } {  } 0 176211 \"Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)\" 0 0 \"Design Software\" 0 -1 1750825552260 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552260 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT\" \"before \" \"I/O bank details before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O banks \" \"Statistics of I/O banks\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"1 does not use undetermined 0 17 \" \"I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750825552260 \"\"} { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"2 does not use undetermined 0 13 \" \"I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750825552260 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Design Software\" 0 -1 1750825552260 \"\"}  } {  } 0 176215 \"I/O bank details %1!s! I/O pin placement\" 0 0 \"Fitter\" 0 -1 1750825552260 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_PREPARATION_END\" \"00:00:00 \" \"Fitter preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 171121 \"Fitter preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552264 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_FAMILY_APL_ERROR\" \"\" \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" {  } {  } 0 14896 \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" 0 0 \"Fitter\" 0 -1 1750825552269 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START\" \"\" \"Fitter placement preparation operations beginning\" {  } {  } 0 170189 \"Fitter placement preparation operations beginning\" 0 0 \"Fitter\" 0 -1 1750825552377 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END\" \"00:00:00 \" \"Fitter placement preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 170190 \"Fitter placement preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552405 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START\" \"\" \"Fitter placement operations beginning\" {  } {  } 0 170191 \"Fitter placement operations beginning\" 0 0 \"Fitter\" 0 -1 1750825552407 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH\" \"\" \"Fitter placement was successful\" {  } {  } 0 170137 \"Fitter placement was successful\" 0 0 \"Fitter\" 0 -1 1750825552489 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END\" \"00:00:00 \" \"Fitter placement operations ending: elapsed time is 00:00:00\" {  } {  } 0 170192 \"Fitter placement operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552489 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_START\" \"\" \"Fitter routing operations beginning\" {  } {  } 0 170193 \"Fitter routing operations beginning\" 0 0 \"Fitter\" 0 -1 1750825552512 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE\" \"0 \" \"Router estimated average interconnect usage is 0% of the available device resources\" { { \"Info\" \"IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION\" \"0 X0_Y0 X8_Y5 \" \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\" {  } { { \"loc\" \"\" { Generic \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/\" { { 1 { 0 \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\"} { { 12 { 0 \"\"} 0 0 9 6 }  }  }  }  } }  } 0 170196 \"Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!\" 0 0 \"Design Software\" 0 -1 1750825552600 \"\"}  } {  } 0 170195 \"Router estimated average interconnect usage is %1!d!%% of the available device resources\" 0 0 \"Fitter\" 0 -1 1750825552600 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED\" \"\" \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" { { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY\" \"\" \"Optimizations that may affect the design's routability were skipped\" {  } {  } 0 170201 \"Optimizations that may affect the design's routability were skipped\" 0 0 \"Design Software\" 0 -1 1750825552623 \"\"} { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING\" \"\" \"Optimizations that may affect the design's timing were skipped\" {  } {  } 0 170200 \"Optimizations that may affect the design's timing were skipped\" 0 0 \"Design Software\" 0 -1 1750825552623 \"\"}  } {  } 0 170199 \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" 0 0 \"Fitter\" 0 -1 1750825552623 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_END\" \"00:00:00 \" \"Fitter routing operations ending: elapsed time is 00:00:00\" {  } {  } 0 170194 \"Fitter routing operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552624 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_TIMING_ANALYSIS_TIME\" \"the Fitter 0.10 \" \"Total time spent on timing analysis during the Fitter is 0.10 seconds.\" {  } {  } 0 11888 \"Total time spent on timing analysis during %1!s! is %2!s! seconds.\" 0 0 \"Fitter\" 0 -1 1750825552634 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_POST_OPERATION_END\" \"00:00:00 \" \"Fitter post-fit operations ending: elapsed time is 00:00:00\" {  } {  } 0 11218 \"Fitter post-fit operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552649 \"\"}\r\n{ \"Warning\" \"WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT\" \"As output driving ground \" \"The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\" {  } {  } 0 169174 \"The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'.\" 0 0 \"Fitter\" 0 -1 1750825552655 \"\"}\r\n{ \"Info\" \"IRDB_WROTE_SUPPRESSED_MSGS\" \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg \" \"Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg\" {  } {  } 0 144001 \"Generated suppressed messages file %1!s!\" 0 0 \"Fitter\" 0 -1 1750825552704 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Fitter 0 s 7 s Quartus Prime \" \"Quartus Prime Fitter was successful. 0 errors, 7 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"5901 \" \"Peak virtual memory: 5901 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825552734 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:25:52 2025 \" \"Processing ended: Wed Jun 25 12:25:52 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825552734 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825552734 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:02 \" \"Total CPU time (on all processors): 00:00:02\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825552734 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Fitter\" 0 -1 1750825552734 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.fit.qmsg b/gate-level-modeling/emago/Or_gate/db/Or_gate.fit.qmsg
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.fit.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.fit.qmsg	(date 1751260475952)
@@ -1,42 +1,42 @@
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750825551904 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750825551905 ""}
-{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Or_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design Or_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750825551982 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750825552054 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750825552060 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750825552193 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750825552193 ""}
-{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750825552199 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Or_gate.sdc " "Synopsys Design Constraints File file not found: 'Or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750825552221 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750825552221 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750825552222 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750825552222 ""}
-{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750825552223 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750825552223 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1750825552224 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750825552224 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750825552224 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750825552224 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750825552226 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750825552226 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750825552227 ""}
-{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750825552237 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750825552259 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750825552259 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750825552259 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750825552259 ""}
-{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750825552260 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750825552260 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750825552260 ""}
-{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750825552260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750825552260 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750825552260 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750825552260 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825552264 ""}
-{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750825552269 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750825552377 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825552405 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750825552407 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750825552489 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825552489 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750825552512 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750825552600 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750825552600 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750825552623 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1750825552623 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750825552623 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825552624 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750825552634 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750825552649 ""}
-{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750825552655 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/output_files/Or_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750825552704 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825552734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:25:52 2025 " "Processing ended: Wed Jun 25 12:25:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825552734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825552734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825552734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750825552734 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751260474621 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751260474622 ""}
+{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "or_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design or_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1751260474787 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751260474950 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751260474971 ""}
+{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751260475147 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751260475147 ""}
+{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751260475168 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "or_gate.sdc " "Synopsys Design Constraints File file not found: 'or_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751260475238 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751260475241 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1751260475244 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751260475247 ""}
+{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751260475250 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751260475250 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1751260475251 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751260475251 ""}
+{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751260475255 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751260475255 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751260475258 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751260475260 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1751260475264 ""}
+{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1751260475277 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1751260475298 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1751260475299 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1751260475299 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751260475299 ""}
+{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751260475301 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751260475301 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751260475301 ""}
+{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751260475301 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751260475301 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751260475301 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751260475301 ""}
+{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260475321 ""}
+{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751260475335 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751260475492 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260475529 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751260475538 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751260475620 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260475620 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751260475651 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751260475747 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751260475747 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751260475769 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1751260475769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751260475769 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260475770 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751260475784 ""}
+{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751260475800 ""}
+{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1751260475807 ""}
+{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/output_files/or_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751260475862 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260475894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:14:35 2025 " "Processing ended: Mon Jun 30 13:14:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260475894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260475894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260475894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751260475894 ""}
Index: gate-level-modeling/emago/not_gate/not_gate.qsf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 13:08:10  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Notes:\r\n#\r\n# 1) The default values for assignments are stored in the file:\r\n#\t\tnot_gate_assignment_defaults.qdf\r\n#    If this file doesn't exist, see file:\r\n#\t\tassignment_defaults.qdf\r\n#\r\n# 2) Intel recommends that you do not modify this file. This\r\n#    file is updated automatically by the Quartus Prime software\r\n#    and any changes you make may be lost or overwritten.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\n\r\nset_global_assignment -name FAMILY \"MAX V\"\r\nset_global_assignment -name DEVICE auto\r\nset_global_assignment -name TOP_LEVEL_ENTITY not_gate\r\nset_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0\r\nset_global_assignment -name PROJECT_CREATION_TIME_DATE \"13:08:10  JUNE 25, 2025\"\r\nset_global_assignment -name LAST_QUARTUS_VERSION \"24.1std.0 Lite Edition\"\r\nset_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files\r\nset_global_assignment -name EDA_SIMULATION_TOOL \"Questa Intel FPGA (Verilog)\"\r\nset_global_assignment -name EDA_TIME_SCALE \"1 ps\" -section_id eda_simulation\r\nset_global_assignment -name EDA_OUTPUT_DATA_FORMAT \"VERILOG HDL\" -section_id eda_simulation\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan\r\nset_global_assignment -name VERILOG_FILE not_gate.v
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/not_gate.qsf b/gate-level-modeling/emago/not_gate/not_gate.qsf
--- a/gate-level-modeling/emago/not_gate/not_gate.qsf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/not_gate.qsf	(date 1751261370459)
@@ -19,7 +19,7 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 13:08:10  June 25, 2025
+# Date created = 13:28:44  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 #
@@ -41,7 +41,7 @@
 set_global_assignment -name DEVICE auto
 set_global_assignment -name TOP_LEVEL_ENTITY not_gate
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
-set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:08:10  JUNE 25, 2025"
+set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:28:44  JUNE 30, 2025"
 set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
 set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
Index: gate-level-modeling/emago/not_gate/not_gate.qpf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 13:08:10  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\nQUARTUS_VERSION = \"24.1\"\r\nDATE = \"13:08:10  June 25, 2025\"\r\n\r\n# Revisions\r\n\r\nPROJECT_REVISION = \"not_gate\"\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/not_gate.qpf b/gate-level-modeling/emago/not_gate/not_gate.qpf
--- a/gate-level-modeling/emago/not_gate/not_gate.qpf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/not_gate.qpf	(date 1751261323989)
@@ -19,12 +19,12 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 13:08:10  June 25, 2025
+# Date created = 13:28:43  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 
 QUARTUS_VERSION = "24.1"
-DATE = "13:08:10  June 25, 2025"
+DATE = "13:28:43  June 30, 2025"
 
 # Revisions
 
Index: gate-level-modeling/emago/not_gate/not_gate.v
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>//-----------------------------------------------------\r\n// Laboratory Experiment 001\r\n// Design Name : not_gate\r\n// File Name : not_gate.v\r\n// Function : Implement NOT logic gate\r\n// Designer: Ernie Mago\r\n// Period: Term 3 AY24-25\r\n//-----------------------------------------------------\r\n\r\nmodule not_gate(\r\n  input A,\r\n  output C\r\n  );\r\n\r\n  // Gate type\r\n  not emago (C, A);\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/not_gate.v b/gate-level-modeling/emago/not_gate/not_gate.v
--- a/gate-level-modeling/emago/not_gate/not_gate.v	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/not_gate.v	(date 1751261507975)
@@ -11,7 +11,7 @@
   input A,
   output C
   );
-
+  
   // Gate type
   not emago (C, A);
 
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.done
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Wed Jun 25 13:09:36 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.done b/gate-level-modeling/emago/not_gate/output_files/not_gate.done
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.done	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.done	(date 1751261555727)
@@ -1,1 +1,1 @@
-Wed Jun 25 13:09:36 2025
+Mon Jun 30 13:32:35 2025
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.asm.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Assembler report for not_gate\r\nWed Jun 25 13:09:25 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Assembler Summary\r\n  3. Assembler Settings\r\n  4. Assembler Generated Files\r\n  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.pof\r\n  6. Assembler Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------+\r\n; Assembler Summary                                             ;\r\n+-----------------------+---------------------------------------+\r\n; Assembler Status      ; Successful - Wed Jun 25 13:09:25 2025 ;\r\n; Revision Name         ; not_gate                              ;\r\n; Top-level Entity Name ; not_gate                              ;\r\n; Family                ; MAX V                                 ;\r\n; Device                ; 5M40ZM64C4                            ;\r\n+-----------------------+---------------------------------------+\r\n\r\n\r\n+----------------------------------+\r\n; Assembler Settings               ;\r\n+--------+---------+---------------+\r\n; Option ; Setting ; Default Value ;\r\n+--------+---------+---------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Generated Files                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; File Name                                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.pof ;\r\n+------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.pof ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; Option         ; Setting                                                                                                                   ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n; JTAG usercode  ; 0x00193337                                                                                                                ;\r\n; Checksum       ; 0x001935B7                                                                                                                ;\r\n+----------------+---------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------+\r\n; Assembler Messages ;\r\n+--------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Assembler\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 13:09:24 2025\r\nInfo: Command: quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (115031): Writing out detailed assembly data for power analysis\r\nInfo (115030): Assembler is generating device programming files\r\nInfo: Quartus Prime Assembler was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4686 megabytes\r\n    Info: Processing ended: Wed Jun 25 13:09:25 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.asm.rpt b/gate-level-modeling/emago/not_gate/output_files/not_gate.asm.rpt
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.asm.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.asm.rpt	(date 1751261544580)
@@ -1,5 +1,5 @@
 Assembler report for not_gate
-Wed Jun 25 13:09:25 2025
+Mon Jun 30 13:32:24 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -38,7 +38,7 @@
 +---------------------------------------------------------------+
 ; Assembler Summary                                             ;
 +-----------------------+---------------------------------------+
-; Assembler Status      ; Successful - Wed Jun 25 13:09:25 2025 ;
+; Assembler Status      ; Successful - Mon Jun 30 13:32:24 2025 ;
 ; Revision Name         ; not_gate                              ;
 ; Top-level Entity Name ; not_gate                              ;
 ; Family                ; MAX V                                 ;
@@ -78,14 +78,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Assembler
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 13:09:24 2025
+    Info: Processing started: Mon Jun 30 13:32:23 2025
 Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (115031): Writing out detailed assembly data for power analysis
 Info (115030): Assembler is generating device programming files
 Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4686 megabytes
-    Info: Processing ended: Wed Jun 25 13:09:25 2025
+    Info: Processing ended: Mon Jun 30 13:32:24 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.fit.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter report for not_gate\r\nWed Jun 25 13:09:23 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Fitter Summary\r\n  3. Fitter Settings\r\n  4. Parallel Compilation\r\n  5. Pin-Out File\r\n  6. Fitter Resource Usage Summary\r\n  7. Input Pins\r\n  8. Output Pins\r\n  9. I/O Bank Usage\r\n 10. All Package Pins\r\n 11. Output Pin Default Load For Reported TCO\r\n 12. I/O Assignment Warnings\r\n 13. Fitter Resource Utilization by Entity\r\n 14. Delay Chain Summary\r\n 15. Routing Usage Summary\r\n 16. Fitter Device Options\r\n 17. Fitter Messages\r\n 18. Fitter Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Summary                                                          ;\r\n+-----------------------+-------------------------------------------------+\r\n; Fitter Status         ; Successful - Wed Jun 25 13:09:23 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; not_gate                                        ;\r\n; Top-level Entity Name ; not_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n; Total logic elements  ; 0 / 40 ( 0 % )                                  ;\r\n; Total pins            ; 2 / 30 ( 7 % )                                  ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Settings                                                                                                                      ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Option                                                             ; Setting                        ; Default Value                  ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Device                                                             ; auto                           ;                                ;\r\n; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;\r\n; Use smart compilation                                              ; Off                            ; Off                            ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;\r\n; Enable compact report table                                        ; Off                            ; Off                            ;\r\n; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;\r\n; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;\r\n; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;\r\n; Always Enable Input Buffers                                        ; Off                            ; Off                            ;\r\n; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;\r\n; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;\r\n; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;\r\n; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;\r\n; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;\r\n; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;\r\n; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;\r\n; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;\r\n; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;\r\n; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;\r\n; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;\r\n; Slow Slew Rate                                                     ; Off                            ; Off                            ;\r\n; PCI I/O                                                            ; Off                            ; Off                            ;\r\n; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;\r\n; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;\r\n; Auto Delay Chains                                                  ; On                             ; On                             ;\r\n; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;\r\n; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;\r\n; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;\r\n; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;\r\n; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;\r\n; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;\r\n; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;\r\n; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;\r\n; Auto Register Duplication                                          ; Auto                           ; Auto                           ;\r\n; Auto Global Clock                                                  ; On                             ; On                             ;\r\n; Auto Global Register Control Signals                               ; On                             ; On                             ;\r\n; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+--------------+\r\n; Pin-Out File ;\r\n+--------------+\r\nThe pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.pin.\r\n\r\n\r\n+------------------------------------------------------------------+\r\n; Fitter Resource Usage Summary                                    ;\r\n+---------------------------------------------+--------------------+\r\n; Resource                                    ; Usage              ;\r\n+---------------------------------------------+--------------------+\r\n; Total logic elements                        ; 0 / 40 ( 0 % )     ;\r\n;     -- Combinational with no register       ; 0                  ;\r\n;     -- Register only                        ; 0                  ;\r\n;     -- Combinational with a register        ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic element usage by number of LUT inputs ;                    ;\r\n;     -- 4 input functions                    ; 0                  ;\r\n;     -- 3 input functions                    ; 0                  ;\r\n;     -- 2 input functions                    ; 0                  ;\r\n;     -- 1 input functions                    ; 0                  ;\r\n;     -- 0 input functions                    ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic elements by mode                      ;                    ;\r\n;     -- normal mode                          ; 0                  ;\r\n;     -- arithmetic mode                      ; 0                  ;\r\n;     -- qfbk mode                            ; 0                  ;\r\n;     -- register cascade mode                ; 0                  ;\r\n;     -- synchronous clear/load mode          ; 0                  ;\r\n;     -- asynchronous clear/load mode         ; 0                  ;\r\n;                                             ;                    ;\r\n; Total registers                             ; 0 / 40 ( 0 % )     ;\r\n; Total LABs                                  ; 0 / 4 ( 0 % )      ;\r\n; Logic elements in carry chains              ; 0                  ;\r\n; Virtual pins                                ; 0                  ;\r\n; I/O pins                                    ; 2 / 30 ( 7 % )     ;\r\n;     -- Clock pins                           ; 1 / 2 ( 50 % )     ;\r\n;                                             ;                    ;\r\n; UFM blocks                                  ; 0 / 1 ( 0 % )      ;\r\n;                                             ;                    ;\r\n;     -- Total Fixed Point DSP Blocks         ; 0                  ;\r\n;     -- Total Floating Point DSP Blocks      ; 0                  ;\r\n;                                             ;                    ;\r\n; Global signals                              ; 0                  ;\r\n;     -- Global clocks                        ; 0 / 4 ( 0 % )      ;\r\n; JTAGs                                       ; 0 / 1 ( 0 % )      ;\r\n; Average interconnect usage (total/H/V)      ; 0.1% / 0.0% / 0.2% ;\r\n; Peak interconnect usage (total/H/V)         ; 0.1% / 0.0% / 0.2% ;\r\n; Maximum fan-out                             ; 1                  ;\r\n; Highest non-global fan-out                  ; 1                  ;\r\n; Total fan-out                               ; 1                  ;\r\n; Average fan-out                             ; 0.50               ;\r\n+---------------------------------------------+--------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Input Pins                                                                                                                                                                                                                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; A    ; B7    ; 2        ; 8            ; 3            ; 1           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Output Pins                                                                                                                                                                                                                                                                                                            ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; C    ; D8    ; 2        ; 8            ; 2            ; 0           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n\r\n\r\n+-----------------------------------------------------------+\r\n; I/O Bank Usage                                            ;\r\n+----------+-----------------+---------------+--------------+\r\n; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;\r\n+----------+-----------------+---------------+--------------+\r\n; 1        ; 0 / 17 ( 0 % )  ; 3.3V          ; --           ;\r\n; 2        ; 2 / 13 ( 15 % ) ; 3.3V          ; --           ;\r\n+----------+-----------------+---------------+--------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; All Package Pins                                                                                                                             ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; A1       ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; A2       ; 80         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A3       ; 78         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A4       ; 76         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A6       ; 69         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A8       ; 58         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B2       ; 82         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; B3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B7       ; 54         ; 2        ; A              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; B8       ; 57         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C2       ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; C5       ; 70         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C6       ; 67         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C8       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D2       ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D6       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;\r\n; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D8       ; 50         ; 2        ; C              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; E1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E2       ; 8          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F1       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F3       ; 14         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F5       ; 33         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F6       ; 35         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F8       ; 43         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; G1       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G3       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G7       ; 37         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; G8       ; 39         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H1       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H2       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H3       ; 20         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H4       ; 22         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H5       ; 24         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H6       ; 26         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H7       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H8       ; 40         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\nNote: Pin directions (input, output or bidir) are based on device operating in user mode.\r\n\r\n\r\n+-------------------------------------------------------------+\r\n; Output Pin Default Load For Reported TCO                    ;\r\n+----------------------------+-------+------------------------+\r\n; I/O Standard               ; Load  ; Termination Resistance ;\r\n+----------------------------+-------+------------------------+\r\n; 3.3-V LVTTL                ; 10 pF ; Not Available          ;\r\n; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;\r\n; 2.5 V                      ; 10 pF ; Not Available          ;\r\n; 1.8 V                      ; 10 pF ; Not Available          ;\r\n; 1.5 V                      ; 10 pF ; Not Available          ;\r\n; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 1.2 V                      ; 10 pF ; Not Available          ;\r\n; LVDS_E_3R                  ; 10 pF ; Not Available          ;\r\n; RSDS_E_3R                  ; 10 pF ; Not Available          ;\r\n+----------------------------+-------+------------------------+\r\nNote: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.\r\n\r\n\r\n+----------------------------------------+\r\n; I/O Assignment Warnings                ;\r\n+----------+-----------------------------+\r\n; Pin Name ; Reason                      ;\r\n+----------+-----------------------------+\r\n; C        ; Missing location assignment ;\r\n; A        ; Missing location assignment ;\r\n+----------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Resource Utilization by Entity                                                                                                                                                                                              ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |not_gate                  ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |not_gate           ; not_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+---------------------------------+\r\n; Delay Chain Summary             ;\r\n+------+----------+---------------+\r\n; Name ; Pin Type ; Pad to Core 0 ;\r\n+------+----------+---------------+\r\n; C    ; Output   ; --            ;\r\n; A    ; Input    ; (1)           ;\r\n+------+----------+---------------+\r\n\r\n\r\n+-------------------------------------------+\r\n; Routing Usage Summary                     ;\r\n+-----------------------+-------------------+\r\n; Routing Resource Type ; Usage             ;\r\n+-----------------------+-------------------+\r\n; C4s                   ; 1 / 784 ( < 1 % ) ;\r\n; Direct links          ; 0 / 888 ( 0 % )   ;\r\n; Global clocks         ; 0 / 4 ( 0 % )     ;\r\n; LAB clocks            ; 0 / 32 ( 0 % )    ;\r\n; LUT chains            ; 0 / 216 ( 0 % )   ;\r\n; Local interconnects   ; 1 / 888 ( < 1 % ) ;\r\n; R4s                   ; 0 / 704 ( 0 % )   ;\r\n+-----------------------+-------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Device Options                                                   ;\r\n+----------------------------------------------+--------------------------+\r\n; Option                                       ; Setting                  ;\r\n+----------------------------------------------+--------------------------+\r\n; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;\r\n; Enable device-wide reset (DEV_CLRn)          ; Off                      ;\r\n; Enable device-wide output enable (DEV_OE)    ; Off                      ;\r\n; Enable INIT_DONE output                      ; Off                      ;\r\n; Configuration scheme                         ; Passive Serial           ;\r\n; Reserve all unused pins                      ; As output driving ground ;\r\n+----------------------------------------------+--------------------------+\r\n\r\n\r\n+-----------------+\r\n; Fitter Messages ;\r\n+-----------------+\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (119004): Automatically selected device 5M40ZM64C4 for design not_gate\r\nInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\r\nWarning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\r\nInfo (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\r\n    Info (176445): Device 5M80ZM64C4 is compatible\r\nCritical Warning (169085): No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332144): No user constrained base clocks found in the design\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\r\n    Info (332127): Assuming a default timing requirement\r\nInfo (332159): No clocks to report\r\nWarning (332068): No clocks defined in design.\r\nInfo (186079): Completed User Assigned Global Signals Promotion Operation\r\nInfo (186079): Completed Auto Global Promotion Operation\r\nInfo (176234): Starting register packing\r\nInfo (186468): Started processing fast register assignments\r\nInfo (186469): Finished processing fast register assignments\r\nInfo (176235): Finished register packing\r\nInfo (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\r\n    Info (176211): Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)\r\n        Info (176212): I/O standards used: 3.3-V LVTTL.\r\nInfo (176215): I/O bank details before I/O pin placement\r\n    Info (176214): Statistics of I/O banks\r\n        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\r\n        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\r\nInfo (171121): Fitter preparation operations ending: elapsed time is 00:00:00\r\nInfo (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\r\nInfo (170189): Fitter placement preparation operations beginning\r\nInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00\r\nInfo (170191): Fitter placement operations beginning\r\nInfo (170137): Fitter placement was successful\r\nInfo (170192): Fitter placement operations ending: elapsed time is 00:00:00\r\nInfo (170193): Fitter routing operations beginning\r\nInfo (170195): Router estimated average interconnect usage is 0% of the available device resources\r\n    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\r\nInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\r\n    Info (170201): Optimizations that may affect the design's routability were skipped\r\n    Info (170200): Optimizations that may affect the design's timing were skipped\r\nInfo (170194): Fitter routing operations ending: elapsed time is 00:00:00\r\nInfo (11888): Total time spent on timing analysis during the Fitter is 0.11 seconds.\r\nInfo (11218): Fitter post-fit operations ending: elapsed time is 00:00:00\r\nWarning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\r\nInfo (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg\r\nInfo: Quartus Prime Fitter was successful. 0 errors, 7 warnings\r\n    Info: Peak virtual memory: 5897 megabytes\r\n    Info: Processing ended: Wed Jun 25 13:09:23 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:02\r\n\r\n\r\n+----------------------------+\r\n; Fitter Suppressed Messages ;\r\n+----------------------------+\r\nThe suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg.\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.rpt b/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.rpt
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.rpt	(date 1751261542801)
@@ -1,5 +1,5 @@
 Fitter report for not_gate
-Wed Jun 25 13:09:23 2025
+Mon Jun 30 13:32:22 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -50,7 +50,7 @@
 +-------------------------------------------------------------------------+
 ; Fitter Summary                                                          ;
 +-----------------------+-------------------------------------------------+
-; Fitter Status         ; Successful - Wed Jun 25 13:09:23 2025           ;
+; Fitter Status         ; Successful - Mon Jun 30 13:32:22 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; not_gate                                        ;
 ; Top-level Entity Name ; not_gate                                        ;
@@ -412,8 +412,8 @@
 Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
 Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg
 Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
-    Info: Peak virtual memory: 5897 megabytes
-    Info: Processing ended: Wed Jun 25 13:09:23 2025
+    Info: Peak virtual memory: 5901 megabytes
+    Info: Processing ended: Mon Jun 30 13:32:22 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:02
 
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.eda.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>EDA Netlist Writer report for not_gate\r\nWed Jun 25 13:09:29 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. EDA Netlist Writer Summary\r\n  3. Simulation Settings\r\n  4. Simulation Generated Files\r\n  5. EDA Netlist Writer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------+\r\n; EDA Netlist Writer Summary                                        ;\r\n+---------------------------+---------------------------------------+\r\n; EDA Netlist Writer Status ; Successful - Wed Jun 25 13:09:29 2025 ;\r\n; Revision Name             ; not_gate                              ;\r\n; Top-level Entity Name     ; not_gate                              ;\r\n; Family                    ; MAX V                                 ;\r\n; Simulation Files Creation ; Successful                            ;\r\n+---------------------------+---------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Settings                                                                                                             ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Option                                                                                            ; Setting                     ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Tool Name                                                                                         ; Questa Intel FPGA (Verilog) ;\r\n; Generate functional simulation netlist                                                            ; On                          ;\r\n; Truncate long hierarchy paths                                                                     ; Off                         ;\r\n; Map illegal HDL characters                                                                        ; Off                         ;\r\n; Flatten buses into individual nodes                                                               ; Off                         ;\r\n; Maintain hierarchy                                                                                ; Off                         ;\r\n; Bring out device-wide set/reset signals as ports                                                  ; Off                         ;\r\n; Enable glitch filtering                                                                           ; Off                         ;\r\n; Do not write top level VHDL entity                                                                ; Off                         ;\r\n; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                         ;\r\n; Architecture name in VHDL output netlist                                                          ; structure                   ;\r\n; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                         ;\r\n; Generate third-party EDA tool command script for gate-level simulation                            ; Off                         ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Generated Files                                                                                           ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; Generated Files                                                                                                      ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/not_gate.vo ;\r\n+----------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------+\r\n; EDA Netlist Writer Messages ;\r\n+-----------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime EDA Netlist Writer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 13:09:28 2025\r\nInfo: Command: quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (204019): Generated file not_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/\" for EDA simulation tool\r\nInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4641 megabytes\r\n    Info: Processing ended: Wed Jun 25 13:09:29 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.eda.rpt b/gate-level-modeling/emago/not_gate/output_files/not_gate.eda.rpt
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.eda.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.eda.rpt	(date 1751261549453)
@@ -1,5 +1,5 @@
 EDA Netlist Writer report for not_gate
-Wed Jun 25 13:09:29 2025
+Mon Jun 30 13:32:28 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -37,7 +37,7 @@
 +-------------------------------------------------------------------+
 ; EDA Netlist Writer Summary                                        ;
 +---------------------------+---------------------------------------+
-; EDA Netlist Writer Status ; Successful - Wed Jun 25 13:09:29 2025 ;
+; EDA Netlist Writer Status ; Successful - Mon Jun 30 13:32:28 2025 ;
 ; Revision Name             ; not_gate                              ;
 ; Top-level Entity Name     ; not_gate                              ;
 ; Family                    ; MAX V                                 ;
@@ -81,14 +81,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime EDA Netlist Writer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 13:09:28 2025
+    Info: Processing started: Mon Jun 30 13:32:27 2025
 Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (204019): Generated file not_gate.vo in folder "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/" for EDA simulation tool
 Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4641 megabytes
-    Info: Processing ended: Wed Jun 25 13:09:29 2025
-    Info: Elapsed time: 00:00:01
+    Info: Processing ended: Mon Jun 30 13:32:29 2025
+    Info: Elapsed time: 00:00:02
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.fit.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter Status : Successful - Wed Jun 25 13:09:23 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : not_gate\r\nTop-level Entity Name : not_gate\r\nFamily : MAX V\r\nDevice : 5M40ZM64C4\r\nTiming Models : Final\r\nTotal logic elements : 0 / 40 ( 0 % )\r\nTotal pins : 2 / 30 ( 7 % )\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.summary b/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.summary
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.summary	(date 1751261542718)
@@ -1,4 +1,4 @@
-Fitter Status : Successful - Wed Jun 25 13:09:23 2025
+Fitter Status : Successful - Mon Jun 30 13:32:22 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : not_gate
 Top-level Entity Name : not_gate
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.flow.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Flow report for not_gate\r\nWed Jun 25 13:09:29 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Flow Summary\r\n  3. Flow Settings\r\n  4. Flow Non-Default Global Settings\r\n  5. Flow Elapsed Time\r\n  6. Flow OS Summary\r\n  7. Flow Log\r\n  8. Flow Messages\r\n  9. Flow Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Flow Summary                                                            ;\r\n+-----------------------+-------------------------------------------------+\r\n; Flow Status           ; Successful - Wed Jun 25 13:09:29 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; not_gate                                        ;\r\n; Top-level Entity Name ; not_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Total logic elements  ; 0 / 40 ( 0 % )                                  ;\r\n; Total pins            ; 2 / 30 ( 7 % )                                  ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------+\r\n; Flow Settings                           ;\r\n+-------------------+---------------------+\r\n; Option            ; Setting             ;\r\n+-------------------+---------------------+\r\n; Start date & time ; 06/25/2025 13:09:09 ;\r\n; Main task         ; Compilation         ;\r\n; Revision Name     ; not_gate            ;\r\n+-------------------+---------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Non-Default Global Settings                                                                                                    ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; COMPILER_SIGNATURE_ID           ; 264948484817235.175082814949836 ; --            ; --          ; --                                ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;\r\n; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;\r\n; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;\r\n; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;\r\n; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Elapsed Time                                                                                                        ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;\r\n; Fitter               ; 00:00:01     ; 1.0                     ; 5897 MB             ; 00:00:02                           ;\r\n; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;\r\n; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;\r\n; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;\r\n; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:31                           ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------+\r\n; Flow OS Summary                                                                    ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Analysis & Synthesis ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n\r\n\r\n------------\r\n; Flow Log ;\r\n------------\r\nquartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate\r\nquartus_fit --read_settings_files=off --write_settings_files=off not_gate -c not_gate\r\nquartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate\r\nquartus_sta not_gate -c not_gate\r\nquartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate\r\n\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.flow.rpt b/gate-level-modeling/emago/not_gate/output_files/not_gate.flow.rpt
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.flow.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.flow.rpt	(date 1751261549455)
@@ -1,5 +1,5 @@
 Flow report for not_gate
-Wed Jun 25 13:09:29 2025
+Mon Jun 30 13:32:28 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------+
 ; Flow Summary                                                            ;
 +-----------------------+-------------------------------------------------+
-; Flow Status           ; Successful - Wed Jun 25 13:09:29 2025           ;
+; Flow Status           ; Successful - Mon Jun 30 13:32:28 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; not_gate                                        ;
 ; Top-level Entity Name ; not_gate                                        ;
@@ -60,7 +60,7 @@
 +-------------------+---------------------+
 ; Option            ; Setting             ;
 +-------------------+---------------------+
-; Start date & time ; 06/25/2025 13:09:09 ;
+; Start date & time ; 06/30/2025 13:32:09 ;
 ; Main task         ; Compilation         ;
 ; Revision Name     ; not_gate            ;
 +-------------------+---------------------+
@@ -71,7 +71,7 @@
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
 ; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; COMPILER_SIGNATURE_ID           ; 264948484817235.175082814949836 ; --            ; --          ; --                                ;
+; COMPILER_SIGNATURE_ID           ; 156908582486355.175126152935904 ; --            ; --          ; --                                ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
@@ -88,12 +88,12 @@
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
-; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;
-; Fitter               ; 00:00:01     ; 1.0                     ; 5897 MB             ; 00:00:02                           ;
+; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4727 MB             ; 00:00:27                           ;
+; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
 ; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
 ; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;
 ; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
-; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:31                           ;
+; Total                ; 00:00:15     ; --                      ; --                  ; 00:00:32                           ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 
 
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.npp.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750303884933 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Netlist Viewers Preprocess Quartus Prime \" \"Running Quartus Prime Netlist Viewers Preprocess\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750303884934 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Thu Jun 19 11:31:24 2025 \" \"Processing started: Thu Jun 19 11:31:24 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750303884934 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750303884934 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_npp Or_gate -c Or_gate --netlist_type=sgate \" \"Command: quartus_npp Or_gate -c Or_gate --netlist_type=sgate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750303884934 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750303886167 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Netlist Viewers Preprocess 0 s 1  Quartus Prime \" \"Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4572 \" \"Peak virtual memory: 4572 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750303886178 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Thu Jun 19 11:31:26 2025 \" \"Processing ended: Thu Jun 19 11:31:26 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750303886178 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:02 \" \"Elapsed time: 00:00:02\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750303886178 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:00 \" \"Total CPU time (on all processors): 00:00:00\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750303886178 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750303886178 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.npp.qmsg b/gate-level-modeling/emago/Or_gate/db/Or_gate.npp.qmsg
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.npp.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.npp.qmsg	(date 1751260492725)
@@ -1,5 +1,5 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750303884933 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750303884934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 11:31:24 2025 " "Processing started: Thu Jun 19 11:31:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750303884934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750303884934 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Or_gate -c Or_gate --netlist_type=sgate " "Command: quartus_npp Or_gate -c Or_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750303884934 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1750303886167 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750303886178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 11:31:26 2025 " "Processing ended: Thu Jun 19 11:31:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750303886178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750303886178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750303886178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750303886178 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260492303 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260492304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:14:52 2025 " "Processing started: Mon Jun 30 13:14:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260492304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751260492304 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp or_gate -c or_gate --netlist_type=sgate " "Command: quartus_npp or_gate -c or_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751260492304 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751260492627 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260492643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:14:52 2025 " "Processing ended: Mon Jun 30 13:14:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260492643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260492643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260492643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751260492643 ""}
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.map.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis Status : Successful - Wed Jun 25 13:09:20 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : not_gate\r\nTop-level Entity Name : not_gate\r\nFamily : MAX V\r\nTotal logic elements : 0\r\nTotal pins : 2\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.map.summary b/gate-level-modeling/emago/not_gate/output_files/not_gate.map.summary
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.map.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.map.summary	(date 1751261540117)
@@ -1,4 +1,4 @@
-Analysis & Synthesis Status : Successful - Wed Jun 25 13:09:20 2025
+Analysis & Synthesis Status : Successful - Mon Jun 30 13:32:20 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : not_gate
 Top-level Entity Name : not_gate
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.map.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis report for not_gate\r\nWed Jun 25 13:09:20 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Analysis & Synthesis Summary\r\n  3. Analysis & Synthesis Settings\r\n  4. Parallel Compilation\r\n  5. Analysis & Synthesis Source Files Read\r\n  6. Analysis & Synthesis Resource Usage Summary\r\n  7. Analysis & Synthesis Resource Utilization by Entity\r\n  8. General Register Statistics\r\n  9. Analysis & Synthesis Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Summary                                                  ;\r\n+-----------------------------+-------------------------------------------------+\r\n; Analysis & Synthesis Status ; Successful - Wed Jun 25 13:09:20 2025           ;\r\n; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name               ; not_gate                                        ;\r\n; Top-level Entity Name       ; not_gate                                        ;\r\n; Family                      ; MAX V                                           ;\r\n; Total logic elements        ; 0                                               ;\r\n; Total pins                  ; 2                                               ;\r\n; Total virtual pins          ; 0                                               ;\r\n; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------------+-------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Settings                                                                              ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Option                                                           ; Setting            ; Default Value      ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Top-level entity name                                            ; not_gate           ; not_gate           ;\r\n; Family name                                                      ; MAX V              ; Cyclone V          ;\r\n; Use smart compilation                                            ; Off                ; Off                ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;\r\n; Enable compact report table                                      ; Off                ; Off                ;\r\n; Restructure Multiplexers                                         ; Auto               ; Auto               ;\r\n; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;\r\n; Preserve fewer node names                                        ; On                 ; On                 ;\r\n; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;\r\n; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;\r\n; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;\r\n; State Machine Processing                                         ; Auto               ; Auto               ;\r\n; Safe State Machine                                               ; Off                ; Off                ;\r\n; Extract Verilog State Machines                                   ; On                 ; On                 ;\r\n; Extract VHDL State Machines                                      ; On                 ; On                 ;\r\n; Ignore Verilog initial constructs                                ; Off                ; Off                ;\r\n; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;\r\n; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;\r\n; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;\r\n; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;\r\n; Parallel Synthesis                                               ; On                 ; On                 ;\r\n; NOT Gate Push-Back                                               ; On                 ; On                 ;\r\n; Power-Up Don't Care                                              ; On                 ; On                 ;\r\n; Remove Redundant Logic Cells                                     ; Off                ; Off                ;\r\n; Remove Duplicate Registers                                       ; On                 ; On                 ;\r\n; Ignore CARRY Buffers                                             ; Off                ; Off                ;\r\n; Ignore CASCADE Buffers                                           ; Off                ; Off                ;\r\n; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;\r\n; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;\r\n; Ignore LCELL Buffers                                             ; Off                ; Off                ;\r\n; Ignore SOFT Buffers                                              ; On                 ; On                 ;\r\n; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;\r\n; Optimization Technique                                           ; Balanced           ; Balanced           ;\r\n; Carry Chain Length                                               ; 70                 ; 70                 ;\r\n; Auto Carry Chains                                                ; On                 ; On                 ;\r\n; Auto Open-Drain Pins                                             ; On                 ; On                 ;\r\n; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;\r\n; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;\r\n; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;\r\n; Auto Clock Enable Replacement                                    ; On                 ; On                 ;\r\n; Allow Synchronous Control Signals                                ; On                 ; On                 ;\r\n; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;\r\n; Auto Resource Sharing                                            ; Off                ; Off                ;\r\n; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;\r\n; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;\r\n; Report Parameter Settings                                        ; On                 ; On                 ;\r\n; Report Source Assignments                                        ; On                 ; On                 ;\r\n; Report Connectivity Checks                                       ; On                 ; On                 ;\r\n; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;\r\n; Synchronization Register Chain Length                            ; 2                  ; 2                  ;\r\n; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;\r\n; HDL message level                                                ; Level2             ; Level2             ;\r\n; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;\r\n; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;\r\n; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;\r\n; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;\r\n; Clock MUX Protection                                             ; On                 ; On                 ;\r\n; Block Design Naming                                              ; Auto               ; Auto               ;\r\n; Synthesis Effort                                                 ; Auto               ; Auto               ;\r\n; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;\r\n; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;\r\n; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Source Files Read                                                                                                                                                    ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                      ; Library ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; not_gate.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/not_gate.v ;         ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n\r\n\r\n+-----------------------------------------------------+\r\n; Analysis & Synthesis Resource Usage Summary         ;\r\n+---------------------------------------------+-------+\r\n; Resource                                    ; Usage ;\r\n+---------------------------------------------+-------+\r\n; Total logic elements                        ; 0     ;\r\n;     -- Combinational with no register       ; 0     ;\r\n;     -- Register only                        ; 0     ;\r\n;     -- Combinational with a register        ; 0     ;\r\n;                                             ;       ;\r\n; Logic element usage by number of LUT inputs ;       ;\r\n;     -- 4 input functions                    ; 0     ;\r\n;     -- 3 input functions                    ; 0     ;\r\n;     -- 2 input functions                    ; 0     ;\r\n;     -- 1 input functions                    ; 0     ;\r\n;     -- 0 input functions                    ; 0     ;\r\n;                                             ;       ;\r\n; Logic elements by mode                      ;       ;\r\n;     -- normal mode                          ; 0     ;\r\n;     -- arithmetic mode                      ; 0     ;\r\n;     -- qfbk mode                            ; 0     ;\r\n;     -- register cascade mode                ; 0     ;\r\n;     -- synchronous clear/load mode          ; 0     ;\r\n;     -- asynchronous clear/load mode         ; 0     ;\r\n;                                             ;       ;\r\n; Total registers                             ; 0     ;\r\n; I/O pins                                    ; 2     ;\r\n; Maximum fan-out node                        ; A     ;\r\n; Maximum fan-out                             ; 1     ;\r\n; Total fan-out                               ; 1     ;\r\n; Average fan-out                             ; 0.50  ;\r\n+---------------------------------------------+-------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |not_gate                  ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |not_gate           ; not_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+------------------------------------------------------+\r\n; General Register Statistics                          ;\r\n+----------------------------------------------+-------+\r\n; Statistic                                    ; Value ;\r\n+----------------------------------------------+-------+\r\n; Total registers                              ; 0     ;\r\n; Number of registers using Synchronous Clear  ; 0     ;\r\n; Number of registers using Synchronous Load   ; 0     ;\r\n; Number of registers using Asynchronous Clear ; 0     ;\r\n; Number of registers using Asynchronous Load  ; 0     ;\r\n; Number of registers using Clock Enable       ; 0     ;\r\n; Number of registers using Preset             ; 0     ;\r\n+----------------------------------------------+-------+\r\n\r\n\r\n+-------------------------------+\r\n; Analysis & Synthesis Messages ;\r\n+-------------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 13:09:08 2025\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file not_gate.v\r\n    Info (12023): Found entity 1: not_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/not_gate.v Line: 10\r\nInfo (12127): Elaborating entity \"not_gate\" for the top level hierarchy\r\nInfo (21057): Implemented 2 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 1 input pins\r\n    Info (21059): Implemented 1 output pins\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4722 megabytes\r\n    Info: Processing ended: Wed Jun 25 13:09:20 2025\r\n    Info: Elapsed time: 00:00:12\r\n    Info: Total CPU time (on all processors): 00:00:26\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.map.rpt b/gate-level-modeling/emago/not_gate/output_files/not_gate.map.rpt
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.map.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.map.rpt	(date 1751261540177)
@@ -1,5 +1,5 @@
 Analysis & Synthesis report for not_gate
-Wed Jun 25 13:09:20 2025
+Mon Jun 30 13:32:20 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------------+
 ; Analysis & Synthesis Summary                                                  ;
 +-----------------------------+-------------------------------------------------+
-; Analysis & Synthesis Status ; Successful - Wed Jun 25 13:09:20 2025           ;
+; Analysis & Synthesis Status ; Successful - Mon Jun 30 13:32:20 2025           ;
 ; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name               ; not_gate                                        ;
 ; Top-level Entity Name       ; not_gate                                        ;
@@ -213,7 +213,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Analysis & Synthesis
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 13:09:08 2025
+    Info: Processing started: Mon Jun 30 13:32:09 2025
 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
@@ -224,9 +224,9 @@
     Info (21058): Implemented 1 input pins
     Info (21059): Implemented 1 output pins
 Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
-    Info: Peak virtual memory: 4722 megabytes
-    Info: Processing ended: Wed Jun 25 13:09:20 2025
-    Info: Elapsed time: 00:00:12
-    Info: Total CPU time (on all processors): 00:00:26
+    Info: Peak virtual memory: 4727 megabytes
+    Info: Processing ended: Mon Jun 30 13:32:20 2025
+    Info: Elapsed time: 00:00:11
+    Info: Total CPU time (on all processors): 00:00:27
 
 
Index: gate-level-modeling/emago/Or_gate/simulation/questa/Or_gate.vo
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>// Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n// Your use of Altera Corporation's design tools, logic functions \r\n// and other software and tools, and any partner logic \r\n// functions, and any output files from any of the foregoing \r\n// (including device programming or simulation files), and any \r\n// associated documentation or information are expressly subject \r\n// to the terms and conditions of the Altera Program License \r\n// Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n// the Altera IP License Agreement, or other applicable license\r\n// agreement, including, without limitation, that your use is for\r\n// the sole purpose of programming logic devices manufactured by\r\n// Altera and sold by Altera or its authorized distributors.  Please\r\n// refer to the Altera Software License Subscription Agreements \r\n// on the Quartus Prime software download page.\r\n\r\n// VENDOR \"Altera\"\r\n// PROGRAM \"Quartus Prime\"\r\n// VERSION \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\"\r\n\r\n// DATE \"06/25/2025 12:25:58\"\r\n\r\n// \r\n// Device: Altera 5M40ZM64C4 Package MBGA64\r\n// \r\n\r\n// \r\n// This Verilog file should be used for Questa Intel FPGA (Verilog) only\r\n// \r\n\r\n`timescale 1 ps/ 1 ps\r\n\r\nmodule Or_gate (\r\n\tA,\r\n\tB,\r\n\tC);\r\ninput \tA;\r\ninput \tB;\r\noutput \tC;\r\n\r\n// Design Ports Information\r\n\r\n\r\nwire gnd;\r\nwire vcc;\r\nwire unknown;\r\n\r\nassign gnd = 1'b0;\r\nassign vcc = 1'b1;\r\nassign unknown = 1'bx;\r\n\r\ntri1 devclrn;\r\ntri1 devpor;\r\ntri1 devoe;\r\nwire \\A~combout ;\r\nwire \\B~combout ;\r\nwire \\emago~combout ;\r\n\r\n\r\n// Location: PIN_F3,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\A~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\A~combout ),\r\n\t.padio(A));\r\n// synopsys translate_off\r\ndefparam \\A~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_E2,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\B~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\B~combout ),\r\n\t.padio(B));\r\n// synopsys translate_off\r\ndefparam \\B~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: LC_X2_Y2_N5\r\nmaxv_lcell emago(\r\n// Equation(s):\r\n// \\emago~combout  = ((\\A~combout ) # ((\\B~combout )))\r\n\r\n\t.clk(gnd),\r\n\t.dataa(vcc),\r\n\t.datab(\\A~combout ),\r\n\t.datac(vcc),\r\n\t.datad(\\B~combout ),\r\n\t.aclr(gnd),\r\n\t.aload(gnd),\r\n\t.sclr(gnd),\r\n\t.sload(gnd),\r\n\t.ena(vcc),\r\n\t.cin(gnd),\r\n\t.cin0(gnd),\r\n\t.cin1(vcc),\r\n\t.inverta(gnd),\r\n\t.regcascin(gnd),\r\n\t.devclrn(devclrn),\r\n\t.devpor(devpor),\r\n\t.combout(\\emago~combout ),\r\n\t.regout(),\r\n\t.cout(),\r\n\t.cout0(),\r\n\t.cout1());\r\n// synopsys translate_off\r\ndefparam emago.lut_mask = \"ffcc\";\r\ndefparam emago.operation_mode = \"normal\";\r\ndefparam emago.output_mode = \"comb_only\";\r\ndefparam emago.register_cascade_mode = \"off\";\r\ndefparam emago.sum_lutc_input = \"datac\";\r\ndefparam emago.synch_mode = \"off\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_F8,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: 16mA\r\nmaxv_io \\C~I (\r\n\t.datain(\\emago~combout ),\r\n\t.oe(vcc),\r\n\t.combout(),\r\n\t.padio(C));\r\n// synopsys translate_off\r\ndefparam \\C~I .operation_mode = \"output\";\r\n// synopsys translate_on\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/simulation/questa/Or_gate.vo b/gate-level-modeling/emago/Or_gate/simulation/questa/Or_gate.vo
--- a/gate-level-modeling/emago/Or_gate/simulation/questa/Or_gate.vo	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/simulation/questa/Or_gate.vo	(date 1751260482149)
@@ -17,7 +17,7 @@
 // PROGRAM "Quartus Prime"
 // VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"
 
-// DATE "06/25/2025 12:25:58"
+// DATE "06/30/2025 13:14:42"
 
 // 
 // Device: Altera 5M40ZM64C4 Package MBGA64
@@ -29,7 +29,7 @@
 
 `timescale 1 ps/ 1 ps
 
-module Or_gate (
+module or_gate (
 	A,
 	B,
 	C);
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.eda.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750825558312 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"EDA Netlist Writer Quartus Prime \" \"Running Quartus Prime EDA Netlist Writer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750825558312 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:25:58 2025 \" \"Processing started: Wed Jun 25 12:25:58 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825558312 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750825558312 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate \" \"Command: quartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750825558313 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"EDA Netlist Writer\" 0 -1 1750825558864 \"\"}\r\n{ \"Info\" \"IWSC_DONE_HDL_GENERATION\" \"Or_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/ simulation \" \"Generated file Or_gate.vo in folder \\\"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/\\\" for EDA simulation tool\" {  } {  } 0 204019 \"Generated file %1!s! in folder \\\"%2!s!\\\" for EDA %3!s! tool\" 0 0 \"EDA Netlist Writer\" 0 -1 1750825558918 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"EDA Netlist Writer 0 s 1  Quartus Prime \" \"Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4641 \" \"Peak virtual memory: 4641 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825558946 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:25:58 2025 \" \"Processing ended: Wed Jun 25 12:25:58 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825558946 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:00 \" \"Elapsed time: 00:00:00\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825558946 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825558946 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750825558946 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.eda.qmsg b/gate-level-modeling/emago/Or_gate/db/Or_gate.eda.qmsg
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.eda.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.eda.qmsg	(date 1751260482196)
@@ -1,6 +1,6 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750825558312 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750825558312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:25:58 2025 " "Processing started: Wed Jun 25 12:25:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750825558312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750825558312 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750825558313 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750825558864 ""}
-{ "Info" "IWSC_DONE_HDL_GENERATION" "Or_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/ simulation " "Generated file Or_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750825558918 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825558946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:25:58 2025 " "Processing ended: Wed Jun 25 12:25:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825558946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825558946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825558946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750825558946 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260481468 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260481469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:14:41 2025 " "Processing started: Mon Jun 30 13:14:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260481469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751260481469 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off or_gate -c or_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off or_gate -c or_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751260481469 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1751260482096 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "or_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/simulation/questa/ simulation " "Generated file or_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751260482151 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260482182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:14:42 2025 " "Processing ended: Mon Jun 30 13:14:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260482182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260482182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260482182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751260482182 ""}
Index: gate-level-modeling/emago/Or_gate/db/Or_gate.tmw_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>start_full_compilation:s:00:00:21\r\nstart_analysis_synthesis:s:00:00:12-start_full_compilation\r\nstart_analysis_elaboration:s-start_full_compilation\r\nstart_fitter:s:00:00:03-start_full_compilation\r\nstart_assembler:s:00:00:02-start_full_compilation\r\nstart_timing_analyzer:s:00:00:02-start_full_compilation\r\nstart_eda_netlist_writer:s:00:00:02-start_full_compilation\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/db/Or_gate.tmw_info b/gate-level-modeling/emago/Or_gate/db/Or_gate.tmw_info
--- a/gate-level-modeling/emago/Or_gate/db/Or_gate.tmw_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/db/Or_gate.tmw_info	(date 1751260532994)
@@ -1,7 +1,7 @@
-start_full_compilation:s:00:00:21
-start_analysis_synthesis:s:00:00:12-start_full_compilation
+start_full_compilation:s:00:00:22
+start_analysis_synthesis:s:00:00:11-start_full_compilation
 start_analysis_elaboration:s-start_full_compilation
-start_fitter:s:00:00:03-start_full_compilation
+start_fitter:s:00:00:05-start_full_compilation
 start_assembler:s:00:00:02-start_full_compilation
 start_timing_analyzer:s:00:00:02-start_full_compilation
 start_eda_netlist_writer:s:00:00:02-start_full_compilation
Index: gate-level-modeling/emago/not_gate/output_files/not_gate.sta.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Timing Analyzer report for not_gate\r\nWed Jun 25 13:09:27 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Timing Analyzer Summary\r\n  3. Parallel Compilation\r\n  4. Clocks\r\n  5. Fmax Summary\r\n  6. Setup Summary\r\n  7. Hold Summary\r\n  8. Recovery Summary\r\n  9. Removal Summary\r\n 10. Minimum Pulse Width Summary\r\n 11. Clock Transfers\r\n 12. Report TCCS\r\n 13. Report RSKM\r\n 14. Unconstrained Paths Summary\r\n 15. Unconstrained Input Ports\r\n 16. Unconstrained Output Ports\r\n 17. Unconstrained Input Ports\r\n 18. Unconstrained Output Ports\r\n 19. Timing Analyzer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------------------------+\r\n; Timing Analyzer Summary                                                         ;\r\n+-----------------------+---------------------------------------------------------+\r\n; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Timing Analyzer       ; Legacy Timing Analyzer                                  ;\r\n; Revision Name         ; not_gate                                                ;\r\n; Device Family         ; MAX V                                                   ;\r\n; Device Name           ; 5M40ZM64C4                                              ;\r\n; Timing Models         ; Final                                                   ;\r\n; Delay Model           ; Slow Model                                              ;\r\n; Rise/Fall Delays      ; Unavailable                                             ;\r\n+-----------------------+---------------------------------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n----------\r\n; Clocks ;\r\n----------\r\nNo clocks to report.\r\n\r\n\r\n----------------\r\n; Fmax Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n-----------------\r\n; Setup Summary ;\r\n-----------------\r\nNo paths to report.\r\n\r\n\r\n----------------\r\n; Hold Summary ;\r\n----------------\r\nNo paths to report.\r\n\r\n\r\n--------------------\r\n; Recovery Summary ;\r\n--------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Removal Summary ;\r\n-------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------------------\r\n; Minimum Pulse Width Summary ;\r\n-------------------------------\r\nNo paths to report.\r\n\r\n\r\n-------------------\r\n; Clock Transfers ;\r\n-------------------\r\nNothing to report.\r\n\r\n\r\n---------------\r\n; Report TCCS ;\r\n---------------\r\nNo dedicated SERDES Transmitter circuitry present in device or used in design\r\n\r\n\r\n---------------\r\n; Report RSKM ;\r\n---------------\r\nNo non-DPA dedicated SERDES Receiver circuitry present in device or used in design\r\n\r\n\r\n+------------------------------------------------+\r\n; Unconstrained Paths Summary                    ;\r\n+---------------------------------+-------+------+\r\n; Property                        ; Setup ; Hold ;\r\n+---------------------------------+-------+------+\r\n; Illegal Clocks                  ; 0     ; 0    ;\r\n; Unconstrained Clocks            ; 0     ; 0    ;\r\n; Unconstrained Input Ports       ; 1     ; 1    ;\r\n; Unconstrained Input Port Paths  ; 1     ; 1    ;\r\n; Unconstrained Output Ports      ; 1     ; 1    ;\r\n; Unconstrained Output Port Paths ; 1     ; 1    ;\r\n+---------------------------------+-------+------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------+\r\n; Unconstrained Input Ports                                                                         ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; Input Port ; Comment                                                                              ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+------------+--------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------------------------------------------------------------------+\r\n; Unconstrained Output Ports                                                                          ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; Output Port ; Comment                                                                               ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;\r\n+-------------+---------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------------+\r\n; Timing Analyzer Messages ;\r\n+--------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Timing Analyzer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 13:09:26 2025\r\nInfo: Command: quartus_sta not_gate -c not_gate\r\nInfo: qsta_default_script.tcl version: #1\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (334003): Started post-fitting delay annotation\r\nInfo (334004): Delay annotation completed successfully\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON\r\nInfo (332159): No clocks to report\r\nInfo (332140): No fmax paths to report\r\nInfo: Can't run Report Timing Closure Recommendations. The current device family is not supported.\r\nInfo (332140): No Setup paths to report\r\nInfo (332140): No Hold paths to report\r\nInfo (332140): No Recovery paths to report\r\nInfo (332140): No Removal paths to report\r\nInfo (332140): No Minimum Pulse Width paths to report\r\nInfo (332001): The selected device family is not supported by the report_metastability command.\r\nInfo (332102): Design is not fully constrained for setup requirements\r\nInfo (332102): Design is not fully constrained for hold requirements\r\nInfo: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings\r\n    Info: Peak virtual memory: 4697 megabytes\r\n    Info: Processing ended: Wed Jun 25 13:09:27 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/output_files/not_gate.sta.rpt b/gate-level-modeling/emago/not_gate/output_files/not_gate.sta.rpt
--- a/gate-level-modeling/emago/not_gate/output_files/not_gate.sta.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/output_files/not_gate.sta.rpt	(date 1751261546683)
@@ -1,5 +1,5 @@
 Timing Analyzer report for not_gate
-Wed Jun 25 13:09:27 2025
+Mon Jun 30 13:32:26 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -194,7 +194,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Timing Analyzer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 13:09:26 2025
+    Info: Processing started: Mon Jun 30 13:32:25 2025
 Info: Command: quartus_sta not_gate -c not_gate
 Info: qsta_default_script.tcl version: #1
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
@@ -219,7 +219,7 @@
 Info (332102): Design is not fully constrained for hold requirements
 Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
     Info: Peak virtual memory: 4697 megabytes
-    Info: Processing ended: Wed Jun 25 13:09:27 2025
+    Info: Processing ended: Mon Jun 30 13:32:26 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.done
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Wed Jun 25 12:25:59 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.done b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.done
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.done	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.done	(date 1751260493259)
@@ -1,1 +1,1 @@
-Wed Jun 25 12:25:59 2025
+Mon Jun 30 13:14:53 2025
Index: gate-level-modeling/emago/Or_gate/output_files/Or_gate.eda.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>EDA Netlist Writer report for Or_gate\r\nWed Jun 25 12:25:58 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. EDA Netlist Writer Summary\r\n  3. Simulation Settings\r\n  4. Simulation Generated Files\r\n  5. EDA Netlist Writer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------+\r\n; EDA Netlist Writer Summary                                        ;\r\n+---------------------------+---------------------------------------+\r\n; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:25:58 2025 ;\r\n; Revision Name             ; Or_gate                               ;\r\n; Top-level Entity Name     ; Or_gate                               ;\r\n; Family                    ; MAX V                                 ;\r\n; Simulation Files Creation ; Successful                            ;\r\n+---------------------------+---------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Settings                                                                                                             ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Option                                                                                            ; Setting                     ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Tool Name                                                                                         ; Questa Intel FPGA (Verilog) ;\r\n; Generate functional simulation netlist                                                            ; On                          ;\r\n; Truncate long hierarchy paths                                                                     ; Off                         ;\r\n; Map illegal HDL characters                                                                        ; Off                         ;\r\n; Flatten buses into individual nodes                                                               ; Off                         ;\r\n; Maintain hierarchy                                                                                ; Off                         ;\r\n; Bring out device-wide set/reset signals as ports                                                  ; Off                         ;\r\n; Enable glitch filtering                                                                           ; Off                         ;\r\n; Do not write top level VHDL entity                                                                ; Off                         ;\r\n; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                         ;\r\n; Architecture name in VHDL output netlist                                                          ; structure                   ;\r\n; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                         ;\r\n; Generate third-party EDA tool command script for gate-level simulation                            ; Off                         ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Generated Files                                                                                         ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; Generated Files                                                                                                    ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/Or_gate.vo ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------+\r\n; EDA Netlist Writer Messages ;\r\n+-----------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime EDA Netlist Writer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:25:58 2025\r\nInfo: Command: quartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (204019): Generated file Or_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/\" for EDA simulation tool\r\nInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4641 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:25:58 2025\r\n    Info: Elapsed time: 00:00:00\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.eda.rpt b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.eda.rpt
--- a/gate-level-modeling/emago/Or_gate/output_files/Or_gate.eda.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/Or_gate/output_files/Or_gate.eda.rpt	(date 1751260482210)
@@ -1,5 +1,5 @@
-EDA Netlist Writer report for Or_gate
-Wed Jun 25 12:25:58 2025
+EDA Netlist Writer report for or_gate
+Mon Jun 30 13:14:42 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -37,9 +37,9 @@
 +-------------------------------------------------------------------+
 ; EDA Netlist Writer Summary                                        ;
 +---------------------------+---------------------------------------+
-; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:25:58 2025 ;
-; Revision Name             ; Or_gate                               ;
-; Top-level Entity Name     ; Or_gate                               ;
+; EDA Netlist Writer Status ; Successful - Mon Jun 30 13:14:42 2025 ;
+; Revision Name             ; or_gate                               ;
+; Top-level Entity Name     ; or_gate                               ;
 ; Family                    ; MAX V                                 ;
 ; Simulation Files Creation ; Successful                            ;
 +---------------------------+---------------------------------------+
@@ -71,7 +71,7 @@
 +--------------------------------------------------------------------------------------------------------------------+
 ; Generated Files                                                                                                    ;
 +--------------------------------------------------------------------------------------------------------------------+
-; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/Or_gate.vo ;
+; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/simulation/questa/or_gate.vo ;
 +--------------------------------------------------------------------------------------------------------------------+
 
 
@@ -81,14 +81,14 @@
 Info: *******************************************************************
 Info: Running Quartus Prime EDA Netlist Writer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:25:58 2025
-Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Or_gate -c Or_gate
+    Info: Processing started: Mon Jun 30 13:14:41 2025
+Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off or_gate -c or_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
-Info (204019): Generated file Or_gate.vo in folder "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/Or_gate/simulation/questa/" for EDA simulation tool
+Info (204019): Generated file or_gate.vo in folder "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/or_gate/simulation/questa/" for EDA simulation tool
 Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4641 megabytes
-    Info: Processing ended: Wed Jun 25 12:25:58 2025
-    Info: Elapsed time: 00:00:00
+    Info: Processing ended: Mon Jun 30 13:14:42 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/not_gate/simulation/questa/not_gate.vo
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>// Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n// Your use of Altera Corporation's design tools, logic functions \r\n// and other software and tools, and any partner logic \r\n// functions, and any output files from any of the foregoing \r\n// (including device programming or simulation files), and any \r\n// associated documentation or information are expressly subject \r\n// to the terms and conditions of the Altera Program License \r\n// Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n// the Altera IP License Agreement, or other applicable license\r\n// agreement, including, without limitation, that your use is for\r\n// the sole purpose of programming logic devices manufactured by\r\n// Altera and sold by Altera or its authorized distributors.  Please\r\n// refer to the Altera Software License Subscription Agreements \r\n// on the Quartus Prime software download page.\r\n\r\n// VENDOR \"Altera\"\r\n// PROGRAM \"Quartus Prime\"\r\n// VERSION \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\"\r\n\r\n// DATE \"06/25/2025 13:09:29\"\r\n\r\n// \r\n// Device: Altera 5M40ZM64C4 Package MBGA64\r\n// \r\n\r\n// \r\n// This Verilog file should be used for Questa Intel FPGA (Verilog) only\r\n// \r\n\r\n`timescale 1 ps/ 1 ps\r\n\r\nmodule not_gate (\r\n\tA,\r\n\tC);\r\ninput \tA;\r\noutput \tC;\r\n\r\n// Design Ports Information\r\n\r\n\r\nwire gnd;\r\nwire vcc;\r\nwire unknown;\r\n\r\nassign gnd = 1'b0;\r\nassign vcc = 1'b1;\r\nassign unknown = 1'bx;\r\n\r\ntri1 devclrn;\r\ntri1 devpor;\r\ntri1 devoe;\r\nwire \\A~combout ;\r\n\r\n\r\n// Location: PIN_B7,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: Default\r\nmaxv_io \\A~I (\r\n\t.datain(gnd),\r\n\t.oe(gnd),\r\n\t.combout(\\A~combout ),\r\n\t.padio(A));\r\n// synopsys translate_off\r\ndefparam \\A~I .operation_mode = \"input\";\r\n// synopsys translate_on\r\n\r\n// Location: PIN_D8,\t I/O Standard: 3.3-V LVTTL,\t Current Strength: 16mA\r\nmaxv_io \\C~I (\r\n\t.datain(!\\A~combout ),\r\n\t.oe(vcc),\r\n\t.combout(),\r\n\t.padio(C));\r\n// synopsys translate_off\r\ndefparam \\C~I .operation_mode = \"output\";\r\n// synopsys translate_on\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/simulation/questa/not_gate.vo b/gate-level-modeling/emago/not_gate/simulation/questa/not_gate.vo
--- a/gate-level-modeling/emago/not_gate/simulation/questa/not_gate.vo	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/simulation/questa/not_gate.vo	(date 1751261548389)
@@ -17,7 +17,7 @@
 // PROGRAM "Quartus Prime"
 // VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"
 
-// DATE "06/25/2025 13:09:29"
+// DATE "06/30/2025 13:32:28"
 
 // 
 // Device: Altera 5M40ZM64C4 Package MBGA64
Index: gate-level-modeling/emago/and_gate/and_gate.qpf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:32:10  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\nQUARTUS_VERSION = \"24.1\"\r\nDATE = \"12:32:10  June 25, 2025\"\r\n\r\n# Revisions\r\n\r\nPROJECT_REVISION = \"and_gate\"\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/and_gate.qpf b/gate-level-modeling/emago/and_gate/and_gate.qpf
--- a/gate-level-modeling/emago/and_gate/and_gate.qpf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/and_gate.qpf	(date 1751260560679)
@@ -19,12 +19,12 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:32:10  June 25, 2025
+# Date created = 13:16:00  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 
 QUARTUS_VERSION = "24.1"
-DATE = "12:32:10  June 25, 2025"
+DATE = "13:16:00  June 30, 2025"
 
 # Revisions
 
Index: gate-level-modeling/emago/and_gate/db/and_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:32:10 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.db_info b/gate-level-modeling/emago/and_gate/db/and_gate.db_info
--- a/gate-level-modeling/emago/and_gate/db/and_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.db_info	(date 1751260560941)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:32:10 2025
+Creation_Time = Mon Jun 30 13:16:00 2025
Index: gate-level-modeling/emago/not_gate/incremental_db/compiled_partitions/not_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 13:09:20 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/incremental_db/compiled_partitions/not_gate.db_info b/gate-level-modeling/emago/not_gate/incremental_db/compiled_partitions/not_gate.db_info
--- a/gate-level-modeling/emago/not_gate/incremental_db/compiled_partitions/not_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/incremental_db/compiled_partitions/not_gate.db_info	(date 1751261519037)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 13:09:20 2025
+Creation_Time = Mon Jun 30 13:31:59 2025
Index: gate-level-modeling/emago/and_gate/and_gate.qsf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:32:10  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Notes:\r\n#\r\n# 1) The default values for assignments are stored in the file:\r\n#\t\tand_gate_assignment_defaults.qdf\r\n#    If this file doesn't exist, see file:\r\n#\t\tassignment_defaults.qdf\r\n#\r\n# 2) Intel recommends that you do not modify this file. This\r\n#    file is updated automatically by the Quartus Prime software\r\n#    and any changes you make may be lost or overwritten.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\n\r\nset_global_assignment -name FAMILY \"MAX V\"\r\nset_global_assignment -name DEVICE auto\r\nset_global_assignment -name TOP_LEVEL_ENTITY and_gate\r\nset_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0\r\nset_global_assignment -name PROJECT_CREATION_TIME_DATE \"12:32:10  JUNE 25, 2025\"\r\nset_global_assignment -name LAST_QUARTUS_VERSION \"24.1std.0 Lite Edition\"\r\nset_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files\r\nset_global_assignment -name EDA_SIMULATION_TOOL \"Questa Intel FPGA (Verilog)\"\r\nset_global_assignment -name EDA_TIME_SCALE \"1 ps\" -section_id eda_simulation\r\nset_global_assignment -name EDA_OUTPUT_DATA_FORMAT \"VERILOG HDL\" -section_id eda_simulation\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan\r\nset_global_assignment -name VERILOG_FILE and_gate.v
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/and_gate.qsf b/gate-level-modeling/emago/and_gate/and_gate.qsf
--- a/gate-level-modeling/emago/and_gate/and_gate.qsf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/and_gate.qsf	(date 1751260679307)
@@ -19,7 +19,7 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:32:10  June 25, 2025
+# Date created = 13:16:00  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 #
@@ -41,7 +41,7 @@
 set_global_assignment -name DEVICE auto
 set_global_assignment -name TOP_LEVEL_ENTITY and_gate
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
-set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:32:10  JUNE 25, 2025"
+set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:16:00  JUNE 30, 2025"
 set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
 set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
Index: gate-level-modeling/emago/not_gate/db/not_gate.asm.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750828164888 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Assembler Quartus Prime \" \"Running Quartus Prime Assembler\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750828164889 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 13:09:24 2025 \" \"Processing started: Wed Jun 25 13:09:24 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828164889 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Assembler\" 0 -1 1750828164889 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate \" \"Command: quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Assembler\" 0 -1 1750828164889 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Assembler\" 0 -1 1750828165391 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_POWER_DATA\" \"\" \"Writing out detailed assembly data for power analysis\" {  } {  } 0 115031 \"Writing out detailed assembly data for power analysis\" 0 0 \"Assembler\" 0 -1 1750828165409 \"\"}\r\n{ \"Info\" \"IASM_ASM_GENERATING_PROGRAMMING_FILES\" \"\" \"Assembler is generating device programming files\" {  } {  } 0 115030 \"Assembler is generating device programming files\" 0 0 \"Assembler\" 0 -1 1750828165413 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Assembler 0 s 1  Quartus Prime \" \"Quartus Prime Assembler was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4686 \" \"Peak virtual memory: 4686 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750828165563 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 13:09:25 2025 \" \"Processing ended: Wed Jun 25 13:09:25 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828165563 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828165563 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750828165563 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Assembler\" 0 -1 1750828165563 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.asm.qmsg b/gate-level-modeling/emago/not_gate/db/not_gate.asm.qmsg
--- a/gate-level-modeling/emago/not_gate/db/not_gate.asm.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.asm.qmsg	(date 1751261544563)
@@ -1,7 +1,7 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750828164888 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750828164889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 13:09:24 2025 " "Processing started: Wed Jun 25 13:09:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750828164889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750828164889 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750828164889 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750828165391 ""}
-{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1750828165409 ""}
-{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750828165413 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750828165563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 13:09:25 2025 " "Processing ended: Wed Jun 25 13:09:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750828165563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750828165563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750828165563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750828165563 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261543974 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261543975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:32:23 2025 " "Processing started: Mon Jun 30 13:32:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261543975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751261543975 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate " "Command: quartus_asm --read_settings_files=off --write_settings_files=off not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751261543975 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751261544370 ""}
+{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751261544388 ""}
+{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751261544392 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261544542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:32:24 2025 " "Processing ended: Mon Jun 30 13:32:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261544542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261544542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261544542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751261544542 ""}
Index: gate-level-modeling/emago/and_gate/and_gate.v
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>//-----------------------------------------------------\r\n// Laboratory Experiment 001\r\n// Design Name : and_gate\r\n// File Name : and_gate.v\r\n// Function : Implement AND logic gate\r\n// Designer: Ernie Mago\r\n// Period: Term 3 AY24-25\r\n//-----------------------------------------------------\r\n\r\nmodule and_gate(\r\n  input A,B,\r\n  output C\r\n  );\r\n  \r\n  // Gate type\r\n  and  emago (C, A, B);\r\n\r\nendmodule
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/and_gate.v b/gate-level-modeling/emago/and_gate/and_gate.v
--- a/gate-level-modeling/emago/and_gate/and_gate.v	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/and_gate.v	(date 1751260840370)
@@ -1,18 +1,445 @@
-//-----------------------------------------------------
-// Laboratory Experiment 001
-// Design Name : and_gate
-// File Name : and_gate.v
-// Function : Implement AND logic gate
-// Designer: Ernie Mago
-// Period: Term 3 AY24-25
-//-----------------------------------------------------
-
-module and_gate(
-  input A,B,
-  output C
-  );
-  
-  // Gate type
-  and  emago (C, A, B);
-
-endmodule
\ No newline at end of file
+%PDF-1.4
+1 0 obj
+<<
+  /Title    (and_gate_1)
+  /Author   (Ernie James Mago)
+  /Producer (Concept Engineering GmbH)
+  /Creator  (Nlview 6.6.13  2017-09-27 bk=1.3888 VDI=40 GEI=35)
+  /CreationDate (D:20250630132040)
+>>
+endobj
+2 0 obj
+<<
+  /Type     /Catalog
+  /Pages    3 0 R
+  /Outlines 7 0 R
+  /PageMode /UseThumbs
+  /ViewerPreferences << /DisplayDocTitle true >>
+>>
+endobj
+4 0 obj
+<<
+  /Type     /Font
+  /Subtype  /Type1
+  /Name     /F1
+  /BaseFont /Helvetica
+  /Encoding /MacRomanEncoding
+>>
+endobj
+5 0 obj
+<<
+  /ExtGState  6 0 R
+  /Font       << /F1 4 0 R >>
+  /ColorSpace << /PCS [/Pattern /DeviceRGB] >>
+  /Pattern    8 0 R
+  /XObject    9 0 R
+>>
+endobj
+%
+% Nlview page 1
+% (user space scaling 2.94894)
+%
+10 0 obj
+<<
+  /Type      /Page
+  /Parent    3 0 R
+  /Resources 5 0 R
+  /Contents  11 0 R
+  /MediaBox  [0 0 612 792]
+  /Rotate    0
+>>
+endobj
+11 0 obj
+<<
+  /Length 1556
+>>
+stream
+1 0 0 1 0 263.987 cm
+1 0 0 1 28.8 28.8 cm
+2.94894 0 0 -2.94894 0 0 cm
+1 0 0 1 0 -70 cm
+0 0 188 70 re
+W n
+/GS gs
+1 0 0 1 42 0 cm
+q
+1.000 1.000 1.000 rg
+/GSa0 gs
+-42 0 188 71 re
+f
+Q
+[] 0 d
+1 w
+0.000 0.000 1.000 RG
+/GSA0 gs
+0 30 m
+-7 37 l
+-21 37 l
+-21 23 l
+-7 23 l
+h S
+q
+0.000 0.000 0.000 rg
+/GSa0 gs
+1 0 0 1 -25 30 cm
+BT
+/F1 12 Tf
+1 0 0 -1 0 0 Tm
+-8.004 -4.308 Td
+(A) Tj
+ET
+Q
+0 50 m
+-7 57 l
+-21 57 l
+-21 43 l
+-7 43 l
+h S
+q
+0.000 0.000 0.000 rg
+/GSa0 gs
+1 0 0 1 -25 50 cm
+BT
+/F1 12 Tf
+1 0 0 -1 0 0 Tm
+-8.004 -4.308 Td
+(B) Tj
+ET
+Q
+q
+0.000 0.000 0.000 rg
+/GSa150 gs
+35 45 m
+35 60 l
+60 60 l
+60 60 l
+63 60 l
+66 59 l
+68 58 l
+70 56 l
+73 53 l
+74 51 l
+75 48 l
+75 45 l
+75 42 l
+74 39 l
+73 37 l
+71 35 l
+68 32 l
+66 31 l
+63 30 l
+60 30 l
+60 30 l
+35 30 l
+h f
+Q
+q
+0.451 0.675 0.675 rg
+/GSa0 gs
+30 40 m
+30 55 l
+55 55 l
+55 55 l
+58 55 l
+61 54 l
+63 53 l
+65 51 l
+68 48 l
+69 46 l
+70 43 l
+70 40 l
+70 37 l
+69 34 l
+68 32 l
+66 30 l
+63 27 l
+61 26 l
+58 25 l
+55 25 l
+55 25 l
+30 25 l
+h f
+Q
+0.176 0.176 0.176 RG
+30 40 m
+30 55 l
+55 55 l
+S
+55 25 m
+55 25 55 25 55 25 c
+63.2843 25 70 31.7157 70 40 c
+70 48.2843 63.2843 55 55 55 c
+S
+55 25 m
+30 25 l
+30 40 l
+S
+q
+0.000 0.000 0.000 rg
+/GSa0 gs
+1 0 0 1 32 24 cm
+BT
+/F1 12 Tf
+1 0 0 -1 0 0 Tm
+0 2.484 Td
+(emago) Tj
+ET
+Q
+0.024 0.278 0.435 RG
+20 30 m
+30 30 l
+S
+20 50 m
+30 50 l
+S
+80 40 m
+70 40 l
+S
+0.000 0.000 1.000 RG
+100 40 m
+100 33 l
+114 33 l
+121 40 l
+114 47 l
+100 47 l
+h S
+q
+0.000 0.000 0.000 rg
+/GSa0 gs
+1 0 0 1 129 40 cm
+BT
+/F1 12 Tf
+1 0 0 -1 0 0 Tm
+0 -4.308 Td
+(C) Tj
+ET
+Q
+0.176 0.176 0.176 RG
+0 30 m
+20 30 l
+S
+0 50 m
+20 50 l
+S
+80 40 m
+100 40 l
+S
+endstream
+endobj
+3 0 obj
+<<
+  /Type    /Pages
+  /Kids
+  [
+  10 0 R
+  ]
+  /Count   1
+  /ProcSet [ /PDF /Text ]
+>>
+endobj
+6 0 obj
+<<
+  /GS << /Type /ExtGState
+         /LC    0
+         /LJ    0
+         /ML    4.0
+         /ca    1.0
+         /CA    1.0
+         /AIS   false
+         /SMask /None
+  >>
+  /GSa0 << /Type /ExtGState /ca 1 >>
+  /GSA0 << /Type /ExtGState /CA 1 >>
+  /GSa150 << /Type /ExtGState /ca 0.411765 >>
+>>
+endobj
+14 0 obj
+<<
+  /Title  (emago_2 emago_2)
+  /C      [0.0 0.0 0.4]
+  /Dest   [10 0 R /FitR 211 319 388 466]
+  /Parent 13 0 R
+>>
+endobj
+13 0 obj
+<<
+  /Title  (instances)
+  /C      [0.0 0.4 0.0]
+  /F      1
+  /Parent 12 0 R
+  /First  14 0 R
+  /Last   14 0 R
+  /Count  1
+  /Next   15 0 R
+>>
+endobj
+16 0 obj
+<<
+  /Title  (A3 input)
+  /C      [0.0 0.0 0.4]
+  /Dest   [10 0 R /FitR 55 387 155 434]
+  /Parent 15 0 R
+  /Next   17 0 R
+>>
+endobj
+17 0 obj
+<<
+  /Title  (B4 input)
+  /C      [0.0 0.0 0.4]
+  /Dest   [10 0 R /FitR 55 328 155 375]
+  /Parent 15 0 R
+  /Prev   16 0 R
+  /Next   18 0 R
+>>
+endobj
+18 0 obj
+<<
+  /Title  (C5 output)
+  /C      [0.0 0.0 0.4]
+  /Dest   [10 0 R /FitR 444 357 556 404]
+  /Parent 15 0 R
+  /Prev   17 0 R
+>>
+endobj
+15 0 obj
+<<
+  /Title  (ports)
+  /C      [0.0 0.4 0.0]
+  /F      1
+  /Parent 12 0 R
+  /First  16 0 R
+  /Last   18 0 R
+  /Count  3
+  /Prev   13 0 R
+  /Next   19 0 R
+>>
+endobj
+19 0 obj
+<<
+  /Title  (portBuses)
+  /C      [0.0 0.4 0.0]
+  /F      1
+  /Parent 12 0 R
+  /First  0 0 R
+  /Last   0 0 R
+  /Count  0
+  /Prev   15 0 R
+  /Next   20 0 R
+>>
+endobj
+21 0 obj
+<<
+  /Title  (OUT0_1)
+  /C      [0.0 0.0 0.4]
+  /Dest   [10 0 R /FitR 152 410 211 410]
+  /Parent 20 0 R
+  /Next   22 0 R
+>>
+endobj
+22 0 obj
+<<
+  /Title  (OUT0_2)
+  /C      [0.0 0.0 0.4]
+  /Dest   [10 0 R /FitR 152 351 211 351]
+  /Parent 20 0 R
+  /Prev   21 0 R
+  /Next   23 0 R
+>>
+endobj
+23 0 obj
+<<
+  /Title  (OUT0_3)
+  /C      [0.0 0.0 0.4]
+  /Dest   [10 0 R /FitR 388 381 447 381]
+  /Parent 20 0 R
+  /Prev   22 0 R
+>>
+endobj
+20 0 obj
+<<
+  /Title  (nets)
+  /C      [0.0 0.4 0.0]
+  /F      1
+  /Parent 12 0 R
+  /First  21 0 R
+  /Last   23 0 R
+  /Count  3
+  /Prev   19 0 R
+  /Next   24 0 R
+>>
+endobj
+24 0 obj
+<<
+  /Title  (netBundles)
+  /C      [0.0 0.4 0.0]
+  /F      1
+  /Parent 12 0 R
+  /First  0 0 R
+  /Last   0 0 R
+  /Count  0
+  /Prev   20 0 R
+>>
+endobj
+12 0 obj
+<<
+  /Title  (Nlview page 1)
+  /C      [0.4 0.0 0.0]
+  /Dest   [10 0 R /Fit]
+  /Parent 7 0 R
+  /First  13 0 R
+  /Last   24 0 R
+  /Count  5
+>>
+endobj
+8 0 obj
+<<
+>>
+endobj
+9 0 obj
+<<
+>>
+endobj
+7 0 obj
+<<
+  /Type  /Outline
+  /First 12 0 R
+  /Last  12 0 R
+  /Count 1
+>>
+endobj
+xref
+0 25
+0000000000 65535 f 
+0000000009 00000 n 
+0000000224 00000 n 
+0000002461 00000 n 
+0000000374 00000 n 
+0000000501 00000 n 
+0000002564 00000 n 
+0000004926 00000 n 
+0000004884 00000 n 
+0000004905 00000 n 
+0000000710 00000 n 
+0000000851 00000 n 
+0000004726 00000 n 
+0000003008 00000 n 
+0000002876 00000 n 
+0000003610 00000 n 
+0000003168 00000 n 
+0000003309 00000 n 
+0000003467 00000 n 
+0000003783 00000 n 
+0000004395 00000 n 
+0000003958 00000 n 
+0000004098 00000 n 
+0000004255 00000 n 
+0000004567 00000 n 
+trailer
+<<
+  /Size 25
+  /Info 1 0 R
+  /Root 2 0 R
+>>
+startxref
+5008
+%%EOF
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.map.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis report for and_gate\r\nWed Jun 25 12:33:15 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Analysis & Synthesis Summary\r\n  3. Analysis & Synthesis Settings\r\n  4. Parallel Compilation\r\n  5. Analysis & Synthesis Source Files Read\r\n  6. Analysis & Synthesis Resource Usage Summary\r\n  7. Analysis & Synthesis Resource Utilization by Entity\r\n  8. General Register Statistics\r\n  9. Analysis & Synthesis Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Summary                                                  ;\r\n+-----------------------------+-------------------------------------------------+\r\n; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:33:15 2025           ;\r\n; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name               ; and_gate                                        ;\r\n; Top-level Entity Name       ; and_gate                                        ;\r\n; Family                      ; MAX V                                           ;\r\n; Total logic elements        ; 1                                               ;\r\n; Total pins                  ; 3                                               ;\r\n; Total virtual pins          ; 0                                               ;\r\n; UFM blocks                  ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------------+-------------------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Settings                                                                              ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Option                                                           ; Setting            ; Default Value      ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n; Top-level entity name                                            ; and_gate           ; and_gate           ;\r\n; Family name                                                      ; MAX V              ; Cyclone V          ;\r\n; Use smart compilation                                            ; Off                ; Off                ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;\r\n; Enable compact report table                                      ; Off                ; Off                ;\r\n; Restructure Multiplexers                                         ; Auto               ; Auto               ;\r\n; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;\r\n; Preserve fewer node names                                        ; On                 ; On                 ;\r\n; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;\r\n; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;\r\n; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;\r\n; State Machine Processing                                         ; Auto               ; Auto               ;\r\n; Safe State Machine                                               ; Off                ; Off                ;\r\n; Extract Verilog State Machines                                   ; On                 ; On                 ;\r\n; Extract VHDL State Machines                                      ; On                 ; On                 ;\r\n; Ignore Verilog initial constructs                                ; Off                ; Off                ;\r\n; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;\r\n; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;\r\n; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;\r\n; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;\r\n; Parallel Synthesis                                               ; On                 ; On                 ;\r\n; NOT Gate Push-Back                                               ; On                 ; On                 ;\r\n; Power-Up Don't Care                                              ; On                 ; On                 ;\r\n; Remove Redundant Logic Cells                                     ; Off                ; Off                ;\r\n; Remove Duplicate Registers                                       ; On                 ; On                 ;\r\n; Ignore CARRY Buffers                                             ; Off                ; Off                ;\r\n; Ignore CASCADE Buffers                                           ; Off                ; Off                ;\r\n; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;\r\n; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;\r\n; Ignore LCELL Buffers                                             ; Off                ; Off                ;\r\n; Ignore SOFT Buffers                                              ; On                 ; On                 ;\r\n; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;\r\n; Optimization Technique                                           ; Balanced           ; Balanced           ;\r\n; Carry Chain Length                                               ; 70                 ; 70                 ;\r\n; Auto Carry Chains                                                ; On                 ; On                 ;\r\n; Auto Open-Drain Pins                                             ; On                 ; On                 ;\r\n; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;\r\n; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;\r\n; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;\r\n; Auto Clock Enable Replacement                                    ; On                 ; On                 ;\r\n; Allow Synchronous Control Signals                                ; On                 ; On                 ;\r\n; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;\r\n; Auto Resource Sharing                                            ; Off                ; Off                ;\r\n; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;\r\n; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;\r\n; Report Parameter Settings                                        ; On                 ; On                 ;\r\n; Report Source Assignments                                        ; On                 ; On                 ;\r\n; Report Connectivity Checks                                       ; On                 ; On                 ;\r\n; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;\r\n; Synchronization Register Chain Length                            ; 2                  ; 2                  ;\r\n; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;\r\n; HDL message level                                                ; Level2             ; Level2             ;\r\n; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;\r\n; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;\r\n; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;\r\n; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;\r\n; Clock MUX Protection                                             ; On                 ; On                 ;\r\n; Block Design Naming                                              ; Auto               ; Auto               ;\r\n; Synthesis Effort                                                 ; Auto               ; Auto               ;\r\n; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;\r\n; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;\r\n; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;\r\n+------------------------------------------------------------------+--------------------+--------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Source Files Read                                                                                                                                                    ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                      ; Library ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n; and_gate.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/and_gate.v ;         ;\r\n+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------+---------+\r\n\r\n\r\n+-----------------------------------------------------+\r\n; Analysis & Synthesis Resource Usage Summary         ;\r\n+---------------------------------------------+-------+\r\n; Resource                                    ; Usage ;\r\n+---------------------------------------------+-------+\r\n; Total logic elements                        ; 1     ;\r\n;     -- Combinational with no register       ; 1     ;\r\n;     -- Register only                        ; 0     ;\r\n;     -- Combinational with a register        ; 0     ;\r\n;                                             ;       ;\r\n; Logic element usage by number of LUT inputs ;       ;\r\n;     -- 4 input functions                    ; 0     ;\r\n;     -- 3 input functions                    ; 0     ;\r\n;     -- 2 input functions                    ; 1     ;\r\n;     -- 1 input functions                    ; 0     ;\r\n;     -- 0 input functions                    ; 0     ;\r\n;                                             ;       ;\r\n; Logic elements by mode                      ;       ;\r\n;     -- normal mode                          ; 1     ;\r\n;     -- arithmetic mode                      ; 0     ;\r\n;     -- qfbk mode                            ; 0     ;\r\n;     -- register cascade mode                ; 0     ;\r\n;     -- synchronous clear/load mode          ; 0     ;\r\n;     -- asynchronous clear/load mode         ; 0     ;\r\n;                                             ;       ;\r\n; Total registers                             ; 0     ;\r\n; I/O pins                                    ; 3     ;\r\n; Maximum fan-out node                        ; A     ;\r\n; Maximum fan-out                             ; 1     ;\r\n; Total fan-out                               ; 3     ;\r\n; Average fan-out                             ; 0.75  ;\r\n+---------------------------------------------+-------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |and_gate                  ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |and_gate           ; and_gate    ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+------------------------------------------------------+\r\n; General Register Statistics                          ;\r\n+----------------------------------------------+-------+\r\n; Statistic                                    ; Value ;\r\n+----------------------------------------------+-------+\r\n; Total registers                              ; 0     ;\r\n; Number of registers using Synchronous Clear  ; 0     ;\r\n; Number of registers using Synchronous Load   ; 0     ;\r\n; Number of registers using Asynchronous Clear ; 0     ;\r\n; Number of registers using Asynchronous Load  ; 0     ;\r\n; Number of registers using Clock Enable       ; 0     ;\r\n; Number of registers using Preset             ; 0     ;\r\n+----------------------------------------------+-------+\r\n\r\n\r\n+-------------------------------+\r\n; Analysis & Synthesis Messages ;\r\n+-------------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Analysis & Synthesis\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:33:04 2025\r\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (12021): Found 1 design units, including 1 entities, in source file and_gate.v\r\n    Info (12023): Found entity 1: and_gate File: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/and_gate.v Line: 10\r\nInfo (12127): Elaborating entity \"and_gate\" for the top level hierarchy\r\nInfo (21057): Implemented 4 device resources after synthesis - the final resource count might be different\r\n    Info (21058): Implemented 2 input pins\r\n    Info (21059): Implemented 1 output pins\r\n    Info (21061): Implemented 1 logic cells\r\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4722 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:33:15 2025\r\n    Info: Elapsed time: 00:00:11\r\n    Info: Total CPU time (on all processors): 00:00:27\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.map.rpt b/gate-level-modeling/emago/and_gate/output_files/and_gate.map.rpt
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.map.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.map.rpt	(date 1751260690549)
@@ -1,5 +1,5 @@
 Analysis & Synthesis report for and_gate
-Wed Jun 25 12:33:15 2025
+Mon Jun 30 13:18:10 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------------+
 ; Analysis & Synthesis Summary                                                  ;
 +-----------------------------+-------------------------------------------------+
-; Analysis & Synthesis Status ; Successful - Wed Jun 25 12:33:15 2025           ;
+; Analysis & Synthesis Status ; Successful - Mon Jun 30 13:18:10 2025           ;
 ; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name               ; and_gate                                        ;
 ; Top-level Entity Name       ; and_gate                                        ;
@@ -213,7 +213,7 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Analysis & Synthesis
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:33:04 2025
+    Info: Processing started: Mon Jun 30 13:17:59 2025
 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
@@ -226,8 +226,8 @@
     Info (21061): Implemented 1 logic cells
 Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4722 megabytes
-    Info: Processing ended: Wed Jun 25 12:33:15 2025
+    Info: Processing ended: Mon Jun 30 13:18:10 2025
     Info: Elapsed time: 00:00:11
-    Info: Total CPU time (on all processors): 00:00:27
+    Info: Total CPU time (on all processors): 00:00:26
 
 
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.flow.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Flow report for and_gate\r\nWed Jun 25 12:33:23 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Flow Summary\r\n  3. Flow Settings\r\n  4. Flow Non-Default Global Settings\r\n  5. Flow Elapsed Time\r\n  6. Flow OS Summary\r\n  7. Flow Log\r\n  8. Flow Messages\r\n  9. Flow Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Flow Summary                                                            ;\r\n+-----------------------+-------------------------------------------------+\r\n; Flow Status           ; Successful - Wed Jun 25 12:33:23 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; and_gate                                        ;\r\n; Top-level Entity Name ; and_gate                                        ;\r\n; Family                ; MAX V                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------+\r\n; Flow Settings                           ;\r\n+-------------------+---------------------+\r\n; Option            ; Setting             ;\r\n+-------------------+---------------------+\r\n; Start date & time ; 06/25/2025 12:33:05 ;\r\n; Main task         ; Compilation         ;\r\n; Revision Name     ; and_gate            ;\r\n+-------------------+---------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Non-Default Global Settings                                                                                                    ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; COMPILER_SIGNATURE_ID           ; 264948484817235.175082598541388 ; --            ; --          ; --                                ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;\r\n; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;\r\n; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;\r\n; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;\r\n; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Elapsed Time                                                                                                        ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:27                           ;\r\n; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;\r\n; Assembler            ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;\r\n; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;\r\n; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;\r\n; Total                ; 00:00:13     ; --                      ; --                  ; 00:00:32                           ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------+\r\n; Flow OS Summary                                                                    ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Analysis & Synthesis ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n\r\n\r\n------------\r\n; Flow Log ;\r\n------------\r\nquartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate\r\nquartus_fit --read_settings_files=off --write_settings_files=off and_gate -c and_gate\r\nquartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate\r\nquartus_sta and_gate -c and_gate\r\nquartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate\r\n\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.flow.rpt b/gate-level-modeling/emago/and_gate/output_files/and_gate.flow.rpt
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.flow.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.flow.rpt	(date 1751260699646)
@@ -1,5 +1,5 @@
 Flow report for and_gate
-Wed Jun 25 12:33:23 2025
+Mon Jun 30 13:18:19 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------+
 ; Flow Summary                                                            ;
 +-----------------------+-------------------------------------------------+
-; Flow Status           ; Successful - Wed Jun 25 12:33:23 2025           ;
+; Flow Status           ; Successful - Mon Jun 30 13:18:19 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; and_gate                                        ;
 ; Top-level Entity Name ; and_gate                                        ;
@@ -60,7 +60,7 @@
 +-------------------+---------------------+
 ; Option            ; Setting             ;
 +-------------------+---------------------+
-; Start date & time ; 06/25/2025 12:33:05 ;
+; Start date & time ; 06/30/2025 13:18:00 ;
 ; Main task         ; Compilation         ;
 ; Revision Name     ; and_gate            ;
 +-------------------+---------------------+
@@ -71,7 +71,7 @@
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
 ; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; COMPILER_SIGNATURE_ID           ; 264948484817235.175082598541388 ; --            ; --          ; --                                ;
+; COMPILER_SIGNATURE_ID           ; 156908582486355.175126068008928 ; --            ; --          ; --                                ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
@@ -88,12 +88,12 @@
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
-; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:27                           ;
-; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
-; Assembler            ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
+; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;
+; Fitter               ; 00:00:02     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
+; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
 ; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;
-; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
-; Total                ; 00:00:13     ; --                      ; --                  ; 00:00:32                           ;
+; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
+; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:31                           ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 
 
Index: gate-level-modeling/emago/and_gate/output_files/and_gate.map.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Analysis & Synthesis Status : Successful - Wed Jun 25 12:33:15 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : and_gate\r\nTop-level Entity Name : and_gate\r\nFamily : MAX V\r\nTotal logic elements : 1\r\nTotal pins : 3\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/output_files/and_gate.map.summary b/gate-level-modeling/emago/and_gate/output_files/and_gate.map.summary
--- a/gate-level-modeling/emago/and_gate/output_files/and_gate.map.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/output_files/and_gate.map.summary	(date 1751260690490)
@@ -1,4 +1,4 @@
-Analysis & Synthesis Status : Successful - Wed Jun 25 12:33:15 2025
+Analysis & Synthesis Status : Successful - Mon Jun 30 13:18:10 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : and_gate
 Top-level Entity Name : and_gate
Index: gate-level-modeling/emago/and_gate/incremental_db/compiled_partitions/and_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 12:33:15 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/incremental_db/compiled_partitions/and_gate.db_info b/gate-level-modeling/emago/and_gate/incremental_db/compiled_partitions/and_gate.db_info
--- a/gate-level-modeling/emago/and_gate/incremental_db/compiled_partitions/and_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/incremental_db/compiled_partitions/and_gate.db_info	(date 1751260690301)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 12:33:15 2025
+Creation_Time = Mon Jun 30 13:18:10 2025
Index: gate-level-modeling/emago/not_gate/db/not_gate.db_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nVersion_Index = 587478272\r\nCreation_Time = Wed Jun 25 13:08:10 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.db_info b/gate-level-modeling/emago/not_gate/db/not_gate.db_info
--- a/gate-level-modeling/emago/not_gate/db/not_gate.db_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.db_info	(date 1751261324212)
@@ -1,3 +1,3 @@
 Quartus_Version = Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Version_Index = 587478272
-Creation_Time = Wed Jun 25 13:08:10 2025
+Creation_Time = Mon Jun 30 13:28:44 2025
Index: gate-level-modeling/emago/not_gate/db/not_gate.fit.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Fitter\" 0 -1 1750828162807 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Fitter\" 0 -1 1750828162808 \"\"}\r\n{ \"Info\" \"IMPP_MPP_AUTO_ASSIGNED_DEVICE\" \"not_gate 5M40ZM64C4 \" \"Automatically selected device 5M40ZM64C4 for design not_gate\" {  } {  } 0 119004 \"Automatically selected device %2!s! for design %1!s!\" 0 0 \"Fitter\" 0 -1 1750828162883 \"\"}\r\n{ \"Info\" \"IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON\" \"\" \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" {  } {  } 0 171003 \"Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\" 0 0 \"Fitter\" 0 -1 1750828162950 \"\"}\r\n{ \"Warning\" \"WCPT_FEATURE_DISABLED_POST\" \"LogicLock \" \"Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" {  } {  } 0 292013 \"Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\" 0 0 \"Fitter\" 0 -1 1750828162959 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED\" \"\" \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" { { \"Info\" \"IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB\" \"5M80ZM64C4 \" \"Device 5M80ZM64C4 is compatible\" {  } {  } 2 176445 \"Device %1!s! is compatible\" 0 0 \"Design Software\" 0 -1 1750828163083 \"\"}  } {  } 2 176444 \"Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\" 0 0 \"Fitter\" 0 -1 1750828163083 \"\"}\r\n{ \"Critical Warning\" \"WFIOMGR_PINS_MISSING_LOCATION_INFO\" \"2 2 \" \"No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" {  } {  } 1 169085 \"No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\" 0 0 \"Fitter\" 0 -1 1750828163090 \"\"}\r\n{ \"Critical Warning\" \"WSTA_SDC_NOT_FOUND\" \"not_gate.sdc \" \"Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" {  } {  } 1 332012 \"Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\" 0 0 \"Fitter\" 0 -1 1750828163115 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG\" \"base clocks \" \"No user constrained base clocks found in the design\" {  } {  } 0 332144 \"No user constrained %1!s! found in the design\" 0 0 \"Fitter\" 0 -1 1750828163116 \"\"}\r\n{ \"Info\" \"ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS\" \"\" \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" {  } {  } 0 332096 \"The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\" 0 0 \"Fitter\" 0 -1 1750828163117 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750828163117 \"\"}\r\n{ \"Info\" \"ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS\" \"\" \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" { { \"Info\" \"ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT\" \"\" \"Assuming a default timing requirement\" {  } {  } 0 332127 \"Assuming a default timing requirement\" 0 0 \"Design Software\" 0 -1 1750828163118 \"\"}  } {  } 0 332128 \"Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\" 0 0 \"Fitter\" 0 -1 1750828163118 \"\"}\r\n{ \"Info\" \"ISTA_NO_CLOCKS_TO_REPORT\" \"\" \"No clocks to report\" {  } {  } 0 332159 \"No clocks to report\" 0 0 \"Fitter\" 0 -1 1750828163119 \"\"}\r\n{ \"Warning\" \"WSTA_NO_CLOCKS_DEFINED\" \"\" \"No clocks defined in design.\" {  } {  } 0 332068 \"No clocks defined in design.\" 0 0 \"Fitter\" 0 -1 1750828163119 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_REG_LOCATION_PROCESSING\" \"\" \"Performing register packing on registers with non-logic cell location assignments\" {  } {  } 1 176273 \"Performing register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750828163119 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING\" \"\" \"Completed register packing on registers with non-logic cell location assignments\" {  } {  } 1 176274 \"Completed register packing on registers with non-logic cell location assignments\" 1 0 \"Fitter\" 0 -1 1750828163119 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"User Assigned Global Signals Promotion Operation \" \"Completed User Assigned Global Signals Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163121 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_OPINFO_COMPLETED_OP\" \"Auto Global Promotion Operation \" \"Completed Auto Global Promotion Operation\" {  } {  } 0 186079 \"Completed %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163122 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO\" \"\" \"Starting register packing\" {  } {  } 0 176234 \"Starting register packing\" 0 0 \"Fitter\" 0 -1 1750828163122 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_START_LUT_PACKING\" \"\" \"Moving registers into LUTs to improve timing and density\" {  } {  } 1 176244 \"Moving registers into LUTs to improve timing and density\" 1 0 \"Fitter\" 0 -1 1750828163133 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_HEADER\" \"\" \"Started processing fast register assignments\" {  } {  } 0 186468 \"Started processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750828163156 \"\"}\r\n{ \"Info\" \"IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER\" \"\" \"Finished processing fast register assignments\" {  } {  } 0 186469 \"Finished processing fast register assignments\" 0 0 \"Fitter\" 0 -1 1750828163156 \"\"}\r\n{ \"Extra Info\" \"IFSAC_FSAC_FINISH_LUT_PACKING\" \"00:00:00 \" \"Finished moving registers into LUTs: elapsed time is 00:00:00\" {  } {  } 1 176245 \"Finished moving registers into LUTs: elapsed time is %1!s!\" 1 0 \"Fitter\" 0 -1 1750828163157 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO\" \"\" \"Finished register packing\" {  } {  } 0 176235 \"Finished register packing\" 0 0 \"Fitter\" 0 -1 1750828163157 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement \" \"Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS\" \"2 unused 3.3V 1 1 0 \" \"Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)\" { { \"Info\" \"IFSAC_FSAC_IO_STDS_IN_IOC_GROUP\" \"3.3-V LVTTL. \" \"I/O standards used: 3.3-V LVTTL.\" {  } {  } 0 176212 \"I/O standards used: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828163157 \"\"}  } {  } 0 176211 \"Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)\" 0 0 \"Design Software\" 0 -1 1750828163157 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163157 \"\"}\r\n{ \"Info\" \"IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT\" \"before \" \"I/O bank details before I/O pin placement\" { { \"Info\" \"IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS\" \"I/O banks \" \"Statistics of I/O banks\" { { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"1 does not use undetermined 0 17 \" \"I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750828163158 \"\"} { \"Info\" \"IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS\" \"2 does not use undetermined 0 13 \" \"I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\" {  } {  } 0 176213 \"I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available\" 0 0 \"Design Software\" 0 -1 1750828163158 \"\"}  } {  } 0 176214 \"Statistics of %1!s!\" 0 0 \"Design Software\" 0 -1 1750828163158 \"\"}  } {  } 0 176215 \"I/O bank details %1!s! I/O pin placement\" 0 0 \"Fitter\" 0 -1 1750828163158 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_PREPARATION_END\" \"00:00:00 \" \"Fitter preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 171121 \"Fitter preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163161 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_FAMILY_APL_ERROR\" \"\" \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" {  } {  } 0 14896 \"Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\" 0 0 \"Fitter\" 0 -1 1750828163165 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START\" \"\" \"Fitter placement preparation operations beginning\" {  } {  } 0 170189 \"Fitter placement preparation operations beginning\" 0 0 \"Fitter\" 0 -1 1750828163279 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END\" \"00:00:00 \" \"Fitter placement preparation operations ending: elapsed time is 00:00:00\" {  } {  } 0 170190 \"Fitter placement preparation operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163307 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START\" \"\" \"Fitter placement operations beginning\" {  } {  } 0 170191 \"Fitter placement operations beginning\" 0 0 \"Fitter\" 0 -1 1750828163310 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH\" \"\" \"Fitter placement was successful\" {  } {  } 0 170137 \"Fitter placement was successful\" 0 0 \"Fitter\" 0 -1 1750828163394 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END\" \"00:00:00 \" \"Fitter placement operations ending: elapsed time is 00:00:00\" {  } {  } 0 170192 \"Fitter placement operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163394 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_START\" \"\" \"Fitter routing operations beginning\" {  } {  } 0 170193 \"Fitter routing operations beginning\" 0 0 \"Fitter\" 0 -1 1750828163418 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE\" \"0 \" \"Router estimated average interconnect usage is 0% of the available device resources\" { { \"Info\" \"IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION\" \"0 X0_Y0 X8_Y5 \" \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\" {  } { { \"loc\" \"\" { Generic \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/\" { { 1 { 0 \"Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\"} { { 12 { 0 \"\"} 0 0 9 6 }  }  }  }  } }  } 0 170196 \"Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!\" 0 0 \"Design Software\" 0 -1 1750828163511 \"\"}  } {  } 0 170195 \"Router estimated average interconnect usage is %1!d!%% of the available device resources\" 0 0 \"Fitter\" 0 -1 1750828163511 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED\" \"\" \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" { { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY\" \"\" \"Optimizations that may affect the design's routability were skipped\" {  } {  } 0 170201 \"Optimizations that may affect the design's routability were skipped\" 0 0 \"Design Software\" 0 -1 1750828163540 \"\"} { \"Info\" \"IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING\" \"\" \"Optimizations that may affect the design's timing were skipped\" {  } {  } 0 170200 \"Optimizations that may affect the design's timing were skipped\" 0 0 \"Design Software\" 0 -1 1750828163540 \"\"}  } {  } 0 170199 \"The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\" 0 0 \"Fitter\" 0 -1 1750828163540 \"\"}\r\n{ \"Info\" \"IFITAPI_FITAPI_VPR_FITTER_ROUTING_END\" \"00:00:00 \" \"Fitter routing operations ending: elapsed time is 00:00:00\" {  } {  } 0 170194 \"Fitter routing operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163541 \"\"}\r\n{ \"Info\" \"IVPR20K_VPR_TIMING_ANALYSIS_TIME\" \"the Fitter 0.11 \" \"Total time spent on timing analysis during the Fitter is 0.11 seconds.\" {  } {  } 0 11888 \"Total time spent on timing analysis during %1!s! is %2!s! seconds.\" 0 0 \"Fitter\" 0 -1 1750828163551 \"\"}\r\n{ \"Info\" \"IFITCC_FITTER_POST_OPERATION_END\" \"00:00:00 \" \"Fitter post-fit operations ending: elapsed time is 00:00:00\" {  } {  } 0 11218 \"Fitter post-fit operations ending: elapsed time is %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163564 \"\"}\r\n{ \"Warning\" \"WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT\" \"As output driving ground \" \"The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\" {  } {  } 0 169174 \"The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'.\" 0 0 \"Fitter\" 0 -1 1750828163571 \"\"}\r\n{ \"Info\" \"IRDB_WROTE_SUPPRESSED_MSGS\" \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg \" \"Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg\" {  } {  } 0 144001 \"Generated suppressed messages file %1!s!\" 0 0 \"Fitter\" 0 -1 1750828163622 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Fitter 0 s 7 s Quartus Prime \" \"Quartus Prime Fitter was successful. 0 errors, 7 warnings\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"5897 \" \"Peak virtual memory: 5897 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750828163651 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 13:09:23 2025 \" \"Processing ended: Wed Jun 25 13:09:23 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828163651 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828163651 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:02 \" \"Total CPU time (on all processors): 00:00:02\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750828163651 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Fitter\" 0 -1 1750828163651 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.fit.qmsg b/gate-level-modeling/emago/not_gate/db/not_gate.fit.qmsg
--- a/gate-level-modeling/emago/not_gate/db/not_gate.fit.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.fit.qmsg	(date 1751261542784)
@@ -1,42 +1,42 @@
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750828162807 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750828162808 ""}
-{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "not_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design not_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1750828162883 ""}
-{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750828162950 ""}
-{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750828162959 ""}
-{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1750828163083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1750828163083 ""}
-{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750828163090 ""}
-{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "not_gate.sdc " "Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750828163115 ""}
-{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750828163116 ""}
-{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1750828163117 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750828163117 ""}
-{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1750828163118 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1750828163118 ""}
-{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1750828163119 ""}
-{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1750828163119 ""}
-{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750828163119 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1750828163119 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750828163121 ""}
-{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1750828163122 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1750828163122 ""}
-{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1750828163133 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1750828163156 ""}
-{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1750828163156 ""}
-{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1750828163157 ""}
-{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750828163157 ""}
-{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1750828163157 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1750828163157 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1750828163157 ""}
-{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750828163158 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1750828163158 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1750828163158 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1750828163158 ""}
-{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750828163161 ""}
-{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1750828163165 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750828163279 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750828163307 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750828163310 ""}
-{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750828163394 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750828163394 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750828163418 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750828163511 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750828163511 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750828163540 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1750828163540 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750828163540 ""}
-{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750828163541 ""}
-{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750828163551 ""}
-{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750828163564 ""}
-{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1750828163571 ""}
-{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750828163622 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5897 " "Peak virtual memory: 5897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750828163651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 13:09:23 2025 " "Processing ended: Wed Jun 25 13:09:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750828163651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750828163651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750828163651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750828163651 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751261541949 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751261541950 ""}
+{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "not_gate 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design not_gate" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1751261542028 ""}
+{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751261542095 ""}
+{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751261542101 ""}
+{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751261542213 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751261542213 ""}
+{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751261542218 ""}
+{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "not_gate.sdc " "Synopsys Design Constraints File file not found: 'not_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751261542239 ""}
+{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751261542240 ""}
+{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1751261542240 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261542240 ""}
+{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751261542241 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751261542241 ""}
+{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1751261542241 ""}
+{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1751261542241 ""}
+{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261542242 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751261542242 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261542243 ""}
+{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1751261542244 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1751261542244 ""}
+{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1751261542254 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1751261542277 ""}
+{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1751261542277 ""}
+{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1751261542277 ""}
+{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751261542278 ""}
+{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751261542278 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751261542278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751261542278 ""}
+{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261542278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751261542278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751261542278 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751261542278 ""}
+{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261542282 ""}
+{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751261542287 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751261542401 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261542428 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751261542430 ""}
+{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751261542506 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261542506 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751261542528 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751261542612 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751261542612 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751261542636 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1751261542636 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751261542636 ""}
+{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261542637 ""}
+{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751261542646 ""}
+{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751261542659 ""}
+{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1751261542665 ""}
+{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg " "Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/output_files/not_gate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751261542714 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5901 " "Peak virtual memory: 5901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261542743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:32:22 2025 " "Processing ended: Mon Jun 30 13:32:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261542743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261542743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261542743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751261542743 ""}
Index: gate-level-modeling/emago/not_gate/db/not_gate.eda.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750828168949 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"EDA Netlist Writer Quartus Prime \" \"Running Quartus Prime EDA Netlist Writer\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750828168950 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 13:09:28 2025 \" \"Processing started: Wed Jun 25 13:09:28 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828168950 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750828168950 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate \" \"Command: quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750828168950 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"EDA Netlist Writer\" 0 -1 1750828169460 \"\"}\r\n{ \"Info\" \"IWSC_DONE_HDL_GENERATION\" \"not_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/ simulation \" \"Generated file not_gate.vo in folder \\\"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/\\\" for EDA simulation tool\" {  } {  } 0 204019 \"Generated file %1!s! in folder \\\"%2!s!\\\" for EDA %3!s! tool\" 0 0 \"EDA Netlist Writer\" 0 -1 1750828169472 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"EDA Netlist Writer 0 s 1  Quartus Prime \" \"Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4641 \" \"Peak virtual memory: 4641 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750828169502 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 13:09:29 2025 \" \"Processing ended: Wed Jun 25 13:09:29 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828169502 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828169502 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:01 \" \"Total CPU time (on all processors): 00:00:01\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750828169502 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"EDA Netlist Writer\" 0 -1 1750828169502 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.eda.qmsg b/gate-level-modeling/emago/not_gate/db/not_gate.eda.qmsg
--- a/gate-level-modeling/emago/not_gate/db/not_gate.eda.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.eda.qmsg	(date 1751261549436)
@@ -1,6 +1,6 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750828168949 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750828168950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 13:09:28 2025 " "Processing started: Wed Jun 25 13:09:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750828168950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750828168950 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750828168950 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750828169460 ""}
-{ "Info" "IWSC_DONE_HDL_GENERATION" "not_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/ simulation " "Generated file not_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750828169472 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750828169502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 13:09:29 2025 " "Processing ended: Wed Jun 25 13:09:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750828169502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750828169502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750828169502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750828169502 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261547859 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261547860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:32:27 2025 " "Processing started: Mon Jun 30 13:32:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261547860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261547860 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate " "Command: quartus_eda --read_settings_files=off --write_settings_files=off not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261547860 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1751261548381 ""}
+{ "Info" "IWSC_DONE_HDL_GENERATION" "not_gate.vo C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/ simulation " "Generated file not_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751261548390 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261549426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:32:29 2025 " "Processing ended: Mon Jun 30 13:32:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261549426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261549426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261549426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751261549426 ""}
Index: gate-level-modeling/emago/xnor_gate/xnor_gate.qsf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:55:50  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Notes:\r\n#\r\n# 1) The default values for assignments are stored in the file:\r\n#\t\txnor_gate_assignment_defaults.qdf\r\n#    If this file doesn't exist, see file:\r\n#\t\tassignment_defaults.qdf\r\n#\r\n# 2) Intel recommends that you do not modify this file. This\r\n#    file is updated automatically by the Quartus Prime software\r\n#    and any changes you make may be lost or overwritten.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\n\r\nset_global_assignment -name FAMILY \"MAX V\"\r\nset_global_assignment -name DEVICE auto\r\nset_global_assignment -name TOP_LEVEL_ENTITY xnor_gate\r\nset_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0\r\nset_global_assignment -name PROJECT_CREATION_TIME_DATE \"12:55:50  JUNE 25, 2025\"\r\nset_global_assignment -name LAST_QUARTUS_VERSION \"24.1std.0 Lite Edition\"\r\nset_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files\r\nset_global_assignment -name EDA_SIMULATION_TOOL \"Questa Intel FPGA (Verilog)\"\r\nset_global_assignment -name EDA_TIME_SCALE \"1 ps\" -section_id eda_simulation\r\nset_global_assignment -name EDA_OUTPUT_DATA_FORMAT \"VERILOG HDL\" -section_id eda_simulation\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity\r\nset_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan\r\nset_global_assignment -name VERILOG_FILE xnor_gate.v
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/xnor_gate.qsf b/gate-level-modeling/emago/xnor_gate/xnor_gate.qsf
--- a/gate-level-modeling/emago/xnor_gate/xnor_gate.qsf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/xnor_gate.qsf	(date 1751261965641)
@@ -19,7 +19,7 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:55:50  June 25, 2025
+# Date created = 13:38:47  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 #
@@ -41,7 +41,7 @@
 set_global_assignment -name DEVICE auto
 set_global_assignment -name TOP_LEVEL_ENTITY xnor_gate
 set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
-set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:55:50  JUNE 25, 2025"
+set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:38:47  JUNE 30, 2025"
 set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
 set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
 set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
Index: gate-level-modeling/emago/not_gate/db/not_gate.hier_info
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>|not_gate\r\nA => C.DATAIN\r\nC <= A.DB_MAX_OUTPUT_PORT_TYPE\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.hier_info b/gate-level-modeling/emago/not_gate/db/not_gate.hier_info
--- a/gate-level-modeling/emago/not_gate/db/not_gate.hier_info	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.hier_info	(date 1751261539941)
@@ -1,5 +1,5 @@
 |not_gate
 A => C.DATAIN
-C <= A.DB_MAX_OUTPUT_PORT_TYPE
+C << A.DB_MAX_OUTPUT_PORT_TYPE
 
 
Index: gate-level-modeling/emago/xnor_gate/xnor_gate.v
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>//-----------------------------------------------------\r\n// Laboratory Experiment 001\r\n// Design Name : xnor_gate\r\n// File Name : xnor_gate.v\r\n// Function : Implement XNOR logic gate\r\n// Designer: Ernie Mago\r\n// Period: Term 3 AY24-25\r\n//-----------------------------------------------------\r\n\r\nmodule xnor_gate(\r\n  input A, B,\r\n  output C\r\n  );\r\n\r\n  // Gate type\r\n  xnor emago (C, A, B);\r\n\r\nendmodule\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/xnor_gate.v b/gate-level-modeling/emago/xnor_gate/xnor_gate.v
--- a/gate-level-modeling/emago/xnor_gate/xnor_gate.v	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/xnor_gate.v	(date 1751261965609)
@@ -8,10 +8,11 @@
 //-----------------------------------------------------
 
 module xnor_gate(
-  input A, B,
+  input A,
+  input B,
   output C
   );
-
+  
   // Gate type
   xnor emago (C, A, B);
 
Index: gate-level-modeling/emago/xnor_gate/xnor_gate.qpf
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+># -------------------------------------------------------------------------- #\r\n#\r\n# Copyright (C) 2025  Altera Corporation. All rights reserved.\r\n# Your use of Altera Corporation's design tools, logic functions \r\n# and other software and tools, and any partner logic \r\n# functions, and any output files from any of the foregoing \r\n# (including device programming or simulation files), and any \r\n# associated documentation or information are expressly subject \r\n# to the terms and conditions of the Altera Program License \r\n# Subscription Agreement, the Altera Quartus Prime License Agreement,\r\n# the Altera IP License Agreement, or other applicable license\r\n# agreement, including, without limitation, that your use is for\r\n# the sole purpose of programming logic devices manufactured by\r\n# Altera and sold by Altera or its authorized distributors.  Please\r\n# refer to the Altera Software License Subscription Agreements \r\n# on the Quartus Prime software download page.\r\n#\r\n# -------------------------------------------------------------------------- #\r\n#\r\n# Quartus Prime\r\n# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n# Date created = 12:55:50  June 25, 2025\r\n#\r\n# -------------------------------------------------------------------------- #\r\n\r\nQUARTUS_VERSION = \"24.1\"\r\nDATE = \"12:55:50  June 25, 2025\"\r\n\r\n# Revisions\r\n\r\nPROJECT_REVISION = \"xnor_gate\"\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/xnor_gate.qpf b/gate-level-modeling/emago/xnor_gate/xnor_gate.qpf
--- a/gate-level-modeling/emago/xnor_gate/xnor_gate.qpf	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/xnor_gate.qpf	(date 1751261927315)
@@ -19,12 +19,12 @@
 #
 # Quartus Prime
 # Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-# Date created = 12:55:50  June 25, 2025
+# Date created = 13:38:47  June 30, 2025
 #
 # -------------------------------------------------------------------------- #
 
 QUARTUS_VERSION = "24.1"
-DATE = "12:55:50  June 25, 2025"
+DATE = "13:38:47  June 30, 2025"
 
 # Revisions
 
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.asm.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Assembler report for xnor_gate\r\nWed Jun 25 12:57:20 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Assembler Summary\r\n  3. Assembler Settings\r\n  4. Assembler Generated Files\r\n  5. Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.pof\r\n  6. Assembler Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+---------------------------------------------------------------+\r\n; Assembler Summary                                             ;\r\n+-----------------------+---------------------------------------+\r\n; Assembler Status      ; Successful - Wed Jun 25 12:57:20 2025 ;\r\n; Revision Name         ; xnor_gate                             ;\r\n; Top-level Entity Name ; xnor_gate                             ;\r\n; Family                ; MAX V                                 ;\r\n; Device                ; 5M40ZM64C4                            ;\r\n+-----------------------+---------------------------------------+\r\n\r\n\r\n+----------------------------------+\r\n; Assembler Settings               ;\r\n+--------+---------+---------------+\r\n; Option ; Setting ; Default Value ;\r\n+--------+---------+---------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Generated Files                                                                                          ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; File Name                                                                                                          ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.pof ;\r\n+--------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Assembler Device Options: C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.pof ;\r\n+----------------+-----------------------------------------------------------------------------------------------------------------------------+\r\n; Option         ; Setting                                                                                                                     ;\r\n+----------------+-----------------------------------------------------------------------------------------------------------------------------+\r\n; JTAG usercode  ; 0x00192E9A                                                                                                                  ;\r\n; Checksum       ; 0x00193212                                                                                                                  ;\r\n+----------------+-----------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+--------------------+\r\n; Assembler Messages ;\r\n+--------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime Assembler\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:57:18 2025\r\nInfo: Command: quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (115031): Writing out detailed assembly data for power analysis\r\nInfo (115030): Assembler is generating device programming files\r\nInfo: Quartus Prime Assembler was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4686 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:57:20 2025\r\n    Info: Elapsed time: 00:00:02\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.asm.rpt b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.asm.rpt
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.asm.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.asm.rpt	(date 1751261981455)
@@ -1,5 +1,5 @@
 Assembler report for xnor_gate
-Wed Jun 25 12:57:20 2025
+Mon Jun 30 13:39:41 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -38,7 +38,7 @@
 +---------------------------------------------------------------+
 ; Assembler Summary                                             ;
 +-----------------------+---------------------------------------+
-; Assembler Status      ; Successful - Wed Jun 25 12:57:20 2025 ;
+; Assembler Status      ; Successful - Mon Jun 30 13:39:41 2025 ;
 ; Revision Name         ; xnor_gate                             ;
 ; Top-level Entity Name ; xnor_gate                             ;
 ; Family                ; MAX V                                 ;
@@ -78,15 +78,15 @@
 Info: *******************************************************************
 Info: Running Quartus Prime Assembler
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:57:18 2025
+    Info: Processing started: Mon Jun 30 13:39:40 2025
 Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (115031): Writing out detailed assembly data for power analysis
 Info (115030): Assembler is generating device programming files
 Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4686 megabytes
-    Info: Processing ended: Wed Jun 25 12:57:20 2025
-    Info: Elapsed time: 00:00:02
+    Info: Processing ended: Mon Jun 30 13:39:41 2025
+    Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
 
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.eda.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>EDA Netlist Writer report for xnor_gate\r\nWed Jun 25 12:57:24 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. EDA Netlist Writer Summary\r\n  3. Simulation Settings\r\n  4. Simulation Generated Files\r\n  5. EDA Netlist Writer Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------+\r\n; EDA Netlist Writer Summary                                        ;\r\n+---------------------------+---------------------------------------+\r\n; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:57:24 2025 ;\r\n; Revision Name             ; xnor_gate                             ;\r\n; Top-level Entity Name     ; xnor_gate                             ;\r\n; Family                    ; MAX V                                 ;\r\n; Simulation Files Creation ; Successful                            ;\r\n+---------------------------+---------------------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Settings                                                                                                             ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Option                                                                                            ; Setting                     ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n; Tool Name                                                                                         ; Questa Intel FPGA (Verilog) ;\r\n; Generate functional simulation netlist                                                            ; On                          ;\r\n; Truncate long hierarchy paths                                                                     ; Off                         ;\r\n; Map illegal HDL characters                                                                        ; Off                         ;\r\n; Flatten buses into individual nodes                                                               ; Off                         ;\r\n; Maintain hierarchy                                                                                ; Off                         ;\r\n; Bring out device-wide set/reset signals as ports                                                  ; Off                         ;\r\n; Enable glitch filtering                                                                           ; Off                         ;\r\n; Do not write top level VHDL entity                                                                ; Off                         ;\r\n; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                         ;\r\n; Architecture name in VHDL output netlist                                                          ; structure                   ;\r\n; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                         ;\r\n; Generate third-party EDA tool command script for gate-level simulation                            ; Off                         ;\r\n+---------------------------------------------------------------------------------------------------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n; Simulation Generated Files                                                                                             ;\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n; Generated Files                                                                                                        ;\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n; C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/xnor_gate.vo ;\r\n+------------------------------------------------------------------------------------------------------------------------+\r\n\r\n\r\n+-----------------------------+\r\n; EDA Netlist Writer Messages ;\r\n+-----------------------------+\r\nInfo: *******************************************************************\r\nInfo: Running Quartus Prime EDA Netlist Writer\r\n    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n    Info: Processing started: Wed Jun 25 12:57:23 2025\r\nInfo: Command: quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (204019): Generated file xnor_gate.vo in folder \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/\" for EDA simulation tool\r\nInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning\r\n    Info: Peak virtual memory: 4641 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:57:24 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:01\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.eda.rpt b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.eda.rpt
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.eda.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.eda.rpt	(date 1751261985393)
@@ -1,5 +1,5 @@
 EDA Netlist Writer report for xnor_gate
-Wed Jun 25 12:57:24 2025
+Mon Jun 30 13:39:45 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -37,7 +37,7 @@
 +-------------------------------------------------------------------+
 ; EDA Netlist Writer Summary                                        ;
 +---------------------------+---------------------------------------+
-; EDA Netlist Writer Status ; Successful - Wed Jun 25 12:57:24 2025 ;
+; EDA Netlist Writer Status ; Successful - Mon Jun 30 13:39:45 2025 ;
 ; Revision Name             ; xnor_gate                             ;
 ; Top-level Entity Name     ; xnor_gate                             ;
 ; Family                    ; MAX V                                 ;
@@ -81,13 +81,13 @@
 Info: *******************************************************************
 Info: Running Quartus Prime EDA Netlist Writer
     Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
-    Info: Processing started: Wed Jun 25 12:57:23 2025
+    Info: Processing started: Mon Jun 30 13:39:44 2025
 Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate
 Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 Info (204019): Generated file xnor_gate.vo in folder "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/simulation/questa/" for EDA simulation tool
 Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
     Info: Peak virtual memory: 4641 megabytes
-    Info: Processing ended: Wed Jun 25 12:57:24 2025
+    Info: Processing ended: Mon Jun 30 13:39:45 2025
     Info: Elapsed time: 00:00:01
     Info: Total CPU time (on all processors): 00:00:01
 
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.done
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Wed Jun 25 12:57:45 2025\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.done b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.done
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.done	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.done	(date 1751261995575)
@@ -1,1 +1,1 @@
-Wed Jun 25 12:57:45 2025
+Mon Jun 30 13:39:55 2025
Index: gate-level-modeling/emago/not_gate/db/not_gate.map.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750828148923 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Analysis & Synthesis Quartus Prime \" \"Running Quartus Prime Analysis & Synthesis\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750828148924 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 13:09:08 2025 \" \"Processing started: Wed Jun 25 13:09:08 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828148924 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828148924 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate \" \"Command: quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828148924 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828150264 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828150265 \"\"}\r\n{ \"Info\" \"ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES\" \"not_gate.v 1 1 \" \"Found 1 design units, including 1 entities, in source file not_gate.v\" { { \"Info\" \"ISGN_ENTITY_NAME\" \"1 not_gate \" \"Found entity 1: not_gate\" {  } { { \"not_gate.v\" \"\" { Text \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/not_gate.v\" 10 -1 0 } }  } 0 12023 \"Found entity %1!d!: %2!s!\" 0 0 \"Design Software\" 0 -1 1750828160737 \"\"}  } {  } 0 12021 \"Found %2!llu! design units, including %3!llu! entities, in source file %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828160737 \"\"}\r\n{ \"Info\" \"ISGN_START_ELABORATION_TOP\" \"not_gate \" \"Elaborating entity \\\"not_gate\\\" for the top level hierarchy\" {  } {  } 0 12127 \"Elaborating entity \\\"%1!s!\\\" for the top level hierarchy\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828160776 \"\"}\r\n{ \"Info\" \"ICUT_CUT_TM_SUMMARY\" \"2 \" \"Implemented 2 device resources after synthesis - the final resource count might be different\" { { \"Info\" \"ICUT_CUT_TM_IPINS\" \"1 \" \"Implemented 1 input pins\" {  } {  } 0 21058 \"Implemented %1!d! input pins\" 0 0 \"Design Software\" 0 -1 1750828160952 \"\"} { \"Info\" \"ICUT_CUT_TM_OPINS\" \"1 \" \"Implemented 1 output pins\" {  } {  } 0 21059 \"Implemented %1!d! output pins\" 0 0 \"Design Software\" 0 -1 1750828160952 \"\"}  } {  } 0 21057 \"Implemented %1!d! device resources after synthesis - the final resource count might be different\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828160952 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Analysis & Synthesis 0 s 1  Quartus Prime \" \"Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4722 \" \"Peak virtual memory: 4722 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750828160992 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 13:09:20 2025 \" \"Processing ended: Wed Jun 25 13:09:20 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828160992 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:12 \" \"Elapsed time: 00:00:12\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828160992 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:26 \" \"Total CPU time (on all processors): 00:00:26\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750828160992 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750828160992 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.map.qmsg b/gate-level-modeling/emago/not_gate/db/not_gate.map.qmsg
--- a/gate-level-modeling/emago/not_gate/db/not_gate.map.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.map.qmsg	(date 1751261540161)
@@ -1,9 +1,9 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750828148923 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750828148924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 13:09:08 2025 " "Processing started: Wed Jun 25 13:09:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750828148924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750828148924 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750828148924 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750828150264 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750828150265 ""}
-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/not_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750828160737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750828160737 ""}
-{ "Info" "ISGN_START_ELABORATION_TOP" "not_gate " "Elaborating entity \"not_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750828160776 ""}
-{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750828160952 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750828160952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750828160952 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750828160992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 13:09:20 2025 " "Processing ended: Wed Jun 25 13:09:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750828160992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750828160992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750828160992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750828160992 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261529408 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261529409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:32:09 2025 " "Processing started: Mon Jun 30 13:32:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261529409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261529409 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off not_gate -c not_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261529409 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751261529903 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751261529903 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/not_gate/not_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751261539896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261539896 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "not_gate " "Elaborating entity \"not_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751261539932 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751261540093 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751261540093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751261540093 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261540136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:32:20 2025 " "Processing ended: Mon Jun 30 13:32:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261540136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261540136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261540136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751261540136 ""}
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter report for xnor_gate\r\nWed Jun 25 12:57:16 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Fitter Summary\r\n  3. Fitter Settings\r\n  4. Parallel Compilation\r\n  5. Pin-Out File\r\n  6. Fitter Resource Usage Summary\r\n  7. Input Pins\r\n  8. Output Pins\r\n  9. I/O Bank Usage\r\n 10. All Package Pins\r\n 11. Output Pin Default Load For Reported TCO\r\n 12. I/O Assignment Warnings\r\n 13. Fitter Resource Utilization by Entity\r\n 14. Delay Chain Summary\r\n 15. Routing Usage Summary\r\n 16. LAB Logic Elements\r\n 17. LAB Signals Sourced\r\n 18. LAB Signals Sourced Out\r\n 19. LAB Distinct Inputs\r\n 20. Fitter Device Options\r\n 21. Fitter Messages\r\n 22. Fitter Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Summary                                                          ;\r\n+-----------------------+-------------------------------------------------+\r\n; Fitter Status         ; Successful - Wed Jun 25 12:57:16 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; xnor_gate                                       ;\r\n; Top-level Entity Name ; xnor_gate                                       ;\r\n; Family                ; MAX V                                           ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Settings                                                                                                                      ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Option                                                             ; Setting                        ; Default Value                  ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n; Device                                                             ; auto                           ;                                ;\r\n; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;\r\n; Use smart compilation                                              ; Off                            ; Off                            ;\r\n; Enable parallel Assembler and Timing Analyzer during compilation   ; On                             ; On                             ;\r\n; Enable compact report table                                        ; Off                            ; Off                            ;\r\n; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;\r\n; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;\r\n; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;\r\n; Always Enable Input Buffers                                        ; Off                            ; Off                            ;\r\n; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;\r\n; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;\r\n; Guarantee I/O Paths Have Zero Hold Time at Fast Corner             ; On                             ; On                             ;\r\n; Power Optimization During Fitting                                  ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;\r\n; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;\r\n; Regenerate Full Fit Report During ECO Compiles                     ; Off                            ; Off                            ;\r\n; Optimize IOC Register Placement for Timing                         ; Normal                         ; Normal                         ;\r\n; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;\r\n; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;\r\n; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;\r\n; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;\r\n; Periphery to Core Placement and Routing Optimization               ; Off                            ; Off                            ;\r\n; Slow Slew Rate                                                     ; Off                            ; Off                            ;\r\n; PCI I/O                                                            ; Off                            ; Off                            ;\r\n; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;\r\n; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;\r\n; Auto Delay Chains                                                  ; On                             ; On                             ;\r\n; Auto Delay Chains for High Fanout Input Pins                       ; Off                            ; Off                            ;\r\n; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;\r\n; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;\r\n; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;\r\n; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;\r\n; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;\r\n; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;\r\n; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;\r\n; Auto Register Duplication                                          ; Auto                           ; Auto                           ;\r\n; Auto Global Clock                                                  ; On                             ; On                             ;\r\n; Auto Global Register Control Signals                               ; On                             ; On                             ;\r\n; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;\r\n+--------------------------------------------------------------------+--------------------------------+--------------------------------+\r\n\r\n\r\n+------------------------------------------+\r\n; Parallel Compilation                     ;\r\n+----------------------------+-------------+\r\n; Processors                 ; Number      ;\r\n+----------------------------+-------------+\r\n; Number detected on machine ; 12          ;\r\n; Maximum allowed            ; 12          ;\r\n;                            ;             ;\r\n; Average used               ; 1.00        ;\r\n; Maximum used               ; 1           ;\r\n;                            ;             ;\r\n; Usage by Processor         ; % Time Used ;\r\n;     Processor 1            ; 100.0%      ;\r\n+----------------------------+-------------+\r\n\r\n\r\n+--------------+\r\n; Pin-Out File ;\r\n+--------------+\r\nThe pin-out file can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.pin.\r\n\r\n\r\n+------------------------------------------------------------------+\r\n; Fitter Resource Usage Summary                                    ;\r\n+---------------------------------------------+--------------------+\r\n; Resource                                    ; Usage              ;\r\n+---------------------------------------------+--------------------+\r\n; Total logic elements                        ; 1 / 40 ( 3 % )     ;\r\n;     -- Combinational with no register       ; 1                  ;\r\n;     -- Register only                        ; 0                  ;\r\n;     -- Combinational with a register        ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic element usage by number of LUT inputs ;                    ;\r\n;     -- 4 input functions                    ; 0                  ;\r\n;     -- 3 input functions                    ; 0                  ;\r\n;     -- 2 input functions                    ; 1                  ;\r\n;     -- 1 input functions                    ; 0                  ;\r\n;     -- 0 input functions                    ; 0                  ;\r\n;                                             ;                    ;\r\n; Logic elements by mode                      ;                    ;\r\n;     -- normal mode                          ; 1                  ;\r\n;     -- arithmetic mode                      ; 0                  ;\r\n;     -- qfbk mode                            ; 0                  ;\r\n;     -- register cascade mode                ; 0                  ;\r\n;     -- synchronous clear/load mode          ; 0                  ;\r\n;     -- asynchronous clear/load mode         ; 0                  ;\r\n;                                             ;                    ;\r\n; Total registers                             ; 0 / 40 ( 0 % )     ;\r\n; Total LABs                                  ; 1 / 4 ( 25 % )     ;\r\n; Logic elements in carry chains              ; 0                  ;\r\n; Virtual pins                                ; 0                  ;\r\n; I/O pins                                    ; 3 / 30 ( 10 % )    ;\r\n;     -- Clock pins                           ; 1 / 2 ( 50 % )     ;\r\n;                                             ;                    ;\r\n; UFM blocks                                  ; 0 / 1 ( 0 % )      ;\r\n;                                             ;                    ;\r\n;     -- Total Fixed Point DSP Blocks         ; 0                  ;\r\n;     -- Total Floating Point DSP Blocks      ; 0                  ;\r\n;                                             ;                    ;\r\n; Global signals                              ; 0                  ;\r\n;     -- Global clocks                        ; 0 / 4 ( 0 % )      ;\r\n; JTAGs                                       ; 0 / 1 ( 0 % )      ;\r\n; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.2% ;\r\n; Peak interconnect usage (total/H/V)         ; 0.3% / 0.3% / 0.2% ;\r\n; Maximum fan-out                             ; 1                  ;\r\n; Highest non-global fan-out                  ; 1                  ;\r\n; Total fan-out                               ; 3                  ;\r\n; Average fan-out                             ; 0.75               ;\r\n+---------------------------------------------+--------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Input Pins                                                                                                                                                                                                                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Location assigned by ; Slow Slew Rate ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n; A    ; F3    ; 1        ; 1            ; 1            ; 2           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n; B    ; E2    ; 1        ; 1            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Fitter               ; no             ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+----------------------+----------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Output Pins                                                                                                                                                                                                                                                                                                            ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Fast Output Connection ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n; C    ; F8    ; 2        ; 8            ; 1            ; 3           ; no              ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; no                     ; Fitter               ; 10 pF ; -                    ; -                   ;\r\n+------+-------+----------+--------------+--------------+-------------+-----------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+------------------------+----------------------+-------+----------------------+---------------------+\r\n\r\n\r\n+-----------------------------------------------------------+\r\n; I/O Bank Usage                                            ;\r\n+----------+-----------------+---------------+--------------+\r\n; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;\r\n+----------+-----------------+---------------+--------------+\r\n; 1        ; 2 / 17 ( 12 % ) ; 3.3V          ; --           ;\r\n; 2        ; 1 / 13 ( 8 % )  ; 3.3V          ; --           ;\r\n+----------+-----------------+---------------+--------------+\r\n\r\n\r\n+----------------------------------------------------------------------------------------------------------------------------------------------+\r\n; All Package Pins                                                                                                                             ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\n; A1       ; 1          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; A2       ; 80         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A3       ; 78         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A4       ; 76         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A6       ; 69         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; A7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; A8       ; 58         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B1       ; 2          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B2       ; 82         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; B3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; B7       ; 54         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; B8       ; 57         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C2       ; 3          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; C3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C4       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; C5       ; 70         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C6       ; 67         ; 2        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; C7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; C8       ; 55         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D2       ; 5          ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; D3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; D6       ;            ;          ; VCCINT         ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;\r\n; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; D8       ; 50         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; E1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E2       ; 8          ; 1        ; B              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;\r\n; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F1       ; 11         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;\r\n; F2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F3       ; 14         ; 1        ; A              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; F4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F5       ; 33         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F6       ; 35         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; F8       ; 43         ; 2        ; C              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;\r\n; G1       ; 16         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G3       ; 19         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;\r\n; G7       ; 37         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; G8       ; 39         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H1       ; 17         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H2       ; 18         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;\r\n; H3       ; 20         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H4       ; 22         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H5       ; 24         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H6       ; 26         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H7       ; 36         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n; H8       ; 40         ; 1        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;\r\n+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+\r\nNote: Pin directions (input, output or bidir) are based on device operating in user mode.\r\n\r\n\r\n+-------------------------------------------------------------+\r\n; Output Pin Default Load For Reported TCO                    ;\r\n+----------------------------+-------+------------------------+\r\n; I/O Standard               ; Load  ; Termination Resistance ;\r\n+----------------------------+-------+------------------------+\r\n; 3.3-V LVTTL                ; 10 pF ; Not Available          ;\r\n; 3.3-V LVCMOS               ; 10 pF ; Not Available          ;\r\n; 2.5 V                      ; 10 pF ; Not Available          ;\r\n; 1.8 V                      ; 10 pF ; Not Available          ;\r\n; 1.5 V                      ; 10 pF ; Not Available          ;\r\n; 3.3V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 2.5V Schmitt Trigger Input ; 10 pF ; Not Available          ;\r\n; 1.2 V                      ; 10 pF ; Not Available          ;\r\n; LVDS_E_3R                  ; 10 pF ; Not Available          ;\r\n; RSDS_E_3R                  ; 10 pF ; Not Available          ;\r\n+----------------------------+-------+------------------------+\r\nNote: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.\r\n\r\n\r\n+----------------------------------------+\r\n; I/O Assignment Warnings                ;\r\n+----------+-----------------------------+\r\n; Pin Name ; Reason                      ;\r\n+----------+-----------------------------+\r\n; C        ; Missing location assignment ;\r\n; A        ; Missing location assignment ;\r\n; B        ; Missing location assignment ;\r\n+----------+-----------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+\r\n; Fitter Resource Utilization by Entity                                                                                                                                                                                              ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\n; |xnor_gate                 ; 1 (1)       ; 0            ; 0          ; 3    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |xnor_gate          ; xnor_gate   ; work         ;\r\n+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+\r\nNote: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.\r\n\r\n\r\n+---------------------------------+\r\n; Delay Chain Summary             ;\r\n+------+----------+---------------+\r\n; Name ; Pin Type ; Pad to Core 0 ;\r\n+------+----------+---------------+\r\n; C    ; Output   ; --            ;\r\n; A    ; Input    ; (1)           ;\r\n; B    ; Input    ; (1)           ;\r\n+------+----------+---------------+\r\n\r\n\r\n+-------------------------------------------+\r\n; Routing Usage Summary                     ;\r\n+-----------------------+-------------------+\r\n; Routing Resource Type ; Usage             ;\r\n+-----------------------+-------------------+\r\n; C4s                   ; 1 / 784 ( < 1 % ) ;\r\n; Direct links          ; 0 / 888 ( 0 % )   ;\r\n; Global clocks         ; 0 / 4 ( 0 % )     ;\r\n; LAB clocks            ; 0 / 32 ( 0 % )    ;\r\n; LUT chains            ; 0 / 216 ( 0 % )   ;\r\n; Local interconnects   ; 3 / 888 ( < 1 % ) ;\r\n; R4s                   ; 2 / 704 ( < 1 % ) ;\r\n+-----------------------+-------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------+\r\n; LAB Logic Elements                                                       ;\r\n+--------------------------------------------+-----------------------------+\r\n; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+--------------------------------------------+-----------------------------+\r\n; 1                                          ; 1                           ;\r\n; 2                                          ; 0                           ;\r\n; 3                                          ; 0                           ;\r\n; 4                                          ; 0                           ;\r\n; 5                                          ; 0                           ;\r\n; 6                                          ; 0                           ;\r\n; 7                                          ; 0                           ;\r\n; 8                                          ; 0                           ;\r\n; 9                                          ; 0                           ;\r\n; 10                                         ; 0                           ;\r\n+--------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Signals Sourced                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------+\r\n; LAB Signals Sourced Out                                                       ;\r\n+-------------------------------------------------+-----------------------------+\r\n; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 1) ;\r\n+-------------------------------------------------+-----------------------------+\r\n; 0                                               ; 0                           ;\r\n; 1                                               ; 1                           ;\r\n+-------------------------------------------------+-----------------------------+\r\n\r\n\r\n+---------------------------------------------------------------------------+\r\n; LAB Distinct Inputs                                                       ;\r\n+---------------------------------------------+-----------------------------+\r\n; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 1) ;\r\n+---------------------------------------------+-----------------------------+\r\n; 0                                           ; 0                           ;\r\n; 1                                           ; 0                           ;\r\n; 2                                           ; 1                           ;\r\n+---------------------------------------------+-----------------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Fitter Device Options                                                   ;\r\n+----------------------------------------------+--------------------------+\r\n; Option                                       ; Setting                  ;\r\n+----------------------------------------------+--------------------------+\r\n; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;\r\n; Enable device-wide reset (DEV_CLRn)          ; Off                      ;\r\n; Enable device-wide output enable (DEV_OE)    ; Off                      ;\r\n; Enable INIT_DONE output                      ; Off                      ;\r\n; Configuration scheme                         ; Passive Serial           ;\r\n; Reserve all unused pins                      ; As output driving ground ;\r\n+----------------------------------------------+--------------------------+\r\n\r\n\r\n+-----------------+\r\n; Fitter Messages ;\r\n+-----------------+\r\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\r\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\r\nInfo (119004): Automatically selected device 5M40ZM64C4 for design xnor_gate\r\nInfo (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time\r\nWarning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.\r\nInfo (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices\r\n    Info (176445): Device 5M80ZM64C4 is compatible\r\nCritical Warning (169085): No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.\r\nCritical Warning (332012): Synopsys Design Constraints File file not found: 'xnor_gate.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.\r\nInfo (332144): No user constrained base clocks found in the design\r\nInfo (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.\r\nWarning (332068): No clocks defined in design.\r\nInfo (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements\r\n    Info (332127): Assuming a default timing requirement\r\nInfo (332159): No clocks to report\r\nWarning (332068): No clocks defined in design.\r\nInfo (186079): Completed User Assigned Global Signals Promotion Operation\r\nInfo (186079): Completed Auto Global Promotion Operation\r\nInfo (176234): Starting register packing\r\nInfo (186468): Started processing fast register assignments\r\nInfo (186469): Finished processing fast register assignments\r\nInfo (176235): Finished register packing\r\nInfo (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement\r\n    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)\r\n        Info (176212): I/O standards used: 3.3-V LVTTL.\r\nInfo (176215): I/O bank details before I/O pin placement\r\n    Info (176214): Statistics of I/O banks\r\n        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available\r\n        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available\r\nInfo (171121): Fitter preparation operations ending: elapsed time is 00:00:00\r\nInfo (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.\r\nInfo (170189): Fitter placement preparation operations beginning\r\nInfo (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00\r\nInfo (170191): Fitter placement operations beginning\r\nInfo (170137): Fitter placement was successful\r\nInfo (170192): Fitter placement operations ending: elapsed time is 00:00:00\r\nInfo (170193): Fitter routing operations beginning\r\nInfo (170195): Router estimated average interconnect usage is 0% of the available device resources\r\n    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5\r\nInfo (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.\r\n    Info (170201): Optimizations that may affect the design's routability were skipped\r\n    Info (170200): Optimizations that may affect the design's timing were skipped\r\nInfo (170194): Fitter routing operations ending: elapsed time is 00:00:00\r\nInfo (11888): Total time spent on timing analysis during the Fitter is 0.10 seconds.\r\nInfo (11218): Fitter post-fit operations ending: elapsed time is 00:00:00\r\nWarning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.\r\nInfo (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg\r\nInfo: Quartus Prime Fitter was successful. 0 errors, 7 warnings\r\n    Info: Peak virtual memory: 5901 megabytes\r\n    Info: Processing ended: Wed Jun 25 12:57:16 2025\r\n    Info: Elapsed time: 00:00:01\r\n    Info: Total CPU time (on all processors): 00:00:02\r\n\r\n\r\n+----------------------------+\r\n; Fitter Suppressed Messages ;\r\n+----------------------------+\r\nThe suppressed messages can be found in C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg.\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.rpt b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.rpt
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.rpt	(date 1751261979654)
@@ -1,5 +1,5 @@
 Fitter report for xnor_gate
-Wed Jun 25 12:57:16 2025
+Mon Jun 30 13:39:39 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -54,7 +54,7 @@
 +-------------------------------------------------------------------------+
 ; Fitter Summary                                                          ;
 +-----------------------+-------------------------------------------------+
-; Fitter Status         ; Successful - Wed Jun 25 12:57:16 2025           ;
+; Fitter Status         ; Successful - Mon Jun 30 13:39:39 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; xnor_gate                                       ;
 ; Top-level Entity Name ; xnor_gate                                       ;
@@ -469,8 +469,8 @@
 Info (144001): Generated suppressed messages file C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.smsg
 Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
     Info: Peak virtual memory: 5901 megabytes
-    Info: Processing ended: Wed Jun 25 12:57:16 2025
-    Info: Elapsed time: 00:00:01
+    Info: Processing ended: Mon Jun 30 13:39:39 2025
+    Info: Elapsed time: 00:00:02
     Info: Total CPU time (on all processors): 00:00:02
 
 
Index: gate-level-modeling/emago/and_gate/db/and_gate.map.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750825984905 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Analysis & Synthesis Quartus Prime \" \"Running Quartus Prime Analysis & Synthesis\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750825984906 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 12:33:04 2025 \" \"Processing started: Wed Jun 25 12:33:04 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825984906 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825984906 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate \" \"Command: quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825984906 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825985385 \"\"}\r\n{ \"Info\" \"IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS\" \"12 12 \" \"Parallel compilation is enabled and will use 12 of the 12 processors detected\" {  } {  } 0 20030 \"Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825985385 \"\"}\r\n{ \"Info\" \"ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES\" \"and_gate.v 1 1 \" \"Found 1 design units, including 1 entities, in source file and_gate.v\" { { \"Info\" \"ISGN_ENTITY_NAME\" \"1 and_gate \" \"Found entity 1: and_gate\" {  } { { \"and_gate.v\" \"\" { Text \"C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/and_gate.v\" 10 -1 0 } }  } 0 12023 \"Found entity %1!d!: %2!s!\" 0 0 \"Design Software\" 0 -1 1750825995110 \"\"}  } {  } 0 12021 \"Found %2!llu! design units, including %3!llu! entities, in source file %1!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825995110 \"\"}\r\n{ \"Info\" \"ISGN_START_ELABORATION_TOP\" \"and_gate \" \"Elaborating entity \\\"and_gate\\\" for the top level hierarchy\" {  } {  } 0 12127 \"Elaborating entity \\\"%1!s!\\\" for the top level hierarchy\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825995150 \"\"}\r\n{ \"Info\" \"ICUT_CUT_TM_SUMMARY\" \"4 \" \"Implemented 4 device resources after synthesis - the final resource count might be different\" { { \"Info\" \"ICUT_CUT_TM_IPINS\" \"2 \" \"Implemented 2 input pins\" {  } {  } 0 21058 \"Implemented %1!d! input pins\" 0 0 \"Design Software\" 0 -1 1750825995347 \"\"} { \"Info\" \"ICUT_CUT_TM_OPINS\" \"1 \" \"Implemented 1 output pins\" {  } {  } 0 21059 \"Implemented %1!d! output pins\" 0 0 \"Design Software\" 0 -1 1750825995347 \"\"} { \"Info\" \"ICUT_CUT_TM_LCELLS\" \"1 \" \"Implemented 1 logic cells\" {  } {  } 0 21061 \"Implemented %1!d! logic cells\" 0 0 \"Design Software\" 0 -1 1750825995347 \"\"}  } {  } 0 21057 \"Implemented %1!d! device resources after synthesis - the final resource count might be different\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825995347 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Analysis & Synthesis 0 s 1  Quartus Prime \" \"Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4722 \" \"Peak virtual memory: 4722 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750825995389 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 12:33:15 2025 \" \"Processing ended: Wed Jun 25 12:33:15 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825995389 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:11 \" \"Elapsed time: 00:00:11\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750825995389 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:27 \" \"Total CPU time (on all processors): 00:00:27\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750825995389 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Analysis & Synthesis\" 0 -1 1750825995389 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/and_gate/db/and_gate.map.qmsg b/gate-level-modeling/emago/and_gate/db/and_gate.map.qmsg
--- a/gate-level-modeling/emago/and_gate/db/and_gate.map.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/and_gate/db/and_gate.map.qmsg	(date 1751260690532)
@@ -1,9 +1,9 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750825984905 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750825984906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 12:33:04 2025 " "Processing started: Wed Jun 25 12:33:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750825984906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825984906 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825984906 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750825985385 ""}
-{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750825985385 ""}
-{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/and_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750825995110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825995110 ""}
-{ "Info" "ISGN_START_ELABORATION_TOP" "and_gate " "Elaborating entity \"and_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750825995150 ""}
-{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750825995347 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750825995347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750825995347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750825995347 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750825995389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 12:33:15 2025 " "Processing ended: Wed Jun 25 12:33:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750825995389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750825995389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750825995389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750825995389 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751260680139 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751260680140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:17:59 2025 " "Processing started: Mon Jun 30 13:17:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751260680140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260680140 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260680140 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751260680614 ""}
+{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751260680615 ""}
+{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Users/Ernie James Mago/PycharmProjects/intro-hdl/gate-level-modeling/emago/and_gate/and_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751260690185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260690185 ""}
+{ "Info" "ISGN_START_ELABORATION_TOP" "and_gate " "Elaborating entity \"and_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751260690221 ""}
+{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751260690453 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751260690453 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751260690453 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751260690453 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751260690506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:18:10 2025 " "Processing ended: Mon Jun 30 13:18:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751260690506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751260690506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751260690506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751260690506 ""}
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.flow.rpt
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Flow report for xnor_gate\r\nWed Jun 25 12:57:24 2025\r\nQuartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\n\r\n\r\n---------------------\r\n; Table of Contents ;\r\n---------------------\r\n  1. Legal Notice\r\n  2. Flow Summary\r\n  3. Flow Settings\r\n  4. Flow Non-Default Global Settings\r\n  5. Flow Elapsed Time\r\n  6. Flow OS Summary\r\n  7. Flow Log\r\n  8. Flow Messages\r\n  9. Flow Suppressed Messages\r\n\r\n\r\n\r\n----------------\r\n; Legal Notice ;\r\n----------------\r\nCopyright (C) 2025  Altera Corporation. All rights reserved.\r\nYour use of Altera Corporation's design tools, logic functions \r\nand other software and tools, and any partner logic \r\nfunctions, and any output files from any of the foregoing \r\n(including device programming or simulation files), and any \r\nassociated documentation or information are expressly subject \r\nto the terms and conditions of the Altera Program License \r\nSubscription Agreement, the Altera Quartus Prime License Agreement,\r\nthe Altera IP License Agreement, or other applicable license\r\nagreement, including, without limitation, that your use is for\r\nthe sole purpose of programming logic devices manufactured by\r\nAltera and sold by Altera or its authorized distributors.  Please\r\nrefer to the Altera Software License Subscription Agreements \r\non the Quartus Prime software download page.\r\n\r\n\r\n\r\n+-------------------------------------------------------------------------+\r\n; Flow Summary                                                            ;\r\n+-----------------------+-------------------------------------------------+\r\n; Flow Status           ; Successful - Wed Jun 25 12:57:24 2025           ;\r\n; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;\r\n; Revision Name         ; xnor_gate                                       ;\r\n; Top-level Entity Name ; xnor_gate                                       ;\r\n; Family                ; MAX V                                           ;\r\n; Total logic elements  ; 1 / 40 ( 3 % )                                  ;\r\n; Total pins            ; 3 / 30 ( 10 % )                                 ;\r\n; Total virtual pins    ; 0                                               ;\r\n; UFM blocks            ; 0 / 1 ( 0 % )                                   ;\r\n; Device                ; 5M40ZM64C4                                      ;\r\n; Timing Models         ; Final                                           ;\r\n+-----------------------+-------------------------------------------------+\r\n\r\n\r\n+-----------------------------------------+\r\n; Flow Settings                           ;\r\n+-------------------+---------------------+\r\n; Option            ; Setting             ;\r\n+-------------------+---------------------+\r\n; Start date & time ; 06/25/2025 12:57:04 ;\r\n; Main task         ; Compilation         ;\r\n; Revision Name     ; xnor_gate           ;\r\n+-------------------+---------------------+\r\n\r\n\r\n+-------------------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Non-Default Global Settings                                                                                                    ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n; COMPILER_SIGNATURE_ID           ; 264948484817235.175082742434600 ; --            ; --          ; --                                ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;\r\n; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;\r\n; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;\r\n; EDA_SIMULATION_TOOL             ; Questa Intel FPGA (Verilog)     ; <None>        ; --          ; --                                ;\r\n; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;\r\n; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;\r\n+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+\r\n\r\n\r\n+--------------------------------------------------------------------------------------------------------------------------+\r\n; Flow Elapsed Time                                                                                                        ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;\r\n; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;\r\n; Assembler            ; 00:00:02     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;\r\n; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;\r\n; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;\r\n; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:31                           ;\r\n+----------------------+--------------+-------------------------+---------------------+------------------------------------+\r\n\r\n\r\n+------------------------------------------------------------------------------------+\r\n; Flow OS Summary                                                                    ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n; Analysis & Synthesis ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Fitter               ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Assembler            ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; Timing Analyzer      ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n; EDA Netlist Writer   ; LAPTOP-ICEHKOS5  ; Windows 10 ; 10.0       ; x86_64         ;\r\n+----------------------+------------------+------------+------------+----------------+\r\n\r\n\r\n------------\r\n; Flow Log ;\r\n------------\r\nquartus_map --read_settings_files=on --write_settings_files=off xnor_gate -c xnor_gate\r\nquartus_fit --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate\r\nquartus_asm --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate\r\nquartus_sta xnor_gate -c xnor_gate\r\nquartus_eda --read_settings_files=off --write_settings_files=off xnor_gate -c xnor_gate\r\n\r\n\r\n\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.flow.rpt b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.flow.rpt
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.flow.rpt	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.flow.rpt	(date 1751261985395)
@@ -1,5 +1,5 @@
 Flow report for xnor_gate
-Wed Jun 25 12:57:24 2025
+Mon Jun 30 13:39:45 2025
 Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 
 
@@ -41,7 +41,7 @@
 +-------------------------------------------------------------------------+
 ; Flow Summary                                                            ;
 +-----------------------+-------------------------------------------------+
-; Flow Status           ; Successful - Wed Jun 25 12:57:24 2025           ;
+; Flow Status           ; Successful - Mon Jun 30 13:39:45 2025           ;
 ; Quartus Prime Version ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
 ; Revision Name         ; xnor_gate                                       ;
 ; Top-level Entity Name ; xnor_gate                                       ;
@@ -60,7 +60,7 @@
 +-------------------+---------------------+
 ; Option            ; Setting             ;
 +-------------------+---------------------+
-; Start date & time ; 06/25/2025 12:57:04 ;
+; Start date & time ; 06/30/2025 13:39:26 ;
 ; Main task         ; Compilation         ;
 ; Revision Name     ; xnor_gate           ;
 +-------------------+---------------------+
@@ -71,7 +71,7 @@
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
 ; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
 +---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
-; COMPILER_SIGNATURE_ID           ; 264948484817235.175082742434600 ; --            ; --          ; --                                ;
+; COMPILER_SIGNATURE_ID           ; 156908582486355.175126196619396 ; --            ; --          ; --                                ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
 ; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
@@ -88,12 +88,12 @@
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 ; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
-; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;
-; Fitter               ; 00:00:01     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
-; Assembler            ; 00:00:02     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
+; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4722 MB             ; 00:00:26                           ;
+; Fitter               ; 00:00:02     ; 1.0                     ; 5901 MB             ; 00:00:02                           ;
+; Assembler            ; 00:00:01     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
 ; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4697 MB             ; 00:00:01                           ;
 ; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4641 MB             ; 00:00:01                           ;
-; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:31                           ;
+; Total                ; 00:00:15     ; --                      ; --                  ; 00:00:31                           ;
 +----------------------+--------------+-------------------------+---------------------+------------------------------------+
 
 
Index: gate-level-modeling/emago/not_gate/db/not_gate.npp.qmsg
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>{ \"Info\" \"IQEXE_SEPARATOR\" \"\" \"*******************************************************************\" {  } {  } 3 0 \"*******************************************************************\" 0 0 \"Design Software\" 0 -1 1750828175866 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_PRODUCT\" \"Netlist Viewers Preprocess Quartus Prime \" \"Running Quartus Prime Netlist Viewers Preprocess\" { { \"Info\" \"IQEXE_START_BANNER_VERSION\" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition \" \"Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\" {  } {  } 0 0 \"%1!s!\" 0 0 \"Design Software\" 0 -1 1750828175867 \"\"} { \"Info\" \"IQEXE_START_BANNER_TIME\" \"Wed Jun 25 13:09:35 2025 \" \"Processing started: Wed Jun 25 13:09:35 2025\" {  } {  } 0 0 \"Processing started: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828175867 \"\"}  } {  } 4 0 \"Running %2!s! %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750828175867 \"\"}\r\n{ \"Info\" \"IQEXE_START_BANNER_COMMANDLINE\" \"quartus_npp not_gate -c not_gate --netlist_type=sgate \" \"Command: quartus_npp not_gate -c not_gate --netlist_type=sgate\" {  } {  } 0 0 \"Command: %1!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750828175867 \"\"}\r\n{ \"Warning\" \"WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC\" \"\" \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" {  } {  } 0 18236 \"Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750828176145 \"\"}\r\n{ \"Info\" \"IQEXE_ERROR_COUNT\" \"Netlist Viewers Preprocess 0 s 1  Quartus Prime \" \"Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning\" { { \"Info\" \"IQEXE_END_PEAK_VSIZE_MEMORY\" \"4571 \" \"Peak virtual memory: 4571 megabytes\" {  } {  } 0 0 \"Peak virtual memory: %1!s! megabytes\" 0 0 \"Design Software\" 0 -1 1750828176152 \"\"} { \"Info\" \"IQEXE_END_BANNER_TIME\" \"Wed Jun 25 13:09:36 2025 \" \"Processing ended: Wed Jun 25 13:09:36 2025\" {  } {  } 0 0 \"Processing ended: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828176152 \"\"} { \"Info\" \"IQEXE_ELAPSED_TIME\" \"00:00:01 \" \"Elapsed time: 00:00:01\" {  } {  } 0 0 \"Elapsed time: %1!s!\" 0 0 \"Design Software\" 0 -1 1750828176152 \"\"} { \"Info\" \"IQEXE_ELAPSED_CPU_TIME\" \"00:00:00 \" \"Total CPU time (on all processors): 00:00:00\" {  } {  } 0 0 \"Total CPU time (on all processors): %1!s!\" 0 0 \"Design Software\" 0 -1 1750828176152 \"\"}  } {  } 0 0 \"%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!\" 0 0 \"Netlist Viewers Preprocess\" 0 -1 1750828176152 \"\"}\r\n
===================================================================
diff --git a/gate-level-modeling/emago/not_gate/db/not_gate.npp.qmsg b/gate-level-modeling/emago/not_gate/db/not_gate.npp.qmsg
--- a/gate-level-modeling/emago/not_gate/db/not_gate.npp.qmsg	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/not_gate/db/not_gate.npp.qmsg	(date 1751261555197)
@@ -1,5 +1,5 @@
-{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750828175866 ""}
-{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750828175867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 13:09:35 2025 " "Processing started: Wed Jun 25 13:09:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750828175867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750828175867 ""}
-{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp not_gate -c not_gate --netlist_type=sgate " "Command: quartus_npp not_gate -c not_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750828175867 ""}
-{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1750828176145 ""}
-{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750828176152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 13:09:36 2025 " "Processing ended: Wed Jun 25 13:09:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750828176152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750828176152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750828176152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1750828176152 ""}
+{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751261554772 ""}
+{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751261554773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 13:32:34 2025 " "Processing started: Mon Jun 30 13:32:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751261554773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261554773 ""}
+{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp not_gate -c not_gate --netlist_type=sgate " "Command: quartus_npp not_gate -c not_gate --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261554773 ""}
+{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1751261555114 ""}
+{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751261555129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 13:32:35 2025 " "Processing ended: Mon Jun 30 13:32:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751261555129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751261555129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751261555129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1751261555129 ""}
Index: gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.summary
IDEA additional info:
Subsystem: com.intellij.openapi.diff.impl.patch.BaseRevisionTextPatchEP
<+>Fitter Status : Successful - Wed Jun 25 12:57:16 2025\r\nQuartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition\r\nRevision Name : xnor_gate\r\nTop-level Entity Name : xnor_gate\r\nFamily : MAX V\r\nDevice : 5M40ZM64C4\r\nTiming Models : Final\r\nTotal logic elements : 1 / 40 ( 3 % )\r\nTotal pins : 3 / 30 ( 10 % )\r\nTotal virtual pins : 0\r\nUFM blocks : 0 / 1 ( 0 % )\r\n
===================================================================
diff --git a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.summary b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.summary
--- a/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.summary	(revision e2ad52d970bbd169c8619d2140e3a6b02a18d38d)
+++ b/gate-level-modeling/emago/xnor_gate/output_files/xnor_gate.fit.summary	(date 1751261979569)
@@ -1,4 +1,4 @@
-Fitter Status : Successful - Wed Jun 25 12:57:16 2025
+Fitter Status : Successful - Mon Jun 30 13:39:39 2025
 Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
 Revision Name : xnor_gate
 Top-level Entity Name : xnor_gate
