/*
   Copyright (C) 2004 - 2018 Universit√© de Versailles Saint-Quentin-en-Yvelines (UVSQ)

   This file is part of MAQAO.

  MAQAO is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public License
   as published by the Free Software Foundation; either version 3
   of the License, or (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU Lesser General Public License for more details.

   You should have received a copy of the GNU Lesser General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */


/**
* \file arm64_fct_5.c
* \brief This file contains the bodies of functions corresponding to semantic actions
* \warning This file has been automatically generated by MINJAG from file arm64_6bf96bbfcca0afd1af78d50ba75869a8.bdf and should not be modified
* */
#include <stdlib.h>
#include "fsmutils.h"
#include "arm64_arch.h"
#include "arm64_sym.h"
#include "arm64_macros.h"
#include "arm64_fct.h"
#ifdef INSN_OPCODE_2b01
void arm64_coder__640(void** vars) {
	/*Reduction for line 670 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRECPE_ARM64_FM_RCP_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRECPE,ISET_ARM64,FM_RCP,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__641(void** vars) {
	/*Reduction for line 678 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRINTA_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTA,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__642(void** vars) {
	/*Reduction for line 682 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRINTI_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTI,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__643(void** vars) {
	/*Reduction for line 686 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRINTM_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTM,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__644(void** vars) {
	/*Reduction for line 690 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRINTN_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTN,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__645(void** vars) {
	/*Reduction for line 694 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRINTP_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTP,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__646(void** vars) {
	/*Reduction for line 698 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRINTX_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTX,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__647(void** vars) {
	/*Reduction for line 702 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRINTZ_ARM64_FM_RND_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRINTZ,ISET_ARM64,FM_RND,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__648(void** vars) {
	/*Reduction for line 708 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FRSQRTE_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FRSQRTE,ISET_ARM64,FM_SQRT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__649(void** vars) {
	/*Reduction for line 714 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_FSQRT_ARM64_FM_SQRT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FSQRT,ISET_ARM64,FM_SQRT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__650(void** vars) {
	/*Reduction for line 1027 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1851(vars),I_MOVI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,W8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__651(void** vars) {
	/*Reduction for line 1028 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1861(vars),I_MOVI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__652(void** vars) {
	/*Reduction for line 1029 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1862(vars),I_MOVI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__653(void** vars) {
	/*Reduction for line 1030 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MOVI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1863(vars),I_MOVI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__654(void** vars) {
	/*Reduction for line 1051 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MVN_ARM64_FM_NOT_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_MVN,ISET_ARM64,FM_NOT,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__655(void** vars) {
	/*Reduction for line 1052 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1861(vars),I_MVNI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__656(void** vars) {
	/*Reduction for line 1053 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1862(vars),I_MVNI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__657(void** vars) {
	/*Reduction for line 1054 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_MVNI_ARM64_FM_MOV_A_NA_S_SIMD_T_INT_T_INT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1863(vars),I_MVNI,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_INT,T_INT,DATASZ_64b,DATASZ_64b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__658(void** vars) {
	/*Reduction for line 1065 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1861(vars),I_ORR,ISET_ARM64,FM_OR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,W4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__659(void** vars) {
	/*Reduction for line 1066 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_ORR_ARM64_FM_OR_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_IMMEDIATE_DATASZ_8b_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1862(vars),I_ORR,ISET_ARM64,FM_OR,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,W2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__660(void** vars) {
	/*Reduction for line 1087 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_RBIT_ARM64_FM_UNDEF_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_RBIT,ISET_ARM64,FM_UNDEF,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__661(void** vars) {
	/*Reduction for line 1094 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_REV16_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_REV16,ISET_ARM64,FM_BSWAP,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__662(void** vars) {
	/*Reduction for line 1096 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_REV32_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_REV32,ISET_ARM64,FM_BSWAP,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,RW8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__663(void** vars) {
	/*Reduction for line 1097 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_REV32_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_REV32,ISET_ARM64,FM_BSWAP,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,RW4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__664(void** vars) {
	/*Reduction for line 1135 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SADDLV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_8b,DATASZ_VAR,R8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__665(void** vars) {
	/*Reduction for line 1136 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_SADDLV_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SADDLV,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_16b,DATASZ_VAR,R4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__666(void** vars) {
	/*Reduction for line 1156 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_SCVTF_ARM64_FM_CVT_A_NA_S_SIMD_T_SINT_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SCVTF,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_SINT,DATASZ_32b,DATASZ_32b,DATASZ_VAR,RW2Sto4S,vars[BDFVar__Q]);
}
void arm64_coder__667(void** vars) {
	/*Reduction for line 1205 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SMAXV,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,R8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__668(void** vars) {
	/*Reduction for line 1206 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_SMAXV_ARM64_FM_MAX_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SMAXV,ISET_ARM64,FM_MAX,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,R4Hto8H,vars[BDFVar__Q]);
}
void arm64_coder__669(void** vars) {
	/*Reduction for line 1211 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SMINV,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_VAR,R8Bto16B,vars[BDFVar__Q]);
}
void arm64_coder__670(void** vars) {
	/*Reduction for line 1212 from the ISA description file*/
	INSN_OPCODE_2b01(vars[BDFVar__template],arm64_VARIANTID_SMINV_ARM64_FM_MIN_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SMINV,ISET_ARM64,FM_MIN,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_16b,DATASZ_VAR,R4Hto8H,vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_2b11
void arm64_coder__671(void** vars) {
	/*Reduction for line 1896 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_USQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_USQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__672(void** vars) {
	/*Reduction for line 1675 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_SUQADD_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SUQADD,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__673(void** vars) {
	/*Reduction for line 212 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_ABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_ABS,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_INT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__674(void** vars) {
	/*Reduction for line 295 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_CLS_ARM64_FM_CNT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_CLS,ISET_ARM64,FM_CNT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__675(void** vars) {
	/*Reduction for line 298 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_CLZ_ARM64_FM_CNT_A_NA_S_SIMD_T_INT_T_INT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_CLZ,ISET_ARM64,FM_CNT,A_NA,S_SIMD,T_INT,T_INT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__676(void** vars) {
	/*Reduction for line 1056 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_NEG_ARM64_FM_NEG_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_NEG,ISET_ARM64,FM_NEG,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__677(void** vars) {
	/*Reduction for line 1098 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_REV64_ARM64_FM_BSWAP_A_NA_S_SIMD_T_BIT_T_BIT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_REV64,ISET_ARM64,FM_BSWAP,A_NA,S_SIMD,T_BIT,T_BIT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__678(void** vars) {
	/*Reduction for line 1255 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_SQABS_ARM64_FM_ABS_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQABS,ISET_ARM64,FM_ABS,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__679(void** vars) {
	/*Reduction for line 1313 from the ISA description file*/
	INSN_OPCODE_2b11(vars[BDFVar__template],arm64_VARIANTID_SQNEG_ARM64_FM_NEG_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQNEG,ISET_ARM64,FM_NEG,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,RW8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_2c00
void arm64_coder__680(void** vars) {
	/*Reduction for line 1924 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_XTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__681(void** vars) {
	/*Reduction for line 1923 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_XTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__682(void** vars) {
	/*Reduction for line 1922 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_XTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_XTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__683(void** vars) {
	/*Reduction for line 1921 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_XTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__684(void** vars) {
	/*Reduction for line 1920 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_XTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__685(void** vars) {
	/*Reduction for line 1919 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_XTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_XTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__686(void** vars) {
	/*Reduction for line 1861 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UQXTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__687(void** vars) {
	/*Reduction for line 1860 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UQXTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__688(void** vars) {
	/*Reduction for line 1859 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_UQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UQXTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__689(void** vars) {
	/*Reduction for line 1858 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UQXTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__690(void** vars) {
	/*Reduction for line 1857 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UQXTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__691(void** vars) {
	/*Reduction for line 1856 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_UQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UQXTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__692(void** vars) {
	/*Reduction for line 1412 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTUN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__693(void** vars) {
	/*Reduction for line 1411 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTUN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__694(void** vars) {
	/*Reduction for line 1410 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTUN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTUN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__695(void** vars) {
	/*Reduction for line 1409 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTUN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__696(void** vars) {
	/*Reduction for line 1408 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTUN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__697(void** vars) {
	/*Reduction for line 1407 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTUN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTUN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__698(void** vars) {
	/*Reduction for line 1403 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
void arm64_coder__699(void** vars) {
	/*Reduction for line 1402 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W8H,R4S);
}
void arm64_coder__700(void** vars) {
	/*Reduction for line 1401 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTN2_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTN2,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W16B,R8H);
}
void arm64_coder__701(void** vars) {
	/*Reduction for line 1400 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__702(void** vars) {
	/*Reduction for line 1399 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_16b,DATASZ_32b,DATASZ_128b,W4H,R4S);
}
void arm64_coder__703(void** vars) {
	/*Reduction for line 1398 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_SQXTN_ARM64_FM_MOV_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SQXTN,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_16b,DATASZ_128b,W8B,R8H);
}
void arm64_coder__704(void** vars) {
	/*Reduction for line 249 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_AESD_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_AESD,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_128b,W16B,R16B);
}
void arm64_coder__705(void** vars) {
	/*Reduction for line 250 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_AESE_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_AESE,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_128b,W16B,R16B);
}
void arm64_coder__706(void** vars) {
	/*Reduction for line 251 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_AESIMC_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_AESIMC,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_128b,W16B,R16B);
}
void arm64_coder__707(void** vars) {
	/*Reduction for line 252 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_AESMC_ARM64_FM_CRYPTO_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_AESMC,ISET_ARM64,FM_CRYPTO,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_8b,DATASZ_8b,DATASZ_128b,W16B,R16B);
}
void arm64_coder__708(void** vars) {
	/*Reduction for line 378 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1990(vars,BDFVar__RN,BDFVar__IMM1),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b,W2D,RD);
}
void arm64_coder__709(void** vars) {
	/*Reduction for line 540 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_FCVTXN_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTXN,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_64b,DATASZ_128b,W2S,R2D);
}
void arm64_coder__710(void** vars) {
	/*Reduction for line 541 from the ISA description file*/
	INSN_OPCODE_2c00(vars[BDFVar__template],arm64_VARIANTID_FCVTXN2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTXN2,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_32b,DATASZ_64b,DATASZ_128b,W4S,R2D);
}
#endif
#ifdef INSN_OPCODE_2c01
void arm64_coder__711(void** vars) {
	/*Reduction for line 375 from the ISA description file*/
	INSN_OPCODE_2c01(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1987(vars,BDFVar__RN,BDFVar__IMM4),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_8b,DATASZ_8b,DATASZ_8b,W8Bto16B,RB,vars[BDFVar__Q]);
}
void arm64_coder__712(void** vars) {
	/*Reduction for line 376 from the ISA description file*/
	INSN_OPCODE_2c01(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1988(vars,BDFVar__RN,BDFVar__IMM3),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_16b,DATASZ_16b,DATASZ_16b,W4Hto8H,RH,vars[BDFVar__Q]);
}
void arm64_coder__713(void** vars) {
	/*Reduction for line 377 from the ISA description file*/
	INSN_OPCODE_2c01(vars[BDFVar__template],arm64_VARIANTID_DUP_ARM64_FM_MOV_A_NA_S_SIMD_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_INDEXED_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__1989(vars,BDFVar__RN,BDFVar__IMM2),I_DUP,ISET_ARM64,FM_MOV,A_NA,S_SIMD,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b,W2Sto4S,RS,vars[BDFVar__Q]);
}
void arm64_coder__714(void** vars) {
	/*Reduction for line 487 from the ISA description file*/
	INSN_OPCODE_2c01(vars[BDFVar__template],arm64_VARIANTID_FCVTL_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTL,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W4Sto2D,R4Hto2S,vars[BDFVar__S]);
}
void arm64_coder__715(void** vars) {
	/*Reduction for line 488 from the ISA description file*/
	INSN_OPCODE_2c01(vars[BDFVar__template],arm64_VARIANTID_FCVTL2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTL2,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W4Sto2D,R8Hto4S,vars[BDFVar__S]);
}
void arm64_coder__716(void** vars) {
	/*Reduction for line 505 from the ISA description file*/
	INSN_OPCODE_2c01(vars[BDFVar__template],arm64_VARIANTID_FCVTN_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTN,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W4Hto2S,R4Sto2D,vars[BDFVar__S]);
}
void arm64_coder__717(void** vars) {
	/*Reduction for line 506 from the ISA description file*/
	INSN_OPCODE_2c01(vars[BDFVar__template],arm64_VARIANTID_FCVTN2_ARM64_FM_CVT_A_NA_S_SIMD_T_FP_T_FP_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_FCVTN2,ISET_ARM64,FM_CVT,A_NA,S_SIMD,T_FP,T_FP,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W8Hto4S,R4Sto2D,vars[BDFVar__S]);
}
#endif
#ifdef INSN_OPCODE_2c11
void arm64_coder__718(void** vars) {
	/*Reduction for line 1726 from the ISA description file*/
	INSN_OPCODE_2c11(vars[BDFVar__template],arm64_VARIANTID_UADDLP_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UADDLP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W4Hto2D,R8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__719(void** vars) {
	/*Reduction for line 1719 from the ISA description file*/
	INSN_OPCODE_2c11(vars[BDFVar__template],arm64_VARIANTID_UADALP_ARM64_FM_ADD_A_NA_S_SIMD_T_UINT_T_UINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2089(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_UADALP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_UINT,T_UINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W4Hto2D,R8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__720(void** vars) {
	/*Reduction for line 1127 from the ISA description file*/
	INSN_OPCODE_2c11(vars[BDFVar__template],arm64_VARIANTID_SADALP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SADALP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W4Hto2D,R8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
void arm64_coder__721(void** vars) {
	/*Reduction for line 1134 from the ISA description file*/
	INSN_OPCODE_2c11(vars[BDFVar__template],arm64_VARIANTID_SADDLP_ARM64_FM_ADD_A_NA_S_SIMD_T_SINT_T_SINT_DATASZ_VAR_DATASZ_VAR_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_WRITE_OPRN_REGISTER_SIMD_VECTOR_DATASZ_QWORD_READ,arm64_coder__2086(vars,BDFVar__RD),arm64_coder__2087(vars,BDFVar__RN),I_SADDLP,ISET_ARM64,FM_ADD,A_NA,S_SIMD,T_SINT,T_SINT,DATASZ_VAR,DATASZ_VAR,DATASZ_VAR,W4Hto2D,R8Bto4S,vars[BDFVar__AS],vars[BDFVar__Q]);
}
#endif
#ifdef INSN_OPCODE_3a00
void arm64_coder__722(void** vars) {
	/*Reduction for line 1898 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_USRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2061(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1846(vars),I_USRA,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__723(void** vars) {
	/*Reduction for line 1887 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_USHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1846(vars),I_USHR,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__724(void** vars) {
	/*Reduction for line 1878 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_USHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),I_USHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__725(void** vars) {
	/*Reduction for line 1873 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_URSRA_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2061(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1846(vars),I_URSRA,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__726(void** vars) {
	/*Reduction for line 1867 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_URSHR_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1846(vars),I_URSHR,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__727(void** vars) {
	/*Reduction for line 1864 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_URSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),I_URSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__728(void** vars) {
	/*Reduction for line 1850 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),I_UQSUB,ISET_ARM64,FM_SUB,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__729(void** vars) {
	/*Reduction for line 1849 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),I_UQSUB,ISET_ARM64,FM_SUB,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__730(void** vars) {
	/*Reduction for line 1848 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2069(vars,BDFVar__RM),I_UQSUB,ISET_ARM64,FM_SUB,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__731(void** vars) {
	/*Reduction for line 1847 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2052(vars,BDFVar__RN),arm64_coder__2053(vars,BDFVar__RM),I_UQSUB,ISET_ARM64,FM_SUB,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__732(void** vars) {
	/*Reduction for line 1840 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__733(void** vars) {
	/*Reduction for line 1839 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__734(void** vars) {
	/*Reduction for line 1838 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__735(void** vars) {
	/*Reduction for line 1835 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__736(void** vars) {
	/*Reduction for line 1834 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__737(void** vars) {
	/*Reduction for line 1833 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2069(vars,BDFVar__RM),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__738(void** vars) {
	/*Reduction for line 1832 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2052(vars,BDFVar__RN),arm64_coder__2053(vars,BDFVar__RM),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__739(void** vars) {
	/*Reduction for line 1827 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1846(vars),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__740(void** vars) {
	/*Reduction for line 1826 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__741(void** vars) {
	/*Reduction for line 1825 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__742(void** vars) {
	/*Reduction for line 1824 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2052(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__743(void** vars) {
	/*Reduction for line 1817 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1845(vars),I_UQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__744(void** vars) {
	/*Reduction for line 1816 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_4b_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__1854(vars),I_UQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_16b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__745(void** vars) {
	/*Reduction for line 1815 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQRSHRN_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_IMMEDIATE_DATASZ_3b_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__1853(vars),I_UQRSHRN,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_8b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__746(void** vars) {
	/*Reduction for line 1812 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),I_UQRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__747(void** vars) {
	/*Reduction for line 1811 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),I_UQRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__748(void** vars) {
	/*Reduction for line 1810 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2069(vars,BDFVar__RM),I_UQRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__749(void** vars) {
	/*Reduction for line 1809 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQRSHL_ARM64_FM_SHIFT_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2052(vars,BDFVar__RN),arm64_coder__2053(vars,BDFVar__RM),I_UQRSHL,ISET_ARM64,FM_SHIFT,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__750(void** vars) {
	/*Reduction for line 1806 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),I_UQADD,ISET_ARM64,FM_ADD,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__751(void** vars) {
	/*Reduction for line 1805 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__2080(vars,BDFVar__RM),I_UQADD,ISET_ARM64,FM_ADD,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__752(void** vars) {
	/*Reduction for line 1804 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_16b_DATASZ_16b_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ_OPRN_REGISTER_SIMD_SCALAR_HWORD_DATASZ_HWORD_READ,arm64_coder__2066(vars,BDFVar__RD),arm64_coder__2067(vars,BDFVar__RN),arm64_coder__2069(vars,BDFVar__RM),I_UQADD,ISET_ARM64,FM_ADD,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_16b,DATASZ_16b,DATASZ_16b);
}
void arm64_coder__753(void** vars) {
	/*Reduction for line 1803 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UQADD_ARM64_FM_ADD_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_8b_DATASZ_8b_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_WRITE_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ_OPRN_REGISTER_SIMD_SCALAR_BYTE_DATASZ_BYTE_READ,arm64_coder__2050(vars,BDFVar__RD),arm64_coder__2052(vars,BDFVar__RN),arm64_coder__2053(vars,BDFVar__RM),I_UQADD,ISET_ARM64,FM_ADD,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_8b,DATASZ_8b,DATASZ_8b);
}
void arm64_coder__754(void** vars) {
	/*Reduction for line 1792 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UMULH_ARM64_FM_MUL_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),I_UMULH,ISET_ARM64,FM_MUL,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__755(void** vars) {
	/*Reduction for line 1755 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1977(vars,BDFVar__RM),I_UDIV,ISET_ARM64,FM_DIV,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__756(void** vars) {
	/*Reduction for line 1754 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UDIV_ARM64_FM_DIV_A_NA_S_SCALAR_T_UINT_T_UINT_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2097(vars,BDFVar__RM),I_UDIV,ISET_ARM64,FM_DIV,A_NA,S_SCALAR,T_UINT,T_UINT,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__757(void** vars) {
	/*Reduction for line 1749 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),arm64_coder__1846(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_UFXP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__758(void** vars) {
	/*Reduction for line 1748 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),arm64_coder__1846(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_UFXP,DATASZ_32b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__759(void** vars) {
	/*Reduction for line 1747 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2091(vars,BDFVar__RN),arm64_coder__1845(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_UFXP,DATASZ_64b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__760(void** vars) {
	/*Reduction for line 1746 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2091(vars,BDFVar__RN),arm64_coder__1845(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_UFXP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__761(void** vars) {
	/*Reduction for line 1739 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_6b_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__1846(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_UFXP,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__762(void** vars) {
	/*Reduction for line 1738 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_UCVTF_ARM64_FM_CVT_A_NA_S_SCALAR_T_UFXP_T_FP_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_SWORD_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ,arm64_coder__2078(vars,BDFVar__RD),arm64_coder__2079(vars,BDFVar__RN),arm64_coder__1845(vars),I_UCVTF,ISET_ARM64,FM_CVT,A_NA,S_SCALAR,T_FP,T_UFXP,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__763(void** vars) {
	/*Reduction for line 1700 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_TBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,arm64_coder__1978(vars,BDFVar__RT),arm64_coder__1842(vars),arm64_coder__1965(vars),I_TBZ,ISET_ARM64,FM_CJUMP,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__764(void** vars) {
	/*Reduction for line 1699 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_TBZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,arm64_coder__2098(vars,BDFVar__RT),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1965(vars),I_TBZ,ISET_ARM64,FM_CJUMP,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__765(void** vars) {
	/*Reduction for line 1698 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_TBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_UNDEF_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,arm64_coder__1978(vars,BDFVar__RT),arm64_coder__1842(vars),arm64_coder__1965(vars),I_TBNZ,ISET_ARM64,FM_CJUMP,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__766(void** vars) {
	/*Reduction for line 1697 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_TBNZ_ARM64_FM_CJUMP_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_UNDEF_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_5b_READ_OPRN_POINTER_DATASZ_14b_READ,arm64_coder__2098(vars,BDFVar__RT),arm64_coder__1827(vars,BDFVar__IMM5),arm64_coder__1965(vars),I_TBNZ,ISET_ARM64,FM_CJUMP,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_UNDEF,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__767(void** vars) {
	/*Reduction for line 1670 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1986(vars,BDFVar__RM),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__768(void** vars) {
	/*Reduction for line 1669 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2096(vars,BDFVar__RN),arm64_coder__2105(vars,BDFVar__RM),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__769(void** vars) {
	/*Reduction for line 1668 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),arm64_coder__1855(vars,BDFVar__IMM12),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__770(void** vars) {
	/*Reduction for line 1667 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),arm64_coder__1826(vars,BDFVar__IMM12),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__771(void** vars) {
	/*Reduction for line 1666 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2091(vars,BDFVar__RN),arm64_coder__1855(vars,BDFVar__IMM12),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__772(void** vars) {
	/*Reduction for line 1665 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_IMMEDIATE_DATASZ_12b_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2091(vars,BDFVar__RN),arm64_coder__1826(vars,BDFVar__IMM12),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__773(void** vars) {
	/*Reduction for line 1664 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),arm64_coder__1985(vars,BDFVar__RM),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__774(void** vars) {
	/*Reduction for line 1663 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_STACK_DATASZ_DWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1973(vars,BDFVar__RN),arm64_coder__2104(vars,BDFVar__RM),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__775(void** vars) {
	/*Reduction for line 1662 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUBS_ARM64_FM_SUB_A_SETFLAGS_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_32b_DATASZ_32b_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_WRITE_OPRN_REGISTER_SWORD_OR_STACK_DATASZ_SWORD_READ_OPRN_REGISTER_SWORD_OR_ZERO_DATASZ_SWORD_READ,arm64_coder__2095(vars,BDFVar__RD),arm64_coder__2091(vars,BDFVar__RN),arm64_coder__2103(vars,BDFVar__RM),I_SUBS,ISET_ARM64,FM_SUB,A_SETFLAGS,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_32b,DATASZ_32b,DATASZ_32b);
}
void arm64_coder__776(void** vars) {
	/*Reduction for line 1653 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_WRITE_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ_OPRN_REGISTER_SIMD_SCALAR_DWORD_DATASZ_DWORD_READ,arm64_coder__2056(vars,BDFVar__RD),arm64_coder__2057(vars,BDFVar__RN),arm64_coder__2058(vars,BDFVar__RM),I_SUB,ISET_ARM64,FM_SUB,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
void arm64_coder__777(void** vars) {
	/*Reduction for line 1652 from the ISA description file*/
	INSN_OPCODE_3a00(vars[BDFVar__template],arm64_VARIANTID_SUB_ARM64_FM_SUB_A_NA_S_SCALAR_T_UNDEF_T_UNDEF_DATASZ_64b_DATASZ_64b_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_WRITE_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ_OPRN_REGISTER_DWORD_OR_ZERO_DATASZ_DWORD_READ,arm64_coder__1975(vars,BDFVar__RD),arm64_coder__1976(vars,BDFVar__RN),arm64_coder__1986(vars,BDFVar__RM),I_SUB,ISET_ARM64,FM_SUB,A_NA,S_SCALAR,T_UNDEF,T_UNDEF,DATASZ_64b,DATASZ_64b,DATASZ_64b);
}
#endif
