// Seed: 4150992128
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_2 (
    output logic id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    output uwire id_5,
    inout logic id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply1 id_9
);
  id_11 :
  assert property (@(negedge -1 or posedge id_7) 1)
  else;
  initial begin : LABEL_0
    id_6  = 1;
    id_11 = -1;
    id_0 <= 1;
    if ((1)) id_11 <= id_6;
    id_0 <= -1'd0;
  end
  assign id_5 = {1{1}};
  wire [-1 'b0 : 1 'b0] id_12;
  module_0 modCall_1 ();
endmodule
