// Seed: 3816980939
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
    , id_10,
    input id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    output reg id_7,
    input logic id_8,
    output id_9
);
  always @(id_3) begin
    id_7 <= 1'h0 ? 1 : id_1[1 : 1];
  end
endmodule
module module_1 ();
  assign id_7 = id_3;
endmodule
