
Voltage Analyzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dc8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08002ed4  08002ed4  00003ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f98  08002f98  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  08002f98  08002f98  00003f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002fa0  08002fa0  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fa0  08002fa0  00003fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002fa4  08002fa4  00003fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002fa8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  2000005c  08003004  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000240  08003004  00004240  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ecd  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000186c  00000000  00000000  0000bf52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0000d7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005c8  00000000  00000000  0000df60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017790  00000000  00000000  0000e528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e2f  00000000  00000000  00025cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087035  00000000  00000000  0002fae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6b1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002288  00000000  00000000  000b6b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000b8de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ebc 	.word	0x08002ebc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002ebc 	.word	0x08002ebc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <send_to_lcd>:
	}



void send_to_lcd (char data, int rs)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	6039      	str	r1, [r7, #0]
 8000166:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);
 8000168:	683b      	ldr	r3, [r7, #0]
 800016a:	b2db      	uxtb	r3, r3
 800016c:	461a      	mov	r2, r3
 800016e:	2102      	movs	r1, #2
 8000170:	4820      	ldr	r0, [pc, #128]	@ (80001f4 <send_to_lcd+0x98>)
 8000172:	f001 fa8f 	bl	8001694 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000176:	79fb      	ldrb	r3, [r7, #7]
 8000178:	08db      	lsrs	r3, r3, #3
 800017a:	b2db      	uxtb	r3, r3
 800017c:	f003 0301 	and.w	r3, r3, #1
 8000180:	b2db      	uxtb	r3, r3
 8000182:	461a      	mov	r2, r3
 8000184:	2180      	movs	r1, #128	@ 0x80
 8000186:	481b      	ldr	r0, [pc, #108]	@ (80001f4 <send_to_lcd+0x98>)
 8000188:	f001 fa84 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 800018c:	79fb      	ldrb	r3, [r7, #7]
 800018e:	089b      	lsrs	r3, r3, #2
 8000190:	b2db      	uxtb	r3, r3
 8000192:	f003 0301 	and.w	r3, r3, #1
 8000196:	b2db      	uxtb	r3, r3
 8000198:	461a      	mov	r2, r3
 800019a:	2140      	movs	r1, #64	@ 0x40
 800019c:	4815      	ldr	r0, [pc, #84]	@ (80001f4 <send_to_lcd+0x98>)
 800019e:	f001 fa79 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 80001a2:	79fb      	ldrb	r3, [r7, #7]
 80001a4:	085b      	lsrs	r3, r3, #1
 80001a6:	b2db      	uxtb	r3, r3
 80001a8:	f003 0301 	and.w	r3, r3, #1
 80001ac:	b2db      	uxtb	r3, r3
 80001ae:	461a      	mov	r2, r3
 80001b0:	2120      	movs	r1, #32
 80001b2:	4810      	ldr	r0, [pc, #64]	@ (80001f4 <send_to_lcd+0x98>)
 80001b4:	f001 fa6e 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 80001b8:	79fb      	ldrb	r3, [r7, #7]
 80001ba:	f003 0301 	and.w	r3, r3, #1
 80001be:	b2db      	uxtb	r3, r3
 80001c0:	461a      	mov	r2, r3
 80001c2:	2110      	movs	r1, #16
 80001c4:	480b      	ldr	r0, [pc, #44]	@ (80001f4 <send_to_lcd+0x98>)
 80001c6:	f001 fa65 	bl	8001694 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 80001ca:	2201      	movs	r2, #1
 80001cc:	2108      	movs	r1, #8
 80001ce:	4809      	ldr	r0, [pc, #36]	@ (80001f4 <send_to_lcd+0x98>)
 80001d0:	f001 fa60 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80001d4:	200a      	movs	r0, #10
 80001d6:	f000 fba5 	bl	8000924 <HAL_Delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 80001da:	2200      	movs	r2, #0
 80001dc:	2108      	movs	r1, #8
 80001de:	4805      	ldr	r0, [pc, #20]	@ (80001f4 <send_to_lcd+0x98>)
 80001e0:	f001 fa58 	bl	8001694 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80001e4:	200a      	movs	r0, #10
 80001e6:	f000 fb9d 	bl	8000924 <HAL_Delay>
}
 80001ea:	bf00      	nop
 80001ec:	3708      	adds	r7, #8
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	40010800 	.word	0x40010800

080001f8 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	4603      	mov	r3, r0
 8000200:	71fb      	strb	r3, [r7, #7]
    char datatosend;


    datatosend = ((cmd>>4)&0x0f);
 8000202:	79fb      	ldrb	r3, [r7, #7]
 8000204:	091b      	lsrs	r3, r3, #4
 8000206:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,0);
 8000208:	7bfb      	ldrb	r3, [r7, #15]
 800020a:	2100      	movs	r1, #0
 800020c:	4618      	mov	r0, r3
 800020e:	f7ff ffa5 	bl	800015c <send_to_lcd>


    datatosend = ((cmd)&0x0f);
 8000212:	79fb      	ldrb	r3, [r7, #7]
 8000214:	f003 030f 	and.w	r3, r3, #15
 8000218:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 800021a:	7bfb      	ldrb	r3, [r7, #15]
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f7ff ff9c 	bl	800015c <send_to_lcd>
}
 8000224:	bf00      	nop
 8000226:	3710      	adds	r7, #16
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}

0800022c <lcd_send_data>:

void lcd_send_data (char data)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0
 8000232:	4603      	mov	r3, r0
 8000234:	71fb      	strb	r3, [r7, #7]
	char datatosend;


	datatosend = ((data>>4)&0x0f);
 8000236:	79fb      	ldrb	r3, [r7, #7]
 8000238:	091b      	lsrs	r3, r3, #4
 800023a:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 800023c:	7bfb      	ldrb	r3, [r7, #15]
 800023e:	2101      	movs	r1, #1
 8000240:	4618      	mov	r0, r3
 8000242:	f7ff ff8b 	bl	800015c <send_to_lcd>


	datatosend = ((data)&0x0f);
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	f003 030f 	and.w	r3, r3, #15
 800024c:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 800024e:	7bfb      	ldrb	r3, [r7, #15]
 8000250:	2101      	movs	r1, #1
 8000252:	4618      	mov	r0, r3
 8000254:	f7ff ff82 	bl	800015c <send_to_lcd>
}
 8000258:	bf00      	nop
 800025a:	3710      	adds	r7, #16
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}

08000260 <lcd_clear>:

void lcd_clear (void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000264:	2001      	movs	r0, #1
 8000266:	f7ff ffc7 	bl	80001f8 <lcd_send_cmd>
	HAL_Delay(2);
 800026a:	2002      	movs	r0, #2
 800026c:	f000 fb5a 	bl	8000924 <HAL_Delay>
}
 8000270:	bf00      	nop
 8000272:	bd80      	pop	{r7, pc}

08000274 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	6039      	str	r1, [r7, #0]
    switch (row)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b00      	cmp	r3, #0
 8000282:	d003      	beq.n	800028c <lcd_put_cur+0x18>
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2b01      	cmp	r3, #1
 8000288:	d005      	beq.n	8000296 <lcd_put_cur+0x22>
 800028a:	e009      	b.n	80002a0 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000292:	603b      	str	r3, [r7, #0]
            break;
 8000294:	e004      	b.n	80002a0 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800029c:	603b      	str	r3, [r7, #0]
            break;
 800029e:	bf00      	nop
    }

    lcd_send_cmd (col);
 80002a0:	683b      	ldr	r3, [r7, #0]
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	4618      	mov	r0, r3
 80002a6:	f7ff ffa7 	bl	80001f8 <lcd_send_cmd>
}
 80002aa:	bf00      	nop
 80002ac:	3708      	adds	r7, #8
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}

080002b2 <lcd_init>:


void lcd_init (void)
{
 80002b2:	b580      	push	{r7, lr}
 80002b4:	af00      	add	r7, sp, #0

	HAL_Delay(10);
 80002b6:	200a      	movs	r0, #10
 80002b8:	f000 fb34 	bl	8000924 <HAL_Delay>
	lcd_send_cmd (0x02);
 80002bc:	2002      	movs	r0, #2
 80002be:	f7ff ff9b 	bl	80001f8 <lcd_send_cmd>
	lcd_send_cmd (0x28);
 80002c2:	2028      	movs	r0, #40	@ 0x28
 80002c4:	f7ff ff98 	bl	80001f8 <lcd_send_cmd>
	lcd_send_cmd (0x08);
 80002c8:	2008      	movs	r0, #8
 80002ca:	f7ff ff95 	bl	80001f8 <lcd_send_cmd>
	lcd_send_cmd (0x01);
 80002ce:	2001      	movs	r0, #1
 80002d0:	f7ff ff92 	bl	80001f8 <lcd_send_cmd>
	lcd_send_cmd (0x06);
 80002d4:	2006      	movs	r0, #6
 80002d6:	f7ff ff8f 	bl	80001f8 <lcd_send_cmd>
	lcd_send_cmd (0x0C);
 80002da:	200c      	movs	r0, #12
 80002dc:	f7ff ff8c 	bl	80001f8 <lcd_send_cmd>
}
 80002e0:	bf00      	nop
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80002ec:	e006      	b.n	80002fc <lcd_send_string+0x18>
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	1c5a      	adds	r2, r3, #1
 80002f2:	607a      	str	r2, [r7, #4]
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	4618      	mov	r0, r3
 80002f8:	f7ff ff98 	bl	800022c <lcd_send_data>
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d1f4      	bne.n	80002ee <lcd_send_string+0xa>
}
 8000304:	bf00      	nop
 8000306:	bf00      	nop
 8000308:	3708      	adds	r7, #8
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
	...

08000310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000316:	f000 faa3 	bl	8000860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800031a:	f000 f85d 	bl	80003d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800031e:	f000 f913 	bl	8000548 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000322:	f000 f8a9 	bl	8000478 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000326:	f000 f8e5 	bl	80004f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 800032a:	f7ff ffc2 	bl	80002b2 <lcd_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 800032e:	4823      	ldr	r0, [pc, #140]	@ (80003bc <main+0xac>)
 8000330:	f000 fbf4 	bl	8000b1c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,20);
 8000334:	2114      	movs	r1, #20
 8000336:	4821      	ldr	r0, [pc, #132]	@ (80003bc <main+0xac>)
 8000338:	f000 fc9e 	bl	8000c78 <HAL_ADC_PollForConversion>
	  INPUT = HAL_ADC_GetValue(&hadc1);
 800033c:	481f      	ldr	r0, [pc, #124]	@ (80003bc <main+0xac>)
 800033e:	f000 fda1 	bl	8000e84 <HAL_ADC_GetValue>
 8000342:	4603      	mov	r3, r0
 8000344:	81fb      	strh	r3, [r7, #14]
	  sprintf(DATA,"%hu\r\n",INPUT);
 8000346:	89fa      	ldrh	r2, [r7, #14]
 8000348:	1d3b      	adds	r3, r7, #4
 800034a:	491d      	ldr	r1, [pc, #116]	@ (80003c0 <main+0xb0>)
 800034c:	4618      	mov	r0, r3
 800034e:	f002 f905 	bl	800255c <siprintf>
	  	  HAL_UART_Transmit(&huart1, (uint8_t *)DATA, strlen(DATA), 20);
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	4618      	mov	r0, r3
 8000356:	f7ff fef9 	bl	800014c <strlen>
 800035a:	4603      	mov	r3, r0
 800035c:	b29a      	uxth	r2, r3
 800035e:	1d39      	adds	r1, r7, #4
 8000360:	2314      	movs	r3, #20
 8000362:	4818      	ldr	r0, [pc, #96]	@ (80003c4 <main+0xb4>)
 8000364:	f001 ff7a 	bl	800225c <HAL_UART_Transmit>
	  	  lcd_clear();
 8000368:	f7ff ff7a 	bl	8000260 <lcd_clear>
	  	  if(INPUT==0)
 800036c:	89fb      	ldrh	r3, [r7, #14]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d10e      	bne.n	8000390 <main+0x80>
	  	  {
	  		lcd_put_cur(0,0);
 8000372:	2100      	movs	r1, #0
 8000374:	2000      	movs	r0, #0
 8000376:	f7ff ff7d 	bl	8000274 <lcd_put_cur>
	        lcd_send_string("  VOLTAGE IS ");
 800037a:	4813      	ldr	r0, [pc, #76]	@ (80003c8 <main+0xb8>)
 800037c:	f7ff ffb2 	bl	80002e4 <lcd_send_string>
	        lcd_put_cur(1,0);
 8000380:	2100      	movs	r1, #0
 8000382:	2001      	movs	r0, #1
 8000384:	f7ff ff76 	bl	8000274 <lcd_put_cur>
	        lcd_send_string(" EQUAL BY ZERO ");
 8000388:	4810      	ldr	r0, [pc, #64]	@ (80003cc <main+0xbc>)
 800038a:	f7ff ffab 	bl	80002e4 <lcd_send_string>
 800038e:	e7ce      	b.n	800032e <main+0x1e>

	  	  }
	  	  else if(INPUT==4095)
 8000390:	89fb      	ldrh	r3, [r7, #14]
 8000392:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000396:	4293      	cmp	r3, r2
 8000398:	d107      	bne.n	80003aa <main+0x9a>
	  	  {
	  		  lcd_put_cur(0,0);
 800039a:	2100      	movs	r1, #0
 800039c:	2000      	movs	r0, #0
 800039e:	f7ff ff69 	bl	8000274 <lcd_put_cur>
	  		  lcd_send_string("VOLTAGE IS NORMAL ");
 80003a2:	480b      	ldr	r0, [pc, #44]	@ (80003d0 <main+0xc0>)
 80003a4:	f7ff ff9e 	bl	80002e4 <lcd_send_string>
 80003a8:	e7c1      	b.n	800032e <main+0x1e>
	  	  }
	  	  else{
	  		  lcd_put_cur(0,0);
 80003aa:	2100      	movs	r1, #0
 80003ac:	2000      	movs	r0, #0
 80003ae:	f7ff ff61 	bl	8000274 <lcd_put_cur>
	  		  lcd_send_string("VOLTAGE IS UNSTABLE");
 80003b2:	4808      	ldr	r0, [pc, #32]	@ (80003d4 <main+0xc4>)
 80003b4:	f7ff ff96 	bl	80002e4 <lcd_send_string>
	  HAL_ADC_Start(&hadc1);
 80003b8:	e7b9      	b.n	800032e <main+0x1e>
 80003ba:	bf00      	nop
 80003bc:	20000078 	.word	0x20000078
 80003c0:	08002ed4 	.word	0x08002ed4
 80003c4:	200000a8 	.word	0x200000a8
 80003c8:	08002edc 	.word	0x08002edc
 80003cc:	08002eec 	.word	0x08002eec
 80003d0:	08002efc 	.word	0x08002efc
 80003d4:	08002f10 	.word	0x08002f10

080003d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b094      	sub	sp, #80	@ 0x50
 80003dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003e2:	2228      	movs	r2, #40	@ 0x28
 80003e4:	2100      	movs	r1, #0
 80003e6:	4618      	mov	r0, r3
 80003e8:	f002 f8d8 	bl	800259c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ec:	f107 0314 	add.w	r3, r7, #20
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
 80003f4:	605a      	str	r2, [r3, #4]
 80003f6:	609a      	str	r2, [r3, #8]
 80003f8:	60da      	str	r2, [r3, #12]
 80003fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000408:	2302      	movs	r3, #2
 800040a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800040c:	2301      	movs	r3, #1
 800040e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000410:	2310      	movs	r3, #16
 8000412:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000414:	2300      	movs	r3, #0
 8000416:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000418:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800041c:	4618      	mov	r0, r3
 800041e:	f001 f951 	bl	80016c4 <HAL_RCC_OscConfig>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000428:	f000 f8cc 	bl	80005c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042c:	230f      	movs	r3, #15
 800042e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000430:	2300      	movs	r3, #0
 8000432:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000434:	2300      	movs	r3, #0
 8000436:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000438:	2300      	movs	r3, #0
 800043a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800043c:	2300      	movs	r3, #0
 800043e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000440:	f107 0314 	add.w	r3, r7, #20
 8000444:	2100      	movs	r1, #0
 8000446:	4618      	mov	r0, r3
 8000448:	f001 fbbe 	bl	8001bc8 <HAL_RCC_ClockConfig>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000452:	f000 f8b7 	bl	80005c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000456:	2302      	movs	r3, #2
 8000458:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800045a:	2300      	movs	r3, #0
 800045c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	4618      	mov	r0, r3
 8000462:	f001 fd3f 	bl	8001ee4 <HAL_RCCEx_PeriphCLKConfig>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800046c:	f000 f8aa 	bl	80005c4 <Error_Handler>
  }
}
 8000470:	bf00      	nop
 8000472:	3750      	adds	r7, #80	@ 0x50
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}

08000478 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b084      	sub	sp, #16
 800047c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800047e:	1d3b      	adds	r3, r7, #4
 8000480:	2200      	movs	r2, #0
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	605a      	str	r2, [r3, #4]
 8000486:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000488:	4b18      	ldr	r3, [pc, #96]	@ (80004ec <MX_ADC1_Init+0x74>)
 800048a:	4a19      	ldr	r2, [pc, #100]	@ (80004f0 <MX_ADC1_Init+0x78>)
 800048c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800048e:	4b17      	ldr	r3, [pc, #92]	@ (80004ec <MX_ADC1_Init+0x74>)
 8000490:	2200      	movs	r2, #0
 8000492:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000494:	4b15      	ldr	r3, [pc, #84]	@ (80004ec <MX_ADC1_Init+0x74>)
 8000496:	2200      	movs	r2, #0
 8000498:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800049a:	4b14      	ldr	r3, [pc, #80]	@ (80004ec <MX_ADC1_Init+0x74>)
 800049c:	2200      	movs	r2, #0
 800049e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004a0:	4b12      	ldr	r3, [pc, #72]	@ (80004ec <MX_ADC1_Init+0x74>)
 80004a2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80004a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004a8:	4b10      	ldr	r3, [pc, #64]	@ (80004ec <MX_ADC1_Init+0x74>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80004ae:	4b0f      	ldr	r3, [pc, #60]	@ (80004ec <MX_ADC1_Init+0x74>)
 80004b0:	2201      	movs	r2, #1
 80004b2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004b4:	480d      	ldr	r0, [pc, #52]	@ (80004ec <MX_ADC1_Init+0x74>)
 80004b6:	f000 fa59 	bl	800096c <HAL_ADC_Init>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80004c0:	f000 f880 	bl	80005c4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80004c4:	2300      	movs	r3, #0
 80004c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004c8:	2301      	movs	r3, #1
 80004ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004cc:	2300      	movs	r3, #0
 80004ce:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004d0:	1d3b      	adds	r3, r7, #4
 80004d2:	4619      	mov	r1, r3
 80004d4:	4805      	ldr	r0, [pc, #20]	@ (80004ec <MX_ADC1_Init+0x74>)
 80004d6:	f000 fce1 	bl	8000e9c <HAL_ADC_ConfigChannel>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80004e0:	f000 f870 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004e4:	bf00      	nop
 80004e6:	3710      	adds	r7, #16
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	20000078 	.word	0x20000078
 80004f0:	40012400 	.word	0x40012400

080004f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004f8:	4b11      	ldr	r3, [pc, #68]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 80004fa:	4a12      	ldr	r2, [pc, #72]	@ (8000544 <MX_USART1_UART_Init+0x50>)
 80004fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80004fe:	4b10      	ldr	r3, [pc, #64]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 8000500:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000504:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000506:	4b0e      	ldr	r3, [pc, #56]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 8000508:	2200      	movs	r2, #0
 800050a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800050c:	4b0c      	ldr	r3, [pc, #48]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 800050e:	2200      	movs	r2, #0
 8000510:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000512:	4b0b      	ldr	r3, [pc, #44]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 8000514:	2200      	movs	r2, #0
 8000516:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000518:	4b09      	ldr	r3, [pc, #36]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 800051a:	220c      	movs	r2, #12
 800051c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800051e:	4b08      	ldr	r3, [pc, #32]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 8000520:	2200      	movs	r2, #0
 8000522:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000524:	4b06      	ldr	r3, [pc, #24]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 8000526:	2200      	movs	r2, #0
 8000528:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800052a:	4805      	ldr	r0, [pc, #20]	@ (8000540 <MX_USART1_UART_Init+0x4c>)
 800052c:	f001 fe46 	bl	80021bc <HAL_UART_Init>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000536:	f000 f845 	bl	80005c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	200000a8 	.word	0x200000a8
 8000544:	40013800 	.word	0x40013800

08000548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b086      	sub	sp, #24
 800054c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054e:	f107 0308 	add.w	r3, r7, #8
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	605a      	str	r2, [r3, #4]
 8000558:	609a      	str	r2, [r3, #8]
 800055a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800055c:	4b17      	ldr	r3, [pc, #92]	@ (80005bc <MX_GPIO_Init+0x74>)
 800055e:	699b      	ldr	r3, [r3, #24]
 8000560:	4a16      	ldr	r2, [pc, #88]	@ (80005bc <MX_GPIO_Init+0x74>)
 8000562:	f043 0320 	orr.w	r3, r3, #32
 8000566:	6193      	str	r3, [r2, #24]
 8000568:	4b14      	ldr	r3, [pc, #80]	@ (80005bc <MX_GPIO_Init+0x74>)
 800056a:	699b      	ldr	r3, [r3, #24]
 800056c:	f003 0320 	and.w	r3, r3, #32
 8000570:	607b      	str	r3, [r7, #4]
 8000572:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000574:	4b11      	ldr	r3, [pc, #68]	@ (80005bc <MX_GPIO_Init+0x74>)
 8000576:	699b      	ldr	r3, [r3, #24]
 8000578:	4a10      	ldr	r2, [pc, #64]	@ (80005bc <MX_GPIO_Init+0x74>)
 800057a:	f043 0304 	orr.w	r3, r3, #4
 800057e:	6193      	str	r3, [r2, #24]
 8000580:	4b0e      	ldr	r3, [pc, #56]	@ (80005bc <MX_GPIO_Init+0x74>)
 8000582:	699b      	ldr	r3, [r3, #24]
 8000584:	f003 0304 	and.w	r3, r3, #4
 8000588:	603b      	str	r3, [r7, #0]
 800058a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800058c:	2200      	movs	r2, #0
 800058e:	21fe      	movs	r1, #254	@ 0xfe
 8000590:	480b      	ldr	r0, [pc, #44]	@ (80005c0 <MX_GPIO_Init+0x78>)
 8000592:	f001 f87f 	bl	8001694 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000596:	23fe      	movs	r3, #254	@ 0xfe
 8000598:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059a:	2301      	movs	r3, #1
 800059c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059e:	2300      	movs	r3, #0
 80005a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a2:	2302      	movs	r3, #2
 80005a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	f107 0308 	add.w	r3, r7, #8
 80005aa:	4619      	mov	r1, r3
 80005ac:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <MX_GPIO_Init+0x78>)
 80005ae:	f000 feed 	bl	800138c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005b2:	bf00      	nop
 80005b4:	3718      	adds	r7, #24
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000
 80005c0:	40010800 	.word	0x40010800

080005c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c8:	b672      	cpsid	i
}
 80005ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <Error_Handler+0x8>

080005d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005d6:	4b15      	ldr	r3, [pc, #84]	@ (800062c <HAL_MspInit+0x5c>)
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	4a14      	ldr	r2, [pc, #80]	@ (800062c <HAL_MspInit+0x5c>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6193      	str	r3, [r2, #24]
 80005e2:	4b12      	ldr	r3, [pc, #72]	@ (800062c <HAL_MspInit+0x5c>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	60bb      	str	r3, [r7, #8]
 80005ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ee:	4b0f      	ldr	r3, [pc, #60]	@ (800062c <HAL_MspInit+0x5c>)
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	4a0e      	ldr	r2, [pc, #56]	@ (800062c <HAL_MspInit+0x5c>)
 80005f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005f8:	61d3      	str	r3, [r2, #28]
 80005fa:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <HAL_MspInit+0x5c>)
 80005fc:	69db      	ldr	r3, [r3, #28]
 80005fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000602:	607b      	str	r3, [r7, #4]
 8000604:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000606:	4b0a      	ldr	r3, [pc, #40]	@ (8000630 <HAL_MspInit+0x60>)
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	60fb      	str	r3, [r7, #12]
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	4a04      	ldr	r2, [pc, #16]	@ (8000630 <HAL_MspInit+0x60>)
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000622:	bf00      	nop
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	40021000 	.word	0x40021000
 8000630:	40010000 	.word	0x40010000

08000634 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	609a      	str	r2, [r3, #8]
 8000648:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a14      	ldr	r2, [pc, #80]	@ (80006a0 <HAL_ADC_MspInit+0x6c>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d121      	bne.n	8000698 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000654:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x70>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	4a12      	ldr	r2, [pc, #72]	@ (80006a4 <HAL_ADC_MspInit+0x70>)
 800065a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <HAL_ADC_MspInit+0x70>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000668:	60fb      	str	r3, [r7, #12]
 800066a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800066c:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <HAL_ADC_MspInit+0x70>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	4a0c      	ldr	r2, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x70>)
 8000672:	f043 0304 	orr.w	r3, r3, #4
 8000676:	6193      	str	r3, [r2, #24]
 8000678:	4b0a      	ldr	r3, [pc, #40]	@ (80006a4 <HAL_ADC_MspInit+0x70>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	f003 0304 	and.w	r3, r3, #4
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000684:	2301      	movs	r3, #1
 8000686:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000688:	2303      	movs	r3, #3
 800068a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068c:	f107 0310 	add.w	r3, r7, #16
 8000690:	4619      	mov	r1, r3
 8000692:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x74>)
 8000694:	f000 fe7a 	bl	800138c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000698:	bf00      	nop
 800069a:	3720      	adds	r7, #32
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40012400 	.word	0x40012400
 80006a4:	40021000 	.word	0x40021000
 80006a8:	40010800 	.word	0x40010800

080006ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b4:	f107 0310 	add.w	r3, r7, #16
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000738 <HAL_UART_MspInit+0x8c>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d131      	bne.n	8000730 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006cc:	4b1b      	ldr	r3, [pc, #108]	@ (800073c <HAL_UART_MspInit+0x90>)
 80006ce:	699b      	ldr	r3, [r3, #24]
 80006d0:	4a1a      	ldr	r2, [pc, #104]	@ (800073c <HAL_UART_MspInit+0x90>)
 80006d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d6:	6193      	str	r3, [r2, #24]
 80006d8:	4b18      	ldr	r3, [pc, #96]	@ (800073c <HAL_UART_MspInit+0x90>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e4:	4b15      	ldr	r3, [pc, #84]	@ (800073c <HAL_UART_MspInit+0x90>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a14      	ldr	r2, [pc, #80]	@ (800073c <HAL_UART_MspInit+0x90>)
 80006ea:	f043 0304 	orr.w	r3, r3, #4
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b12      	ldr	r3, [pc, #72]	@ (800073c <HAL_UART_MspInit+0x90>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f003 0304 	and.w	r3, r3, #4
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000700:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000702:	2302      	movs	r3, #2
 8000704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000706:	2303      	movs	r3, #3
 8000708:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070a:	f107 0310 	add.w	r3, r7, #16
 800070e:	4619      	mov	r1, r3
 8000710:	480b      	ldr	r0, [pc, #44]	@ (8000740 <HAL_UART_MspInit+0x94>)
 8000712:	f000 fe3b 	bl	800138c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800071a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000724:	f107 0310 	add.w	r3, r7, #16
 8000728:	4619      	mov	r1, r3
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <HAL_UART_MspInit+0x94>)
 800072c:	f000 fe2e 	bl	800138c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000730:	bf00      	nop
 8000732:	3720      	adds	r7, #32
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40013800 	.word	0x40013800
 800073c:	40021000 	.word	0x40021000
 8000740:	40010800 	.word	0x40010800

08000744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000748:	bf00      	nop
 800074a:	e7fd      	b.n	8000748 <NMI_Handler+0x4>

0800074c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <HardFault_Handler+0x4>

08000754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <MemManage_Handler+0x4>

0800075c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <BusFault_Handler+0x4>

08000764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <UsageFault_Handler+0x4>

0800076c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	bc80      	pop	{r7}
 8000776:	4770      	bx	lr

08000778 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077c:	bf00      	nop
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr

08000784 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr

08000790 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000794:	f000 f8aa 	bl	80008ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}

0800079c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b086      	sub	sp, #24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007a4:	4a14      	ldr	r2, [pc, #80]	@ (80007f8 <_sbrk+0x5c>)
 80007a6:	4b15      	ldr	r3, [pc, #84]	@ (80007fc <_sbrk+0x60>)
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007b0:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <_sbrk+0x64>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d102      	bne.n	80007be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007b8:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <_sbrk+0x64>)
 80007ba:	4a12      	ldr	r2, [pc, #72]	@ (8000804 <_sbrk+0x68>)
 80007bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007be:	4b10      	ldr	r3, [pc, #64]	@ (8000800 <_sbrk+0x64>)
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	693a      	ldr	r2, [r7, #16]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d207      	bcs.n	80007dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007cc:	f001 feee 	bl	80025ac <__errno>
 80007d0:	4603      	mov	r3, r0
 80007d2:	220c      	movs	r2, #12
 80007d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007d6:	f04f 33ff 	mov.w	r3, #4294967295
 80007da:	e009      	b.n	80007f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007dc:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <_sbrk+0x64>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007e2:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <_sbrk+0x64>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4413      	add	r3, r2
 80007ea:	4a05      	ldr	r2, [pc, #20]	@ (8000800 <_sbrk+0x64>)
 80007ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007ee:	68fb      	ldr	r3, [r7, #12]
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3718      	adds	r7, #24
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20005000 	.word	0x20005000
 80007fc:	00000400 	.word	0x00000400
 8000800:	200000f0 	.word	0x200000f0
 8000804:	20000240 	.word	0x20000240

08000808 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr

08000814 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000814:	f7ff fff8 	bl	8000808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000818:	480b      	ldr	r0, [pc, #44]	@ (8000848 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800081a:	490c      	ldr	r1, [pc, #48]	@ (800084c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800081c:	4a0c      	ldr	r2, [pc, #48]	@ (8000850 <LoopFillZerobss+0x16>)
  movs r3, #0
 800081e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000820:	e002      	b.n	8000828 <LoopCopyDataInit>

08000822 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000822:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000824:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000826:	3304      	adds	r3, #4

08000828 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000828:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800082a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800082c:	d3f9      	bcc.n	8000822 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800082e:	4a09      	ldr	r2, [pc, #36]	@ (8000854 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000830:	4c09      	ldr	r4, [pc, #36]	@ (8000858 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000832:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000834:	e001      	b.n	800083a <LoopFillZerobss>

08000836 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000836:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000838:	3204      	adds	r2, #4

0800083a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800083a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800083c:	d3fb      	bcc.n	8000836 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800083e:	f001 febb 	bl	80025b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000842:	f7ff fd65 	bl	8000310 <main>
  bx lr
 8000846:	4770      	bx	lr
  ldr r0, =_sdata
 8000848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800084c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000850:	08002fa8 	.word	0x08002fa8
  ldr r2, =_sbss
 8000854:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000858:	20000240 	.word	0x20000240

0800085c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800085c:	e7fe      	b.n	800085c <ADC1_2_IRQHandler>
	...

08000860 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <HAL_Init+0x28>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a07      	ldr	r2, [pc, #28]	@ (8000888 <HAL_Init+0x28>)
 800086a:	f043 0310 	orr.w	r3, r3, #16
 800086e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000870:	2003      	movs	r0, #3
 8000872:	f000 fd57 	bl	8001324 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000876:	200f      	movs	r0, #15
 8000878:	f000 f808 	bl	800088c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800087c:	f7ff fea8 	bl	80005d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	40022000 	.word	0x40022000

0800088c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000894:	4b12      	ldr	r3, [pc, #72]	@ (80008e0 <HAL_InitTick+0x54>)
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <HAL_InitTick+0x58>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	4619      	mov	r1, r3
 800089e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80008a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008aa:	4618      	mov	r0, r3
 80008ac:	f000 fd61 	bl	8001372 <HAL_SYSTICK_Config>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008b6:	2301      	movs	r3, #1
 80008b8:	e00e      	b.n	80008d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	2b0f      	cmp	r3, #15
 80008be:	d80a      	bhi.n	80008d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008c0:	2200      	movs	r2, #0
 80008c2:	6879      	ldr	r1, [r7, #4]
 80008c4:	f04f 30ff 	mov.w	r0, #4294967295
 80008c8:	f000 fd37 	bl	800133a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008cc:	4a06      	ldr	r2, [pc, #24]	@ (80008e8 <HAL_InitTick+0x5c>)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008d2:	2300      	movs	r3, #0
 80008d4:	e000      	b.n	80008d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3708      	adds	r7, #8
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20000000 	.word	0x20000000
 80008e4:	20000008 	.word	0x20000008
 80008e8:	20000004 	.word	0x20000004

080008ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f0:	4b05      	ldr	r3, [pc, #20]	@ (8000908 <HAL_IncTick+0x1c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b05      	ldr	r3, [pc, #20]	@ (800090c <HAL_IncTick+0x20>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4413      	add	r3, r2
 80008fc:	4a03      	ldr	r2, [pc, #12]	@ (800090c <HAL_IncTick+0x20>)
 80008fe:	6013      	str	r3, [r2, #0]
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	bc80      	pop	{r7}
 8000906:	4770      	bx	lr
 8000908:	20000008 	.word	0x20000008
 800090c:	200000f4 	.word	0x200000f4

08000910 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b02      	ldr	r3, [pc, #8]	@ (8000920 <HAL_GetTick+0x10>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	200000f4 	.word	0x200000f4

08000924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800092c:	f7ff fff0 	bl	8000910 <HAL_GetTick>
 8000930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800093c:	d005      	beq.n	800094a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800093e:	4b0a      	ldr	r3, [pc, #40]	@ (8000968 <HAL_Delay+0x44>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	461a      	mov	r2, r3
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	4413      	add	r3, r2
 8000948:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800094a:	bf00      	nop
 800094c:	f7ff ffe0 	bl	8000910 <HAL_GetTick>
 8000950:	4602      	mov	r2, r0
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	68fa      	ldr	r2, [r7, #12]
 8000958:	429a      	cmp	r2, r3
 800095a:	d8f7      	bhi.n	800094c <HAL_Delay+0x28>
  {
  }
}
 800095c:	bf00      	nop
 800095e:	bf00      	nop
 8000960:	3710      	adds	r7, #16
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000008 	.word	0x20000008

0800096c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000974:	2300      	movs	r3, #0
 8000976:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000978:	2300      	movs	r3, #0
 800097a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800097c:	2300      	movs	r3, #0
 800097e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000980:	2300      	movs	r3, #0
 8000982:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d101      	bne.n	800098e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
 800098c:	e0be      	b.n	8000b0c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000998:	2b00      	cmp	r3, #0
 800099a:	d109      	bne.n	80009b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2200      	movs	r2, #0
 80009a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f7ff fe42 	bl	8000634 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f000 fbc5 	bl	8001140 <ADC_ConversionStop_Disable>
 80009b6:	4603      	mov	r3, r0
 80009b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009be:	f003 0310 	and.w	r3, r3, #16
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	f040 8099 	bne.w	8000afa <HAL_ADC_Init+0x18e>
 80009c8:	7dfb      	ldrb	r3, [r7, #23]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	f040 8095 	bne.w	8000afa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80009d8:	f023 0302 	bic.w	r3, r3, #2
 80009dc:	f043 0202 	orr.w	r2, r3, #2
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	7b1b      	ldrb	r3, [r3, #12]
 80009f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009f6:	68ba      	ldr	r2, [r7, #8]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	689b      	ldr	r3, [r3, #8]
 8000a00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a04:	d003      	beq.n	8000a0e <HAL_ADC_Init+0xa2>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d102      	bne.n	8000a14 <HAL_ADC_Init+0xa8>
 8000a0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a12:	e000      	b.n	8000a16 <HAL_ADC_Init+0xaa>
 8000a14:	2300      	movs	r3, #0
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	7d1b      	ldrb	r3, [r3, #20]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d119      	bne.n	8000a58 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	7b1b      	ldrb	r3, [r3, #12]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d109      	bne.n	8000a40 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	699b      	ldr	r3, [r3, #24]
 8000a30:	3b01      	subs	r3, #1
 8000a32:	035a      	lsls	r2, r3, #13
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a3c:	613b      	str	r3, [r7, #16]
 8000a3e:	e00b      	b.n	8000a58 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a44:	f043 0220 	orr.w	r2, r3, #32
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a50:	f043 0201 	orr.w	r2, r3, #1
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	430a      	orrs	r2, r1
 8000a6a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	689a      	ldr	r2, [r3, #8]
 8000a72:	4b28      	ldr	r3, [pc, #160]	@ (8000b14 <HAL_ADC_Init+0x1a8>)
 8000a74:	4013      	ands	r3, r2
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	6812      	ldr	r2, [r2, #0]
 8000a7a:	68b9      	ldr	r1, [r7, #8]
 8000a7c:	430b      	orrs	r3, r1
 8000a7e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	689b      	ldr	r3, [r3, #8]
 8000a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a88:	d003      	beq.n	8000a92 <HAL_ADC_Init+0x126>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	689b      	ldr	r3, [r3, #8]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d104      	bne.n	8000a9c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	691b      	ldr	r3, [r3, #16]
 8000a96:	3b01      	subs	r3, #1
 8000a98:	051b      	lsls	r3, r3, #20
 8000a9a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aa2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	430a      	orrs	r2, r1
 8000aae:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	689a      	ldr	r2, [r3, #8]
 8000ab6:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <HAL_ADC_Init+0x1ac>)
 8000ab8:	4013      	ands	r3, r2
 8000aba:	68ba      	ldr	r2, [r7, #8]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d10b      	bne.n	8000ad8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000aca:	f023 0303 	bic.w	r3, r3, #3
 8000ace:	f043 0201 	orr.w	r2, r3, #1
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ad6:	e018      	b.n	8000b0a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000adc:	f023 0312 	bic.w	r3, r3, #18
 8000ae0:	f043 0210 	orr.w	r2, r3, #16
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aec:	f043 0201 	orr.w	r2, r3, #1
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000af4:	2301      	movs	r3, #1
 8000af6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000af8:	e007      	b.n	8000b0a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000afe:	f043 0210 	orr.w	r2, r3, #16
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	ffe1f7fd 	.word	0xffe1f7fd
 8000b18:	ff1f0efe 	.word	0xff1f0efe

08000b1c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b24:	2300      	movs	r3, #0
 8000b26:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d101      	bne.n	8000b36 <HAL_ADC_Start+0x1a>
 8000b32:	2302      	movs	r3, #2
 8000b34:	e098      	b.n	8000c68 <HAL_ADC_Start+0x14c>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f000 faa4 	bl	800108c <ADC_Enable>
 8000b44:	4603      	mov	r3, r0
 8000b46:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000b48:	7bfb      	ldrb	r3, [r7, #15]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	f040 8087 	bne.w	8000c5e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000b58:	f023 0301 	bic.w	r3, r3, #1
 8000b5c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a41      	ldr	r2, [pc, #260]	@ (8000c70 <HAL_ADC_Start+0x154>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d105      	bne.n	8000b7a <HAL_ADC_Start+0x5e>
 8000b6e:	4b41      	ldr	r3, [pc, #260]	@ (8000c74 <HAL_ADC_Start+0x158>)
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d115      	bne.n	8000ba6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b7e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d026      	beq.n	8000be2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b98:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000b9c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000ba4:	e01d      	b.n	8000be2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000baa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a2f      	ldr	r2, [pc, #188]	@ (8000c74 <HAL_ADC_Start+0x158>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d004      	beq.n	8000bc6 <HAL_ADC_Start+0xaa>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a2b      	ldr	r2, [pc, #172]	@ (8000c70 <HAL_ADC_Start+0x154>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d10d      	bne.n	8000be2 <HAL_ADC_Start+0xc6>
 8000bc6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c74 <HAL_ADC_Start+0x158>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d007      	beq.n	8000be2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bd6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000bda:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d006      	beq.n	8000bfc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bf2:	f023 0206 	bic.w	r2, r3, #6
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bfa:	e002      	b.n	8000c02 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2200      	movs	r2, #0
 8000c06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f06f 0202 	mvn.w	r2, #2
 8000c12:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	689b      	ldr	r3, [r3, #8]
 8000c1a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000c1e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000c22:	d113      	bne.n	8000c4c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c28:	4a11      	ldr	r2, [pc, #68]	@ (8000c70 <HAL_ADC_Start+0x154>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d105      	bne.n	8000c3a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c2e:	4b11      	ldr	r3, [pc, #68]	@ (8000c74 <HAL_ADC_Start+0x158>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d108      	bne.n	8000c4c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	689a      	ldr	r2, [r3, #8]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000c48:	609a      	str	r2, [r3, #8]
 8000c4a:	e00c      	b.n	8000c66 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	689a      	ldr	r2, [r3, #8]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	e003      	b.n	8000c66 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2200      	movs	r2, #0
 8000c62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3710      	adds	r7, #16
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40012800 	.word	0x40012800
 8000c74:	40012400 	.word	0x40012400

08000c78 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b087      	sub	sp, #28
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000c8e:	f7ff fe3f 	bl	8000910 <HAL_GetTick>
 8000c92:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d00b      	beq.n	8000cba <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ca6:	f043 0220 	orr.w	r2, r3, #32
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e0d3      	b.n	8000e62 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d131      	bne.n	8000d2c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cce:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d12a      	bne.n	8000d2c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000cd6:	e021      	b.n	8000d1c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cde:	d01d      	beq.n	8000d1c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d007      	beq.n	8000cf6 <HAL_ADC_PollForConversion+0x7e>
 8000ce6:	f7ff fe13 	bl	8000910 <HAL_GetTick>
 8000cea:	4602      	mov	r2, r0
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	683a      	ldr	r2, [r7, #0]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d212      	bcs.n	8000d1c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f003 0302 	and.w	r3, r3, #2
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d10b      	bne.n	8000d1c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d08:	f043 0204 	orr.w	r2, r3, #4
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8000d18:	2303      	movs	r3, #3
 8000d1a:	e0a2      	b.n	8000e62 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 0302 	and.w	r3, r3, #2
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d0d6      	beq.n	8000cd8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d2a:	e070      	b.n	8000e0e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000d2c:	4b4f      	ldr	r3, [pc, #316]	@ (8000e6c <HAL_ADC_PollForConversion+0x1f4>)
 8000d2e:	681c      	ldr	r4, [r3, #0]
 8000d30:	2002      	movs	r0, #2
 8000d32:	f001 f98d 	bl	8002050 <HAL_RCCEx_GetPeriphCLKFreq>
 8000d36:	4603      	mov	r3, r0
 8000d38:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	6919      	ldr	r1, [r3, #16]
 8000d42:	4b4b      	ldr	r3, [pc, #300]	@ (8000e70 <HAL_ADC_PollForConversion+0x1f8>)
 8000d44:	400b      	ands	r3, r1
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d118      	bne.n	8000d7c <HAL_ADC_PollForConversion+0x104>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	68d9      	ldr	r1, [r3, #12]
 8000d50:	4b48      	ldr	r3, [pc, #288]	@ (8000e74 <HAL_ADC_PollForConversion+0x1fc>)
 8000d52:	400b      	ands	r3, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d111      	bne.n	8000d7c <HAL_ADC_PollForConversion+0x104>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	6919      	ldr	r1, [r3, #16]
 8000d5e:	4b46      	ldr	r3, [pc, #280]	@ (8000e78 <HAL_ADC_PollForConversion+0x200>)
 8000d60:	400b      	ands	r3, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d108      	bne.n	8000d78 <HAL_ADC_PollForConversion+0x100>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	68d9      	ldr	r1, [r3, #12]
 8000d6c:	4b43      	ldr	r3, [pc, #268]	@ (8000e7c <HAL_ADC_PollForConversion+0x204>)
 8000d6e:	400b      	ands	r3, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d101      	bne.n	8000d78 <HAL_ADC_PollForConversion+0x100>
 8000d74:	2314      	movs	r3, #20
 8000d76:	e020      	b.n	8000dba <HAL_ADC_PollForConversion+0x142>
 8000d78:	2329      	movs	r3, #41	@ 0x29
 8000d7a:	e01e      	b.n	8000dba <HAL_ADC_PollForConversion+0x142>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	6919      	ldr	r1, [r3, #16]
 8000d82:	4b3d      	ldr	r3, [pc, #244]	@ (8000e78 <HAL_ADC_PollForConversion+0x200>)
 8000d84:	400b      	ands	r3, r1
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d106      	bne.n	8000d98 <HAL_ADC_PollForConversion+0x120>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	68d9      	ldr	r1, [r3, #12]
 8000d90:	4b3a      	ldr	r3, [pc, #232]	@ (8000e7c <HAL_ADC_PollForConversion+0x204>)
 8000d92:	400b      	ands	r3, r1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d00d      	beq.n	8000db4 <HAL_ADC_PollForConversion+0x13c>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	6919      	ldr	r1, [r3, #16]
 8000d9e:	4b38      	ldr	r3, [pc, #224]	@ (8000e80 <HAL_ADC_PollForConversion+0x208>)
 8000da0:	400b      	ands	r3, r1
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d108      	bne.n	8000db8 <HAL_ADC_PollForConversion+0x140>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	68d9      	ldr	r1, [r3, #12]
 8000dac:	4b34      	ldr	r3, [pc, #208]	@ (8000e80 <HAL_ADC_PollForConversion+0x208>)
 8000dae:	400b      	ands	r3, r1
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d101      	bne.n	8000db8 <HAL_ADC_PollForConversion+0x140>
 8000db4:	2354      	movs	r3, #84	@ 0x54
 8000db6:	e000      	b.n	8000dba <HAL_ADC_PollForConversion+0x142>
 8000db8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000dba:	fb02 f303 	mul.w	r3, r2, r3
 8000dbe:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000dc0:	e021      	b.n	8000e06 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc8:	d01a      	beq.n	8000e00 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d007      	beq.n	8000de0 <HAL_ADC_PollForConversion+0x168>
 8000dd0:	f7ff fd9e 	bl	8000910 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	683a      	ldr	r2, [r7, #0]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d20f      	bcs.n	8000e00 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d90b      	bls.n	8000e00 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dec:	f043 0204 	orr.w	r2, r3, #4
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2200      	movs	r2, #0
 8000df8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	e030      	b.n	8000e62 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	3301      	adds	r3, #1
 8000e04:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d8d9      	bhi.n	8000dc2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f06f 0212 	mvn.w	r2, #18
 8000e16:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e1c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000e2e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000e32:	d115      	bne.n	8000e60 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d111      	bne.n	8000e60 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d105      	bne.n	8000e60 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e58:	f043 0201 	orr.w	r2, r3, #1
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	371c      	adds	r7, #28
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd90      	pop	{r4, r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	24924924 	.word	0x24924924
 8000e74:	00924924 	.word	0x00924924
 8000e78:	12492492 	.word	0x12492492
 8000e7c:	00492492 	.word	0x00492492
 8000e80:	00249249 	.word	0x00249249

08000e84 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr

08000e9c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d101      	bne.n	8000ebc <HAL_ADC_ConfigChannel+0x20>
 8000eb8:	2302      	movs	r3, #2
 8000eba:	e0dc      	b.n	8001076 <HAL_ADC_ConfigChannel+0x1da>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	2b06      	cmp	r3, #6
 8000eca:	d81c      	bhi.n	8000f06 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685a      	ldr	r2, [r3, #4]
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	4413      	add	r3, r2
 8000edc:	3b05      	subs	r3, #5
 8000ede:	221f      	movs	r2, #31
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	4019      	ands	r1, r3
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	6818      	ldr	r0, [r3, #0]
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685a      	ldr	r2, [r3, #4]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	4413      	add	r3, r2
 8000ef6:	3b05      	subs	r3, #5
 8000ef8:	fa00 f203 	lsl.w	r2, r0, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	430a      	orrs	r2, r1
 8000f02:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f04:	e03c      	b.n	8000f80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	2b0c      	cmp	r3, #12
 8000f0c:	d81c      	bhi.n	8000f48 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	4413      	add	r3, r2
 8000f1e:	3b23      	subs	r3, #35	@ 0x23
 8000f20:	221f      	movs	r2, #31
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	43db      	mvns	r3, r3
 8000f28:	4019      	ands	r1, r3
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	6818      	ldr	r0, [r3, #0]
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685a      	ldr	r2, [r3, #4]
 8000f32:	4613      	mov	r3, r2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4413      	add	r3, r2
 8000f38:	3b23      	subs	r3, #35	@ 0x23
 8000f3a:	fa00 f203 	lsl.w	r2, r0, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	430a      	orrs	r2, r1
 8000f44:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f46:	e01b      	b.n	8000f80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685a      	ldr	r2, [r3, #4]
 8000f52:	4613      	mov	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4413      	add	r3, r2
 8000f58:	3b41      	subs	r3, #65	@ 0x41
 8000f5a:	221f      	movs	r2, #31
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	4019      	ands	r1, r3
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	6818      	ldr	r0, [r3, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685a      	ldr	r2, [r3, #4]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4413      	add	r3, r2
 8000f72:	3b41      	subs	r3, #65	@ 0x41
 8000f74:	fa00 f203 	lsl.w	r2, r0, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b09      	cmp	r3, #9
 8000f86:	d91c      	bls.n	8000fc2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	68d9      	ldr	r1, [r3, #12]
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	4613      	mov	r3, r2
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	4413      	add	r3, r2
 8000f98:	3b1e      	subs	r3, #30
 8000f9a:	2207      	movs	r2, #7
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	4019      	ands	r1, r3
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	6898      	ldr	r0, [r3, #8]
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4613      	mov	r3, r2
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	4413      	add	r3, r2
 8000fb2:	3b1e      	subs	r3, #30
 8000fb4:	fa00 f203 	lsl.w	r2, r0, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	e019      	b.n	8000ff6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	6919      	ldr	r1, [r3, #16]
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	4413      	add	r3, r2
 8000fd2:	2207      	movs	r2, #7
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	4019      	ands	r1, r3
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	6898      	ldr	r0, [r3, #8]
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4413      	add	r3, r2
 8000fea:	fa00 f203 	lsl.w	r2, r0, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2b10      	cmp	r3, #16
 8000ffc:	d003      	beq.n	8001006 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001002:	2b11      	cmp	r3, #17
 8001004:	d132      	bne.n	800106c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a1d      	ldr	r2, [pc, #116]	@ (8001080 <HAL_ADC_ConfigChannel+0x1e4>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d125      	bne.n	800105c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d126      	bne.n	800106c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800102c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2b10      	cmp	r3, #16
 8001034:	d11a      	bne.n	800106c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <HAL_ADC_ConfigChannel+0x1e8>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a13      	ldr	r2, [pc, #76]	@ (8001088 <HAL_ADC_ConfigChannel+0x1ec>)
 800103c:	fba2 2303 	umull	r2, r3, r2, r3
 8001040:	0c9a      	lsrs	r2, r3, #18
 8001042:	4613      	mov	r3, r2
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	4413      	add	r3, r2
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800104c:	e002      	b.n	8001054 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	3b01      	subs	r3, #1
 8001052:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1f9      	bne.n	800104e <HAL_ADC_ConfigChannel+0x1b2>
 800105a:	e007      	b.n	800106c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001060:	f043 0220 	orr.w	r2, r3, #32
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2200      	movs	r2, #0
 8001070:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001074:	7bfb      	ldrb	r3, [r7, #15]
}
 8001076:	4618      	mov	r0, r3
 8001078:	3714      	adds	r7, #20
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr
 8001080:	40012400 	.word	0x40012400
 8001084:	20000000 	.word	0x20000000
 8001088:	431bde83 	.word	0x431bde83

0800108c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001098:	2300      	movs	r3, #0
 800109a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d040      	beq.n	800112c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f042 0201 	orr.w	r2, r2, #1
 80010b8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001138 <ADC_Enable+0xac>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a1f      	ldr	r2, [pc, #124]	@ (800113c <ADC_Enable+0xb0>)
 80010c0:	fba2 2303 	umull	r2, r3, r2, r3
 80010c4:	0c9b      	lsrs	r3, r3, #18
 80010c6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010c8:	e002      	b.n	80010d0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f9      	bne.n	80010ca <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010d6:	f7ff fc1b 	bl	8000910 <HAL_GetTick>
 80010da:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80010dc:	e01f      	b.n	800111e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80010de:	f7ff fc17 	bl	8000910 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d918      	bls.n	800111e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d011      	beq.n	800111e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010fe:	f043 0210 	orr.w	r2, r3, #16
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800110a:	f043 0201 	orr.w	r2, r3, #1
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e007      	b.n	800112e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b01      	cmp	r3, #1
 800112a:	d1d8      	bne.n	80010de <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000000 	.word	0x20000000
 800113c:	431bde83 	.word	0x431bde83

08001140 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b01      	cmp	r3, #1
 8001158:	d12e      	bne.n	80011b8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	689a      	ldr	r2, [r3, #8]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f022 0201 	bic.w	r2, r2, #1
 8001168:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800116a:	f7ff fbd1 	bl	8000910 <HAL_GetTick>
 800116e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001170:	e01b      	b.n	80011aa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001172:	f7ff fbcd 	bl	8000910 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2b02      	cmp	r3, #2
 800117e:	d914      	bls.n	80011aa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	2b01      	cmp	r3, #1
 800118c:	d10d      	bne.n	80011aa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001192:	f043 0210 	orr.w	r2, r3, #16
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800119e:	f043 0201 	orr.w	r2, r3, #1
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e007      	b.n	80011ba <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d0dc      	beq.n	8001172 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <__NVIC_SetPriorityGrouping+0x44>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011da:	68ba      	ldr	r2, [r7, #8]
 80011dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011e0:	4013      	ands	r3, r2
 80011e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011f6:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <__NVIC_SetPriorityGrouping+0x44>)
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	60d3      	str	r3, [r2, #12]
}
 80011fc:	bf00      	nop
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001210:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <__NVIC_GetPriorityGrouping+0x18>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	0a1b      	lsrs	r3, r3, #8
 8001216:	f003 0307 	and.w	r3, r3, #7
}
 800121a:	4618      	mov	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	e000ed00 	.word	0xe000ed00

08001228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	6039      	str	r1, [r7, #0]
 8001232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	db0a      	blt.n	8001252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	b2da      	uxtb	r2, r3
 8001240:	490c      	ldr	r1, [pc, #48]	@ (8001274 <__NVIC_SetPriority+0x4c>)
 8001242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001246:	0112      	lsls	r2, r2, #4
 8001248:	b2d2      	uxtb	r2, r2
 800124a:	440b      	add	r3, r1
 800124c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001250:	e00a      	b.n	8001268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4908      	ldr	r1, [pc, #32]	@ (8001278 <__NVIC_SetPriority+0x50>)
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	f003 030f 	and.w	r3, r3, #15
 800125e:	3b04      	subs	r3, #4
 8001260:	0112      	lsls	r2, r2, #4
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	440b      	add	r3, r1
 8001266:	761a      	strb	r2, [r3, #24]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000e100 	.word	0xe000e100
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800127c:	b480      	push	{r7}
 800127e:	b089      	sub	sp, #36	@ 0x24
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	f1c3 0307 	rsb	r3, r3, #7
 8001296:	2b04      	cmp	r3, #4
 8001298:	bf28      	it	cs
 800129a:	2304      	movcs	r3, #4
 800129c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3304      	adds	r3, #4
 80012a2:	2b06      	cmp	r3, #6
 80012a4:	d902      	bls.n	80012ac <NVIC_EncodePriority+0x30>
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3b03      	subs	r3, #3
 80012aa:	e000      	b.n	80012ae <NVIC_EncodePriority+0x32>
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b0:	f04f 32ff 	mov.w	r2, #4294967295
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43da      	mvns	r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	401a      	ands	r2, r3
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c4:	f04f 31ff 	mov.w	r1, #4294967295
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	fa01 f303 	lsl.w	r3, r1, r3
 80012ce:	43d9      	mvns	r1, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d4:	4313      	orrs	r3, r2
         );
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3724      	adds	r7, #36	@ 0x24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3b01      	subs	r3, #1
 80012ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012f0:	d301      	bcc.n	80012f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012f2:	2301      	movs	r3, #1
 80012f4:	e00f      	b.n	8001316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001320 <SysTick_Config+0x40>)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fe:	210f      	movs	r1, #15
 8001300:	f04f 30ff 	mov.w	r0, #4294967295
 8001304:	f7ff ff90 	bl	8001228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001308:	4b05      	ldr	r3, [pc, #20]	@ (8001320 <SysTick_Config+0x40>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130e:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <SysTick_Config+0x40>)
 8001310:	2207      	movs	r2, #7
 8001312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	e000e010 	.word	0xe000e010

08001324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7ff ff49 	bl	80011c4 <__NVIC_SetPriorityGrouping>
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800133a:	b580      	push	{r7, lr}
 800133c:	b086      	sub	sp, #24
 800133e:	af00      	add	r7, sp, #0
 8001340:	4603      	mov	r3, r0
 8001342:	60b9      	str	r1, [r7, #8]
 8001344:	607a      	str	r2, [r7, #4]
 8001346:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800134c:	f7ff ff5e 	bl	800120c <__NVIC_GetPriorityGrouping>
 8001350:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	68b9      	ldr	r1, [r7, #8]
 8001356:	6978      	ldr	r0, [r7, #20]
 8001358:	f7ff ff90 	bl	800127c <NVIC_EncodePriority>
 800135c:	4602      	mov	r2, r0
 800135e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff ff5f 	bl	8001228 <__NVIC_SetPriority>
}
 800136a:	bf00      	nop
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff ffb0 	bl	80012e0 <SysTick_Config>
 8001380:	4603      	mov	r3, r0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800138c:	b480      	push	{r7}
 800138e:	b08b      	sub	sp, #44	@ 0x2c
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800139a:	2300      	movs	r3, #0
 800139c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800139e:	e169      	b.n	8001674 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013a0:	2201      	movs	r2, #1
 80013a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	69fa      	ldr	r2, [r7, #28]
 80013b0:	4013      	ands	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	f040 8158 	bne.w	800166e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	4a9a      	ldr	r2, [pc, #616]	@ (800162c <HAL_GPIO_Init+0x2a0>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d05e      	beq.n	8001486 <HAL_GPIO_Init+0xfa>
 80013c8:	4a98      	ldr	r2, [pc, #608]	@ (800162c <HAL_GPIO_Init+0x2a0>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d875      	bhi.n	80014ba <HAL_GPIO_Init+0x12e>
 80013ce:	4a98      	ldr	r2, [pc, #608]	@ (8001630 <HAL_GPIO_Init+0x2a4>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d058      	beq.n	8001486 <HAL_GPIO_Init+0xfa>
 80013d4:	4a96      	ldr	r2, [pc, #600]	@ (8001630 <HAL_GPIO_Init+0x2a4>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d86f      	bhi.n	80014ba <HAL_GPIO_Init+0x12e>
 80013da:	4a96      	ldr	r2, [pc, #600]	@ (8001634 <HAL_GPIO_Init+0x2a8>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d052      	beq.n	8001486 <HAL_GPIO_Init+0xfa>
 80013e0:	4a94      	ldr	r2, [pc, #592]	@ (8001634 <HAL_GPIO_Init+0x2a8>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d869      	bhi.n	80014ba <HAL_GPIO_Init+0x12e>
 80013e6:	4a94      	ldr	r2, [pc, #592]	@ (8001638 <HAL_GPIO_Init+0x2ac>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d04c      	beq.n	8001486 <HAL_GPIO_Init+0xfa>
 80013ec:	4a92      	ldr	r2, [pc, #584]	@ (8001638 <HAL_GPIO_Init+0x2ac>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d863      	bhi.n	80014ba <HAL_GPIO_Init+0x12e>
 80013f2:	4a92      	ldr	r2, [pc, #584]	@ (800163c <HAL_GPIO_Init+0x2b0>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d046      	beq.n	8001486 <HAL_GPIO_Init+0xfa>
 80013f8:	4a90      	ldr	r2, [pc, #576]	@ (800163c <HAL_GPIO_Init+0x2b0>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d85d      	bhi.n	80014ba <HAL_GPIO_Init+0x12e>
 80013fe:	2b12      	cmp	r3, #18
 8001400:	d82a      	bhi.n	8001458 <HAL_GPIO_Init+0xcc>
 8001402:	2b12      	cmp	r3, #18
 8001404:	d859      	bhi.n	80014ba <HAL_GPIO_Init+0x12e>
 8001406:	a201      	add	r2, pc, #4	@ (adr r2, 800140c <HAL_GPIO_Init+0x80>)
 8001408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140c:	08001487 	.word	0x08001487
 8001410:	08001461 	.word	0x08001461
 8001414:	08001473 	.word	0x08001473
 8001418:	080014b5 	.word	0x080014b5
 800141c:	080014bb 	.word	0x080014bb
 8001420:	080014bb 	.word	0x080014bb
 8001424:	080014bb 	.word	0x080014bb
 8001428:	080014bb 	.word	0x080014bb
 800142c:	080014bb 	.word	0x080014bb
 8001430:	080014bb 	.word	0x080014bb
 8001434:	080014bb 	.word	0x080014bb
 8001438:	080014bb 	.word	0x080014bb
 800143c:	080014bb 	.word	0x080014bb
 8001440:	080014bb 	.word	0x080014bb
 8001444:	080014bb 	.word	0x080014bb
 8001448:	080014bb 	.word	0x080014bb
 800144c:	080014bb 	.word	0x080014bb
 8001450:	08001469 	.word	0x08001469
 8001454:	0800147d 	.word	0x0800147d
 8001458:	4a79      	ldr	r2, [pc, #484]	@ (8001640 <HAL_GPIO_Init+0x2b4>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d013      	beq.n	8001486 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800145e:	e02c      	b.n	80014ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	623b      	str	r3, [r7, #32]
          break;
 8001466:	e029      	b.n	80014bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	3304      	adds	r3, #4
 800146e:	623b      	str	r3, [r7, #32]
          break;
 8001470:	e024      	b.n	80014bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	3308      	adds	r3, #8
 8001478:	623b      	str	r3, [r7, #32]
          break;
 800147a:	e01f      	b.n	80014bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	330c      	adds	r3, #12
 8001482:	623b      	str	r3, [r7, #32]
          break;
 8001484:	e01a      	b.n	80014bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d102      	bne.n	8001494 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800148e:	2304      	movs	r3, #4
 8001490:	623b      	str	r3, [r7, #32]
          break;
 8001492:	e013      	b.n	80014bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d105      	bne.n	80014a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800149c:	2308      	movs	r3, #8
 800149e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	69fa      	ldr	r2, [r7, #28]
 80014a4:	611a      	str	r2, [r3, #16]
          break;
 80014a6:	e009      	b.n	80014bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014a8:	2308      	movs	r3, #8
 80014aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	69fa      	ldr	r2, [r7, #28]
 80014b0:	615a      	str	r2, [r3, #20]
          break;
 80014b2:	e003      	b.n	80014bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014b4:	2300      	movs	r3, #0
 80014b6:	623b      	str	r3, [r7, #32]
          break;
 80014b8:	e000      	b.n	80014bc <HAL_GPIO_Init+0x130>
          break;
 80014ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	2bff      	cmp	r3, #255	@ 0xff
 80014c0:	d801      	bhi.n	80014c6 <HAL_GPIO_Init+0x13a>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	e001      	b.n	80014ca <HAL_GPIO_Init+0x13e>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	3304      	adds	r3, #4
 80014ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	2bff      	cmp	r3, #255	@ 0xff
 80014d0:	d802      	bhi.n	80014d8 <HAL_GPIO_Init+0x14c>
 80014d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	e002      	b.n	80014de <HAL_GPIO_Init+0x152>
 80014d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014da:	3b08      	subs	r3, #8
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	210f      	movs	r1, #15
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ec:	43db      	mvns	r3, r3
 80014ee:	401a      	ands	r2, r3
 80014f0:	6a39      	ldr	r1, [r7, #32]
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	fa01 f303 	lsl.w	r3, r1, r3
 80014f8:	431a      	orrs	r2, r3
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001506:	2b00      	cmp	r3, #0
 8001508:	f000 80b1 	beq.w	800166e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800150c:	4b4d      	ldr	r3, [pc, #308]	@ (8001644 <HAL_GPIO_Init+0x2b8>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a4c      	ldr	r2, [pc, #304]	@ (8001644 <HAL_GPIO_Init+0x2b8>)
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	6193      	str	r3, [r2, #24]
 8001518:	4b4a      	ldr	r3, [pc, #296]	@ (8001644 <HAL_GPIO_Init+0x2b8>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001524:	4a48      	ldr	r2, [pc, #288]	@ (8001648 <HAL_GPIO_Init+0x2bc>)
 8001526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001528:	089b      	lsrs	r3, r3, #2
 800152a:	3302      	adds	r3, #2
 800152c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001530:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	220f      	movs	r2, #15
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	43db      	mvns	r3, r3
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	4013      	ands	r3, r2
 8001546:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a40      	ldr	r2, [pc, #256]	@ (800164c <HAL_GPIO_Init+0x2c0>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d013      	beq.n	8001578 <HAL_GPIO_Init+0x1ec>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a3f      	ldr	r2, [pc, #252]	@ (8001650 <HAL_GPIO_Init+0x2c4>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d00d      	beq.n	8001574 <HAL_GPIO_Init+0x1e8>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a3e      	ldr	r2, [pc, #248]	@ (8001654 <HAL_GPIO_Init+0x2c8>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d007      	beq.n	8001570 <HAL_GPIO_Init+0x1e4>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a3d      	ldr	r2, [pc, #244]	@ (8001658 <HAL_GPIO_Init+0x2cc>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d101      	bne.n	800156c <HAL_GPIO_Init+0x1e0>
 8001568:	2303      	movs	r3, #3
 800156a:	e006      	b.n	800157a <HAL_GPIO_Init+0x1ee>
 800156c:	2304      	movs	r3, #4
 800156e:	e004      	b.n	800157a <HAL_GPIO_Init+0x1ee>
 8001570:	2302      	movs	r3, #2
 8001572:	e002      	b.n	800157a <HAL_GPIO_Init+0x1ee>
 8001574:	2301      	movs	r3, #1
 8001576:	e000      	b.n	800157a <HAL_GPIO_Init+0x1ee>
 8001578:	2300      	movs	r3, #0
 800157a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800157c:	f002 0203 	and.w	r2, r2, #3
 8001580:	0092      	lsls	r2, r2, #2
 8001582:	4093      	lsls	r3, r2
 8001584:	68fa      	ldr	r2, [r7, #12]
 8001586:	4313      	orrs	r3, r2
 8001588:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800158a:	492f      	ldr	r1, [pc, #188]	@ (8001648 <HAL_GPIO_Init+0x2bc>)
 800158c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158e:	089b      	lsrs	r3, r3, #2
 8001590:	3302      	adds	r3, #2
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d006      	beq.n	80015b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015a4:	4b2d      	ldr	r3, [pc, #180]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	492c      	ldr	r1, [pc, #176]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	4313      	orrs	r3, r2
 80015ae:	608b      	str	r3, [r1, #8]
 80015b0:	e006      	b.n	80015c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015b2:	4b2a      	ldr	r3, [pc, #168]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015b4:	689a      	ldr	r2, [r3, #8]
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	43db      	mvns	r3, r3
 80015ba:	4928      	ldr	r1, [pc, #160]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015bc:	4013      	ands	r3, r2
 80015be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d006      	beq.n	80015da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015cc:	4b23      	ldr	r3, [pc, #140]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015ce:	68da      	ldr	r2, [r3, #12]
 80015d0:	4922      	ldr	r1, [pc, #136]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	60cb      	str	r3, [r1, #12]
 80015d8:	e006      	b.n	80015e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015da:	4b20      	ldr	r3, [pc, #128]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015dc:	68da      	ldr	r2, [r3, #12]
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	43db      	mvns	r3, r3
 80015e2:	491e      	ldr	r1, [pc, #120]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015e4:	4013      	ands	r3, r2
 80015e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d006      	beq.n	8001602 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015f4:	4b19      	ldr	r3, [pc, #100]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	4918      	ldr	r1, [pc, #96]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	604b      	str	r3, [r1, #4]
 8001600:	e006      	b.n	8001610 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001602:	4b16      	ldr	r3, [pc, #88]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 8001604:	685a      	ldr	r2, [r3, #4]
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	43db      	mvns	r3, r3
 800160a:	4914      	ldr	r1, [pc, #80]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 800160c:	4013      	ands	r3, r2
 800160e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d021      	beq.n	8001660 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	490e      	ldr	r1, [pc, #56]	@ (800165c <HAL_GPIO_Init+0x2d0>)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	4313      	orrs	r3, r2
 8001626:	600b      	str	r3, [r1, #0]
 8001628:	e021      	b.n	800166e <HAL_GPIO_Init+0x2e2>
 800162a:	bf00      	nop
 800162c:	10320000 	.word	0x10320000
 8001630:	10310000 	.word	0x10310000
 8001634:	10220000 	.word	0x10220000
 8001638:	10210000 	.word	0x10210000
 800163c:	10120000 	.word	0x10120000
 8001640:	10110000 	.word	0x10110000
 8001644:	40021000 	.word	0x40021000
 8001648:	40010000 	.word	0x40010000
 800164c:	40010800 	.word	0x40010800
 8001650:	40010c00 	.word	0x40010c00
 8001654:	40011000 	.word	0x40011000
 8001658:	40011400 	.word	0x40011400
 800165c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001660:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <HAL_GPIO_Init+0x304>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	43db      	mvns	r3, r3
 8001668:	4909      	ldr	r1, [pc, #36]	@ (8001690 <HAL_GPIO_Init+0x304>)
 800166a:	4013      	ands	r3, r2
 800166c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	3301      	adds	r3, #1
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800167a:	fa22 f303 	lsr.w	r3, r2, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	f47f ae8e 	bne.w	80013a0 <HAL_GPIO_Init+0x14>
  }
}
 8001684:	bf00      	nop
 8001686:	bf00      	nop
 8001688:	372c      	adds	r7, #44	@ 0x2c
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	40010400 	.word	0x40010400

08001694 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	807b      	strh	r3, [r7, #2]
 80016a0:	4613      	mov	r3, r2
 80016a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016a4:	787b      	ldrb	r3, [r7, #1]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d003      	beq.n	80016b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016aa:	887a      	ldrh	r2, [r7, #2]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016b0:	e003      	b.n	80016ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016b2:	887b      	ldrh	r3, [r7, #2]
 80016b4:	041a      	lsls	r2, r3, #16
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	611a      	str	r2, [r3, #16]
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d101      	bne.n	80016d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e272      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 8087 	beq.w	80017f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016e4:	4b92      	ldr	r3, [pc, #584]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 030c 	and.w	r3, r3, #12
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d00c      	beq.n	800170a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f003 030c 	and.w	r3, r3, #12
 80016f8:	2b08      	cmp	r3, #8
 80016fa:	d112      	bne.n	8001722 <HAL_RCC_OscConfig+0x5e>
 80016fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001708:	d10b      	bne.n	8001722 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800170a:	4b89      	ldr	r3, [pc, #548]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d06c      	beq.n	80017f0 <HAL_RCC_OscConfig+0x12c>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d168      	bne.n	80017f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e24c      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800172a:	d106      	bne.n	800173a <HAL_RCC_OscConfig+0x76>
 800172c:	4b80      	ldr	r3, [pc, #512]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a7f      	ldr	r2, [pc, #508]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001732:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001736:	6013      	str	r3, [r2, #0]
 8001738:	e02e      	b.n	8001798 <HAL_RCC_OscConfig+0xd4>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d10c      	bne.n	800175c <HAL_RCC_OscConfig+0x98>
 8001742:	4b7b      	ldr	r3, [pc, #492]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a7a      	ldr	r2, [pc, #488]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800174c:	6013      	str	r3, [r2, #0]
 800174e:	4b78      	ldr	r3, [pc, #480]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a77      	ldr	r2, [pc, #476]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001754:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001758:	6013      	str	r3, [r2, #0]
 800175a:	e01d      	b.n	8001798 <HAL_RCC_OscConfig+0xd4>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0xbc>
 8001766:	4b72      	ldr	r3, [pc, #456]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a71      	ldr	r2, [pc, #452]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800176c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	4b6f      	ldr	r3, [pc, #444]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a6e      	ldr	r2, [pc, #440]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800177c:	6013      	str	r3, [r2, #0]
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0xd4>
 8001780:	4b6b      	ldr	r3, [pc, #428]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a6a      	ldr	r2, [pc, #424]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800178a:	6013      	str	r3, [r2, #0]
 800178c:	4b68      	ldr	r3, [pc, #416]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a67      	ldr	r2, [pc, #412]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001796:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d013      	beq.n	80017c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff f8b6 	bl	8000910 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a8:	f7ff f8b2 	bl	8000910 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	@ 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e200      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d0f0      	beq.n	80017a8 <HAL_RCC_OscConfig+0xe4>
 80017c6:	e014      	b.n	80017f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff f8a2 	bl	8000910 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff f89e 	bl	8000910 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	@ 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e1ec      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e2:	4b53      	ldr	r3, [pc, #332]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x10c>
 80017ee:	e000      	b.n	80017f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d063      	beq.n	80018c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017fe:	4b4c      	ldr	r3, [pc, #304]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f003 030c 	and.w	r3, r3, #12
 8001806:	2b00      	cmp	r3, #0
 8001808:	d00b      	beq.n	8001822 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800180a:	4b49      	ldr	r3, [pc, #292]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	2b08      	cmp	r3, #8
 8001814:	d11c      	bne.n	8001850 <HAL_RCC_OscConfig+0x18c>
 8001816:	4b46      	ldr	r3, [pc, #280]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d116      	bne.n	8001850 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001822:	4b43      	ldr	r3, [pc, #268]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d005      	beq.n	800183a <HAL_RCC_OscConfig+0x176>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	691b      	ldr	r3, [r3, #16]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d001      	beq.n	800183a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e1c0      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183a:	4b3d      	ldr	r3, [pc, #244]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	4939      	ldr	r1, [pc, #228]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800184a:	4313      	orrs	r3, r2
 800184c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184e:	e03a      	b.n	80018c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d020      	beq.n	800189a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001858:	4b36      	ldr	r3, [pc, #216]	@ (8001934 <HAL_RCC_OscConfig+0x270>)
 800185a:	2201      	movs	r2, #1
 800185c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185e:	f7ff f857 	bl	8000910 <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001866:	f7ff f853 	bl	8000910 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e1a1      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001878:	4b2d      	ldr	r3, [pc, #180]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f0      	beq.n	8001866 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001884:	4b2a      	ldr	r3, [pc, #168]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	4927      	ldr	r1, [pc, #156]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001894:	4313      	orrs	r3, r2
 8001896:	600b      	str	r3, [r1, #0]
 8001898:	e015      	b.n	80018c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800189a:	4b26      	ldr	r3, [pc, #152]	@ (8001934 <HAL_RCC_OscConfig+0x270>)
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a0:	f7ff f836 	bl	8000910 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018a8:	f7ff f832 	bl	8000910 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e180      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1f0      	bne.n	80018a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0308 	and.w	r3, r3, #8
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d03a      	beq.n	8001948 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d019      	beq.n	800190e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018da:	4b17      	ldr	r3, [pc, #92]	@ (8001938 <HAL_RCC_OscConfig+0x274>)
 80018dc:	2201      	movs	r2, #1
 80018de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e0:	f7ff f816 	bl	8000910 <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018e8:	f7ff f812 	bl	8000910 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e160      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001930 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0f0      	beq.n	80018e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001906:	2001      	movs	r0, #1
 8001908:	f000 face 	bl	8001ea8 <RCC_Delay>
 800190c:	e01c      	b.n	8001948 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800190e:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <HAL_RCC_OscConfig+0x274>)
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001914:	f7fe fffc 	bl	8000910 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800191a:	e00f      	b.n	800193c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800191c:	f7fe fff8 	bl	8000910 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d908      	bls.n	800193c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e146      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	42420000 	.word	0x42420000
 8001938:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800193c:	4b92      	ldr	r3, [pc, #584]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 800193e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1e9      	bne.n	800191c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0304 	and.w	r3, r3, #4
 8001950:	2b00      	cmp	r3, #0
 8001952:	f000 80a6 	beq.w	8001aa2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001956:	2300      	movs	r3, #0
 8001958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800195a:	4b8b      	ldr	r3, [pc, #556]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10d      	bne.n	8001982 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	4b88      	ldr	r3, [pc, #544]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	4a87      	ldr	r2, [pc, #540]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001970:	61d3      	str	r3, [r2, #28]
 8001972:	4b85      	ldr	r3, [pc, #532]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800197e:	2301      	movs	r3, #1
 8001980:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001982:	4b82      	ldr	r3, [pc, #520]	@ (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800198a:	2b00      	cmp	r3, #0
 800198c:	d118      	bne.n	80019c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800198e:	4b7f      	ldr	r3, [pc, #508]	@ (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a7e      	ldr	r2, [pc, #504]	@ (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 8001994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800199a:	f7fe ffb9 	bl	8000910 <HAL_GetTick>
 800199e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019a2:	f7fe ffb5 	bl	8000910 <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b64      	cmp	r3, #100	@ 0x64
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e103      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b4:	4b75      	ldr	r3, [pc, #468]	@ (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f0      	beq.n	80019a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d106      	bne.n	80019d6 <HAL_RCC_OscConfig+0x312>
 80019c8:	4b6f      	ldr	r3, [pc, #444]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019ca:	6a1b      	ldr	r3, [r3, #32]
 80019cc:	4a6e      	ldr	r2, [pc, #440]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	6213      	str	r3, [r2, #32]
 80019d4:	e02d      	b.n	8001a32 <HAL_RCC_OscConfig+0x36e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10c      	bne.n	80019f8 <HAL_RCC_OscConfig+0x334>
 80019de:	4b6a      	ldr	r3, [pc, #424]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019e0:	6a1b      	ldr	r3, [r3, #32]
 80019e2:	4a69      	ldr	r2, [pc, #420]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019e4:	f023 0301 	bic.w	r3, r3, #1
 80019e8:	6213      	str	r3, [r2, #32]
 80019ea:	4b67      	ldr	r3, [pc, #412]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	4a66      	ldr	r2, [pc, #408]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019f0:	f023 0304 	bic.w	r3, r3, #4
 80019f4:	6213      	str	r3, [r2, #32]
 80019f6:	e01c      	b.n	8001a32 <HAL_RCC_OscConfig+0x36e>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	2b05      	cmp	r3, #5
 80019fe:	d10c      	bne.n	8001a1a <HAL_RCC_OscConfig+0x356>
 8001a00:	4b61      	ldr	r3, [pc, #388]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	4a60      	ldr	r2, [pc, #384]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6213      	str	r3, [r2, #32]
 8001a0c:	4b5e      	ldr	r3, [pc, #376]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	4a5d      	ldr	r2, [pc, #372]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6213      	str	r3, [r2, #32]
 8001a18:	e00b      	b.n	8001a32 <HAL_RCC_OscConfig+0x36e>
 8001a1a:	4b5b      	ldr	r3, [pc, #364]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	4a5a      	ldr	r2, [pc, #360]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	f023 0301 	bic.w	r3, r3, #1
 8001a24:	6213      	str	r3, [r2, #32]
 8001a26:	4b58      	ldr	r3, [pc, #352]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	4a57      	ldr	r2, [pc, #348]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	f023 0304 	bic.w	r3, r3, #4
 8001a30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d015      	beq.n	8001a66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3a:	f7fe ff69 	bl	8000910 <HAL_GetTick>
 8001a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a40:	e00a      	b.n	8001a58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a42:	f7fe ff65 	bl	8000910 <HAL_GetTick>
 8001a46:	4602      	mov	r2, r0
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e0b1      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a58:	4b4b      	ldr	r3, [pc, #300]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d0ee      	beq.n	8001a42 <HAL_RCC_OscConfig+0x37e>
 8001a64:	e014      	b.n	8001a90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a66:	f7fe ff53 	bl	8000910 <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a6c:	e00a      	b.n	8001a84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6e:	f7fe ff4f 	bl	8000910 <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e09b      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a84:	4b40      	ldr	r3, [pc, #256]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1ee      	bne.n	8001a6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d105      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a96:	4b3c      	ldr	r3, [pc, #240]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	69db      	ldr	r3, [r3, #28]
 8001a9a:	4a3b      	ldr	r2, [pc, #236]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001aa0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 8087 	beq.w	8001bba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001aac:	4b36      	ldr	r3, [pc, #216]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 030c 	and.w	r3, r3, #12
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d061      	beq.n	8001b7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d146      	bne.n	8001b4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac0:	4b33      	ldr	r3, [pc, #204]	@ (8001b90 <HAL_RCC_OscConfig+0x4cc>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac6:	f7fe ff23 	bl	8000910 <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001acc:	e008      	b.n	8001ae0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ace:	f7fe ff1f 	bl	8000910 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e06d      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae0:	4b29      	ldr	r3, [pc, #164]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1f0      	bne.n	8001ace <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001af4:	d108      	bne.n	8001b08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001af6:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	4921      	ldr	r1, [pc, #132]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b08:	4b1f      	ldr	r3, [pc, #124]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a19      	ldr	r1, [r3, #32]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b18:	430b      	orrs	r3, r1
 8001b1a:	491b      	ldr	r1, [pc, #108]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b20:	4b1b      	ldr	r3, [pc, #108]	@ (8001b90 <HAL_RCC_OscConfig+0x4cc>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b26:	f7fe fef3 	bl	8000910 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2e:	f7fe feef 	bl	8000910 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e03d      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0x46a>
 8001b4c:	e035      	b.n	8001bba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b4e:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <HAL_RCC_OscConfig+0x4cc>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b54:	f7fe fedc 	bl	8000910 <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b5c:	f7fe fed8 	bl	8000910 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e026      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f0      	bne.n	8001b5c <HAL_RCC_OscConfig+0x498>
 8001b7a:	e01e      	b.n	8001bba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d107      	bne.n	8001b94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e019      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40007000 	.word	0x40007000
 8001b90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b94:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <HAL_RCC_OscConfig+0x500>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d106      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d001      	beq.n	8001bba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e000      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d101      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e0d0      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bdc:	4b6a      	ldr	r3, [pc, #424]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0307 	and.w	r3, r3, #7
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d910      	bls.n	8001c0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bea:	4b67      	ldr	r3, [pc, #412]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f023 0207 	bic.w	r2, r3, #7
 8001bf2:	4965      	ldr	r1, [pc, #404]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfa:	4b63      	ldr	r3, [pc, #396]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d001      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e0b8      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d020      	beq.n	8001c5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d005      	beq.n	8001c30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c24:	4b59      	ldr	r3, [pc, #356]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	4a58      	ldr	r2, [pc, #352]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c3c:	4b53      	ldr	r3, [pc, #332]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	4a52      	ldr	r2, [pc, #328]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c42:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001c46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c48:	4b50      	ldr	r3, [pc, #320]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	494d      	ldr	r1, [pc, #308]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c56:	4313      	orrs	r3, r2
 8001c58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d040      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d107      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6e:	4b47      	ldr	r3, [pc, #284]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d115      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e07f      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d107      	bne.n	8001c96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c86:	4b41      	ldr	r3, [pc, #260]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d109      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e073      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c96:	4b3d      	ldr	r3, [pc, #244]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e06b      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ca6:	4b39      	ldr	r3, [pc, #228]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f023 0203 	bic.w	r2, r3, #3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	4936      	ldr	r1, [pc, #216]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cb8:	f7fe fe2a 	bl	8000910 <HAL_GetTick>
 8001cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cbe:	e00a      	b.n	8001cd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cc0:	f7fe fe26 	bl	8000910 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e053      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 020c 	and.w	r2, r3, #12
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d1eb      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ce8:	4b27      	ldr	r3, [pc, #156]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d210      	bcs.n	8001d18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cf6:	4b24      	ldr	r3, [pc, #144]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f023 0207 	bic.w	r2, r3, #7
 8001cfe:	4922      	ldr	r1, [pc, #136]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d06:	4b20      	ldr	r3, [pc, #128]	@ (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	683a      	ldr	r2, [r7, #0]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d001      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e032      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0304 	and.w	r3, r3, #4
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d24:	4b19      	ldr	r3, [pc, #100]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	4916      	ldr	r1, [pc, #88]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d009      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d42:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	490e      	ldr	r1, [pc, #56]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d56:	f000 f821 	bl	8001d9c <HAL_RCC_GetSysClockFreq>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	091b      	lsrs	r3, r3, #4
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	490a      	ldr	r1, [pc, #40]	@ (8001d90 <HAL_RCC_ClockConfig+0x1c8>)
 8001d68:	5ccb      	ldrb	r3, [r1, r3]
 8001d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d6e:	4a09      	ldr	r2, [pc, #36]	@ (8001d94 <HAL_RCC_ClockConfig+0x1cc>)
 8001d70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <HAL_RCC_ClockConfig+0x1d0>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fd88 	bl	800088c <HAL_InitTick>

  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40022000 	.word	0x40022000
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	08002f24 	.word	0x08002f24
 8001d94:	20000000 	.word	0x20000000
 8001d98:	20000004 	.word	0x20000004

08001d9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	2300      	movs	r3, #0
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	2300      	movs	r3, #0
 8001db0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001db2:	2300      	movs	r3, #0
 8001db4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001db6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x94>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f003 030c 	and.w	r3, r3, #12
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d002      	beq.n	8001dcc <HAL_RCC_GetSysClockFreq+0x30>
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d003      	beq.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x36>
 8001dca:	e027      	b.n	8001e1c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dcc:	4b19      	ldr	r3, [pc, #100]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dce:	613b      	str	r3, [r7, #16]
      break;
 8001dd0:	e027      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	0c9b      	lsrs	r3, r3, #18
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	4a17      	ldr	r2, [pc, #92]	@ (8001e38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ddc:	5cd3      	ldrb	r3, [r2, r3]
 8001dde:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d010      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dea:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <HAL_RCC_GetSysClockFreq+0x94>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	0c5b      	lsrs	r3, r3, #17
 8001df0:	f003 0301 	and.w	r3, r3, #1
 8001df4:	4a11      	ldr	r2, [pc, #68]	@ (8001e3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001df6:	5cd3      	ldrb	r3, [r2, r3]
 8001df8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dfe:	fb03 f202 	mul.w	r2, r3, r2
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	e004      	b.n	8001e16 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e10:	fb02 f303 	mul.w	r3, r2, r3
 8001e14:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	613b      	str	r3, [r7, #16]
      break;
 8001e1a:	e002      	b.n	8001e22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e1e:	613b      	str	r3, [r7, #16]
      break;
 8001e20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e22:	693b      	ldr	r3, [r7, #16]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	371c      	adds	r7, #28
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	40021000 	.word	0x40021000
 8001e34:	007a1200 	.word	0x007a1200
 8001e38:	08002f3c 	.word	0x08002f3c
 8001e3c:	08002f4c 	.word	0x08002f4c
 8001e40:	003d0900 	.word	0x003d0900

08001e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e48:	4b02      	ldr	r3, [pc, #8]	@ (8001e54 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bc80      	pop	{r7}
 8001e52:	4770      	bx	lr
 8001e54:	20000000 	.word	0x20000000

08001e58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e5c:	f7ff fff2 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e60:	4602      	mov	r2, r0
 8001e62:	4b05      	ldr	r3, [pc, #20]	@ (8001e78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	0a1b      	lsrs	r3, r3, #8
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	4903      	ldr	r1, [pc, #12]	@ (8001e7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e6e:	5ccb      	ldrb	r3, [r1, r3]
 8001e70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	08002f34 	.word	0x08002f34

08001e80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e84:	f7ff ffde 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	4b05      	ldr	r3, [pc, #20]	@ (8001ea0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	0adb      	lsrs	r3, r3, #11
 8001e90:	f003 0307 	and.w	r3, r3, #7
 8001e94:	4903      	ldr	r1, [pc, #12]	@ (8001ea4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e96:	5ccb      	ldrb	r3, [r1, r3]
 8001e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	08002f34 	.word	0x08002f34

08001ea8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <RCC_Delay+0x34>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee0 <RCC_Delay+0x38>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	0a5b      	lsrs	r3, r3, #9
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ec4:	bf00      	nop
  }
  while (Delay --);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1e5a      	subs	r2, r3, #1
 8001eca:	60fa      	str	r2, [r7, #12]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1f9      	bne.n	8001ec4 <RCC_Delay+0x1c>
}
 8001ed0:	bf00      	nop
 8001ed2:	bf00      	nop
 8001ed4:	3714      	adds	r7, #20
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr
 8001edc:	20000000 	.word	0x20000000
 8001ee0:	10624dd3 	.word	0x10624dd3

08001ee4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d07d      	beq.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001f00:	2300      	movs	r3, #0
 8001f02:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f04:	4b4f      	ldr	r3, [pc, #316]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d10d      	bne.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f10:	4b4c      	ldr	r3, [pc, #304]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f12:	69db      	ldr	r3, [r3, #28]
 8001f14:	4a4b      	ldr	r2, [pc, #300]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1a:	61d3      	str	r3, [r2, #28]
 8001f1c:	4b49      	ldr	r3, [pc, #292]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f1e:	69db      	ldr	r3, [r3, #28]
 8001f20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f2c:	4b46      	ldr	r3, [pc, #280]	@ (8002048 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d118      	bne.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f38:	4b43      	ldr	r3, [pc, #268]	@ (8002048 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a42      	ldr	r2, [pc, #264]	@ (8002048 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f44:	f7fe fce4 	bl	8000910 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4a:	e008      	b.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f4c:	f7fe fce0 	bl	8000910 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b64      	cmp	r3, #100	@ 0x64
 8001f58:	d901      	bls.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e06d      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f5e:	4b3a      	ldr	r3, [pc, #232]	@ (8002048 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f0      	beq.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f6a:	4b36      	ldr	r3, [pc, #216]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f6c:	6a1b      	ldr	r3, [r3, #32]
 8001f6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d02e      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d027      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f88:	4b2e      	ldr	r3, [pc, #184]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f92:	4b2e      	ldr	r3, [pc, #184]	@ (800204c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f98:	4b2c      	ldr	r3, [pc, #176]	@ (800204c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001f9e:	4a29      	ldr	r2, [pc, #164]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d014      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7fe fcaf 	bl	8000910 <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb4:	e00a      	b.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb6:	f7fe fcab 	bl	8000910 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e036      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0ee      	beq.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	4917      	ldr	r1, [pc, #92]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fea:	7dfb      	ldrb	r3, [r7, #23]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d105      	bne.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff0:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	4a13      	ldr	r2, [pc, #76]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ffa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d008      	beq.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002008:	4b0e      	ldr	r3, [pc, #56]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	490b      	ldr	r1, [pc, #44]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002016:	4313      	orrs	r3, r2
 8002018:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	2b00      	cmp	r3, #0
 8002024:	d008      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002026:	4b07      	ldr	r3, [pc, #28]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	4904      	ldr	r1, [pc, #16]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002034:	4313      	orrs	r3, r2
 8002036:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40021000 	.word	0x40021000
 8002048:	40007000 	.word	0x40007000
 800204c:	42420440 	.word	0x42420440

08002050 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b088      	sub	sp, #32
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	2300      	movs	r3, #0
 800205e:	61fb      	str	r3, [r7, #28]
 8002060:	2300      	movs	r3, #0
 8002062:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	2300      	movs	r3, #0
 800206a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b10      	cmp	r3, #16
 8002070:	d00a      	beq.n	8002088 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b10      	cmp	r3, #16
 8002076:	f200 808a 	bhi.w	800218e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d045      	beq.n	800210c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b02      	cmp	r3, #2
 8002084:	d075      	beq.n	8002172 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002086:	e082      	b.n	800218e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002088:	4b46      	ldr	r3, [pc, #280]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800208e:	4b45      	ldr	r3, [pc, #276]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d07b      	beq.n	8002192 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	0c9b      	lsrs	r3, r3, #18
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	4a41      	ldr	r2, [pc, #260]	@ (80021a8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80020a4:	5cd3      	ldrb	r3, [r2, r3]
 80020a6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d015      	beq.n	80020de <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020b2:	4b3c      	ldr	r3, [pc, #240]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	0c5b      	lsrs	r3, r3, #17
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	4a3b      	ldr	r2, [pc, #236]	@ (80021ac <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80020be:	5cd3      	ldrb	r3, [r2, r3]
 80020c0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d00d      	beq.n	80020e8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80020cc:	4a38      	ldr	r2, [pc, #224]	@ (80021b0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	fb02 f303 	mul.w	r3, r2, r3
 80020da:	61fb      	str	r3, [r7, #28]
 80020dc:	e004      	b.n	80020e8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	4a34      	ldr	r2, [pc, #208]	@ (80021b4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80020e8:	4b2e      	ldr	r3, [pc, #184]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020f4:	d102      	bne.n	80020fc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	61bb      	str	r3, [r7, #24]
      break;
 80020fa:	e04a      	b.n	8002192 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	4a2d      	ldr	r2, [pc, #180]	@ (80021b8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002102:	fba2 2303 	umull	r2, r3, r2, r3
 8002106:	085b      	lsrs	r3, r3, #1
 8002108:	61bb      	str	r3, [r7, #24]
      break;
 800210a:	e042      	b.n	8002192 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800210c:	4b25      	ldr	r3, [pc, #148]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800211c:	d108      	bne.n	8002130 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002128:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800212c:	61bb      	str	r3, [r7, #24]
 800212e:	e01f      	b.n	8002170 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002136:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800213a:	d109      	bne.n	8002150 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800213c:	4b19      	ldr	r3, [pc, #100]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800213e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002148:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800214c:	61bb      	str	r3, [r7, #24]
 800214e:	e00f      	b.n	8002170 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002156:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800215a:	d11c      	bne.n	8002196 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800215c:	4b11      	ldr	r3, [pc, #68]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d016      	beq.n	8002196 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002168:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800216c:	61bb      	str	r3, [r7, #24]
      break;
 800216e:	e012      	b.n	8002196 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002170:	e011      	b.n	8002196 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002172:	f7ff fe85 	bl	8001e80 <HAL_RCC_GetPCLK2Freq>
 8002176:	4602      	mov	r2, r0
 8002178:	4b0a      	ldr	r3, [pc, #40]	@ (80021a4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	0b9b      	lsrs	r3, r3, #14
 800217e:	f003 0303 	and.w	r3, r3, #3
 8002182:	3301      	adds	r3, #1
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	fbb2 f3f3 	udiv	r3, r2, r3
 800218a:	61bb      	str	r3, [r7, #24]
      break;
 800218c:	e004      	b.n	8002198 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800218e:	bf00      	nop
 8002190:	e002      	b.n	8002198 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002192:	bf00      	nop
 8002194:	e000      	b.n	8002198 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002196:	bf00      	nop
    }
  }
  return (frequency);
 8002198:	69bb      	ldr	r3, [r7, #24]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3720      	adds	r7, #32
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000
 80021a8:	08002f50 	.word	0x08002f50
 80021ac:	08002f60 	.word	0x08002f60
 80021b0:	007a1200 	.word	0x007a1200
 80021b4:	003d0900 	.word	0x003d0900
 80021b8:	aaaaaaab 	.word	0xaaaaaaab

080021bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e042      	b.n	8002254 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d106      	bne.n	80021e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7fe fa62 	bl	80006ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2224      	movs	r2, #36	@ 0x24
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f91d 	bl	8002440 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002214:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	695a      	ldr	r2, [r3, #20]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002224:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68da      	ldr	r2, [r3, #12]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002234:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2220      	movs	r2, #32
 8002248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	@ 0x28
 8002260:	af02      	add	r7, sp, #8
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	4613      	mov	r3, r2
 800226a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	d16d      	bne.n	8002358 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <HAL_UART_Transmit+0x2c>
 8002282:	88fb      	ldrh	r3, [r7, #6]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d101      	bne.n	800228c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e066      	b.n	800235a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2221      	movs	r2, #33	@ 0x21
 8002296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800229a:	f7fe fb39 	bl	8000910 <HAL_GetTick>
 800229e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	88fa      	ldrh	r2, [r7, #6]
 80022a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	88fa      	ldrh	r2, [r7, #6]
 80022aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022b4:	d108      	bne.n	80022c8 <HAL_UART_Transmit+0x6c>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d104      	bne.n	80022c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	61bb      	str	r3, [r7, #24]
 80022c6:	e003      	b.n	80022d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022d0:	e02a      	b.n	8002328 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2200      	movs	r2, #0
 80022da:	2180      	movs	r1, #128	@ 0x80
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 f840 	bl	8002362 <UART_WaitOnFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e036      	b.n	800235a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10b      	bne.n	800230a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	461a      	mov	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002300:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	3302      	adds	r3, #2
 8002306:	61bb      	str	r3, [r7, #24]
 8002308:	e007      	b.n	800231a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	781a      	ldrb	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	3301      	adds	r3, #1
 8002318:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800231e:	b29b      	uxth	r3, r3
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1cf      	bne.n	80022d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	2200      	movs	r2, #0
 800233a:	2140      	movs	r1, #64	@ 0x40
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f000 f810 	bl	8002362 <UART_WaitOnFlagUntilTimeout>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e006      	b.n	800235a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2220      	movs	r2, #32
 8002350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002354:	2300      	movs	r3, #0
 8002356:	e000      	b.n	800235a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002358:	2302      	movs	r3, #2
  }
}
 800235a:	4618      	mov	r0, r3
 800235c:	3720      	adds	r7, #32
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b090      	sub	sp, #64	@ 0x40
 8002366:	af00      	add	r7, sp, #0
 8002368:	60f8      	str	r0, [r7, #12]
 800236a:	60b9      	str	r1, [r7, #8]
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	4613      	mov	r3, r2
 8002370:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002372:	e050      	b.n	8002416 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002374:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800237a:	d04c      	beq.n	8002416 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800237c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800237e:	2b00      	cmp	r3, #0
 8002380:	d007      	beq.n	8002392 <UART_WaitOnFlagUntilTimeout+0x30>
 8002382:	f7fe fac5 	bl	8000910 <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800238e:	429a      	cmp	r2, r3
 8002390:	d241      	bcs.n	8002416 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	330c      	adds	r3, #12
 8002398:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800239a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239c:	e853 3f00 	ldrex	r3, [r3]
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80023a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	330c      	adds	r3, #12
 80023b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80023b2:	637a      	str	r2, [r7, #52]	@ 0x34
 80023b4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80023b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023ba:	e841 2300 	strex	r3, r2, [r1]
 80023be:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80023c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1e5      	bne.n	8002392 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	3314      	adds	r3, #20
 80023cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	e853 3f00 	ldrex	r3, [r3]
 80023d4:	613b      	str	r3, [r7, #16]
   return(result);
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	f023 0301 	bic.w	r3, r3, #1
 80023dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3314      	adds	r3, #20
 80023e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80023e6:	623a      	str	r2, [r7, #32]
 80023e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ea:	69f9      	ldr	r1, [r7, #28]
 80023ec:	6a3a      	ldr	r2, [r7, #32]
 80023ee:	e841 2300 	strex	r3, r2, [r1]
 80023f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1e5      	bne.n	80023c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2220      	movs	r2, #32
 80023fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2220      	movs	r2, #32
 8002406:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e00f      	b.n	8002436 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	4013      	ands	r3, r2
 8002420:	68ba      	ldr	r2, [r7, #8]
 8002422:	429a      	cmp	r2, r3
 8002424:	bf0c      	ite	eq
 8002426:	2301      	moveq	r3, #1
 8002428:	2300      	movne	r3, #0
 800242a:	b2db      	uxtb	r3, r3
 800242c:	461a      	mov	r2, r3
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	429a      	cmp	r2, r3
 8002432:	d09f      	beq.n	8002374 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3740      	adds	r7, #64	@ 0x40
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	431a      	orrs	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	4313      	orrs	r3, r2
 800246e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800247a:	f023 030c 	bic.w	r3, r3, #12
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	68b9      	ldr	r1, [r7, #8]
 8002484:	430b      	orrs	r3, r1
 8002486:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	699a      	ldr	r2, [r3, #24]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002554 <UART_SetConfig+0x114>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d103      	bne.n	80024b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80024a8:	f7ff fcea 	bl	8001e80 <HAL_RCC_GetPCLK2Freq>
 80024ac:	60f8      	str	r0, [r7, #12]
 80024ae:	e002      	b.n	80024b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80024b0:	f7ff fcd2 	bl	8001e58 <HAL_RCC_GetPCLK1Freq>
 80024b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	4613      	mov	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4413      	add	r3, r2
 80024be:	009a      	lsls	r2, r3, #2
 80024c0:	441a      	add	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024cc:	4a22      	ldr	r2, [pc, #136]	@ (8002558 <UART_SetConfig+0x118>)
 80024ce:	fba2 2303 	umull	r2, r3, r2, r3
 80024d2:	095b      	lsrs	r3, r3, #5
 80024d4:	0119      	lsls	r1, r3, #4
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	009a      	lsls	r2, r3, #2
 80024e0:	441a      	add	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002558 <UART_SetConfig+0x118>)
 80024ee:	fba3 0302 	umull	r0, r3, r3, r2
 80024f2:	095b      	lsrs	r3, r3, #5
 80024f4:	2064      	movs	r0, #100	@ 0x64
 80024f6:	fb00 f303 	mul.w	r3, r0, r3
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	3332      	adds	r3, #50	@ 0x32
 8002500:	4a15      	ldr	r2, [pc, #84]	@ (8002558 <UART_SetConfig+0x118>)
 8002502:	fba2 2303 	umull	r2, r3, r2, r3
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800250c:	4419      	add	r1, r3
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	4613      	mov	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4413      	add	r3, r2
 8002516:	009a      	lsls	r2, r3, #2
 8002518:	441a      	add	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	fbb2 f2f3 	udiv	r2, r2, r3
 8002524:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <UART_SetConfig+0x118>)
 8002526:	fba3 0302 	umull	r0, r3, r3, r2
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	2064      	movs	r0, #100	@ 0x64
 800252e:	fb00 f303 	mul.w	r3, r0, r3
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	3332      	adds	r3, #50	@ 0x32
 8002538:	4a07      	ldr	r2, [pc, #28]	@ (8002558 <UART_SetConfig+0x118>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	f003 020f 	and.w	r2, r3, #15
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	440a      	add	r2, r1
 800254a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800254c:	bf00      	nop
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40013800 	.word	0x40013800
 8002558:	51eb851f 	.word	0x51eb851f

0800255c <siprintf>:
 800255c:	b40e      	push	{r1, r2, r3}
 800255e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002562:	b500      	push	{lr}
 8002564:	b09c      	sub	sp, #112	@ 0x70
 8002566:	ab1d      	add	r3, sp, #116	@ 0x74
 8002568:	9002      	str	r0, [sp, #8]
 800256a:	9006      	str	r0, [sp, #24]
 800256c:	9107      	str	r1, [sp, #28]
 800256e:	9104      	str	r1, [sp, #16]
 8002570:	4808      	ldr	r0, [pc, #32]	@ (8002594 <siprintf+0x38>)
 8002572:	4909      	ldr	r1, [pc, #36]	@ (8002598 <siprintf+0x3c>)
 8002574:	f853 2b04 	ldr.w	r2, [r3], #4
 8002578:	9105      	str	r1, [sp, #20]
 800257a:	6800      	ldr	r0, [r0, #0]
 800257c:	a902      	add	r1, sp, #8
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	f000 f992 	bl	80028a8 <_svfiprintf_r>
 8002584:	2200      	movs	r2, #0
 8002586:	9b02      	ldr	r3, [sp, #8]
 8002588:	701a      	strb	r2, [r3, #0]
 800258a:	b01c      	add	sp, #112	@ 0x70
 800258c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002590:	b003      	add	sp, #12
 8002592:	4770      	bx	lr
 8002594:	2000000c 	.word	0x2000000c
 8002598:	ffff0208 	.word	0xffff0208

0800259c <memset>:
 800259c:	4603      	mov	r3, r0
 800259e:	4402      	add	r2, r0
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d100      	bne.n	80025a6 <memset+0xa>
 80025a4:	4770      	bx	lr
 80025a6:	f803 1b01 	strb.w	r1, [r3], #1
 80025aa:	e7f9      	b.n	80025a0 <memset+0x4>

080025ac <__errno>:
 80025ac:	4b01      	ldr	r3, [pc, #4]	@ (80025b4 <__errno+0x8>)
 80025ae:	6818      	ldr	r0, [r3, #0]
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	2000000c 	.word	0x2000000c

080025b8 <__libc_init_array>:
 80025b8:	b570      	push	{r4, r5, r6, lr}
 80025ba:	2600      	movs	r6, #0
 80025bc:	4d0c      	ldr	r5, [pc, #48]	@ (80025f0 <__libc_init_array+0x38>)
 80025be:	4c0d      	ldr	r4, [pc, #52]	@ (80025f4 <__libc_init_array+0x3c>)
 80025c0:	1b64      	subs	r4, r4, r5
 80025c2:	10a4      	asrs	r4, r4, #2
 80025c4:	42a6      	cmp	r6, r4
 80025c6:	d109      	bne.n	80025dc <__libc_init_array+0x24>
 80025c8:	f000 fc78 	bl	8002ebc <_init>
 80025cc:	2600      	movs	r6, #0
 80025ce:	4d0a      	ldr	r5, [pc, #40]	@ (80025f8 <__libc_init_array+0x40>)
 80025d0:	4c0a      	ldr	r4, [pc, #40]	@ (80025fc <__libc_init_array+0x44>)
 80025d2:	1b64      	subs	r4, r4, r5
 80025d4:	10a4      	asrs	r4, r4, #2
 80025d6:	42a6      	cmp	r6, r4
 80025d8:	d105      	bne.n	80025e6 <__libc_init_array+0x2e>
 80025da:	bd70      	pop	{r4, r5, r6, pc}
 80025dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80025e0:	4798      	blx	r3
 80025e2:	3601      	adds	r6, #1
 80025e4:	e7ee      	b.n	80025c4 <__libc_init_array+0xc>
 80025e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80025ea:	4798      	blx	r3
 80025ec:	3601      	adds	r6, #1
 80025ee:	e7f2      	b.n	80025d6 <__libc_init_array+0x1e>
 80025f0:	08002fa0 	.word	0x08002fa0
 80025f4:	08002fa0 	.word	0x08002fa0
 80025f8:	08002fa0 	.word	0x08002fa0
 80025fc:	08002fa4 	.word	0x08002fa4

08002600 <__retarget_lock_acquire_recursive>:
 8002600:	4770      	bx	lr

08002602 <__retarget_lock_release_recursive>:
 8002602:	4770      	bx	lr

08002604 <_free_r>:
 8002604:	b538      	push	{r3, r4, r5, lr}
 8002606:	4605      	mov	r5, r0
 8002608:	2900      	cmp	r1, #0
 800260a:	d040      	beq.n	800268e <_free_r+0x8a>
 800260c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002610:	1f0c      	subs	r4, r1, #4
 8002612:	2b00      	cmp	r3, #0
 8002614:	bfb8      	it	lt
 8002616:	18e4      	addlt	r4, r4, r3
 8002618:	f000 f8de 	bl	80027d8 <__malloc_lock>
 800261c:	4a1c      	ldr	r2, [pc, #112]	@ (8002690 <_free_r+0x8c>)
 800261e:	6813      	ldr	r3, [r2, #0]
 8002620:	b933      	cbnz	r3, 8002630 <_free_r+0x2c>
 8002622:	6063      	str	r3, [r4, #4]
 8002624:	6014      	str	r4, [r2, #0]
 8002626:	4628      	mov	r0, r5
 8002628:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800262c:	f000 b8da 	b.w	80027e4 <__malloc_unlock>
 8002630:	42a3      	cmp	r3, r4
 8002632:	d908      	bls.n	8002646 <_free_r+0x42>
 8002634:	6820      	ldr	r0, [r4, #0]
 8002636:	1821      	adds	r1, r4, r0
 8002638:	428b      	cmp	r3, r1
 800263a:	bf01      	itttt	eq
 800263c:	6819      	ldreq	r1, [r3, #0]
 800263e:	685b      	ldreq	r3, [r3, #4]
 8002640:	1809      	addeq	r1, r1, r0
 8002642:	6021      	streq	r1, [r4, #0]
 8002644:	e7ed      	b.n	8002622 <_free_r+0x1e>
 8002646:	461a      	mov	r2, r3
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	b10b      	cbz	r3, 8002650 <_free_r+0x4c>
 800264c:	42a3      	cmp	r3, r4
 800264e:	d9fa      	bls.n	8002646 <_free_r+0x42>
 8002650:	6811      	ldr	r1, [r2, #0]
 8002652:	1850      	adds	r0, r2, r1
 8002654:	42a0      	cmp	r0, r4
 8002656:	d10b      	bne.n	8002670 <_free_r+0x6c>
 8002658:	6820      	ldr	r0, [r4, #0]
 800265a:	4401      	add	r1, r0
 800265c:	1850      	adds	r0, r2, r1
 800265e:	4283      	cmp	r3, r0
 8002660:	6011      	str	r1, [r2, #0]
 8002662:	d1e0      	bne.n	8002626 <_free_r+0x22>
 8002664:	6818      	ldr	r0, [r3, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	4408      	add	r0, r1
 800266a:	6010      	str	r0, [r2, #0]
 800266c:	6053      	str	r3, [r2, #4]
 800266e:	e7da      	b.n	8002626 <_free_r+0x22>
 8002670:	d902      	bls.n	8002678 <_free_r+0x74>
 8002672:	230c      	movs	r3, #12
 8002674:	602b      	str	r3, [r5, #0]
 8002676:	e7d6      	b.n	8002626 <_free_r+0x22>
 8002678:	6820      	ldr	r0, [r4, #0]
 800267a:	1821      	adds	r1, r4, r0
 800267c:	428b      	cmp	r3, r1
 800267e:	bf01      	itttt	eq
 8002680:	6819      	ldreq	r1, [r3, #0]
 8002682:	685b      	ldreq	r3, [r3, #4]
 8002684:	1809      	addeq	r1, r1, r0
 8002686:	6021      	streq	r1, [r4, #0]
 8002688:	6063      	str	r3, [r4, #4]
 800268a:	6054      	str	r4, [r2, #4]
 800268c:	e7cb      	b.n	8002626 <_free_r+0x22>
 800268e:	bd38      	pop	{r3, r4, r5, pc}
 8002690:	2000023c 	.word	0x2000023c

08002694 <sbrk_aligned>:
 8002694:	b570      	push	{r4, r5, r6, lr}
 8002696:	4e0f      	ldr	r6, [pc, #60]	@ (80026d4 <sbrk_aligned+0x40>)
 8002698:	460c      	mov	r4, r1
 800269a:	6831      	ldr	r1, [r6, #0]
 800269c:	4605      	mov	r5, r0
 800269e:	b911      	cbnz	r1, 80026a6 <sbrk_aligned+0x12>
 80026a0:	f000 fbaa 	bl	8002df8 <_sbrk_r>
 80026a4:	6030      	str	r0, [r6, #0]
 80026a6:	4621      	mov	r1, r4
 80026a8:	4628      	mov	r0, r5
 80026aa:	f000 fba5 	bl	8002df8 <_sbrk_r>
 80026ae:	1c43      	adds	r3, r0, #1
 80026b0:	d103      	bne.n	80026ba <sbrk_aligned+0x26>
 80026b2:	f04f 34ff 	mov.w	r4, #4294967295
 80026b6:	4620      	mov	r0, r4
 80026b8:	bd70      	pop	{r4, r5, r6, pc}
 80026ba:	1cc4      	adds	r4, r0, #3
 80026bc:	f024 0403 	bic.w	r4, r4, #3
 80026c0:	42a0      	cmp	r0, r4
 80026c2:	d0f8      	beq.n	80026b6 <sbrk_aligned+0x22>
 80026c4:	1a21      	subs	r1, r4, r0
 80026c6:	4628      	mov	r0, r5
 80026c8:	f000 fb96 	bl	8002df8 <_sbrk_r>
 80026cc:	3001      	adds	r0, #1
 80026ce:	d1f2      	bne.n	80026b6 <sbrk_aligned+0x22>
 80026d0:	e7ef      	b.n	80026b2 <sbrk_aligned+0x1e>
 80026d2:	bf00      	nop
 80026d4:	20000238 	.word	0x20000238

080026d8 <_malloc_r>:
 80026d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026dc:	1ccd      	adds	r5, r1, #3
 80026de:	f025 0503 	bic.w	r5, r5, #3
 80026e2:	3508      	adds	r5, #8
 80026e4:	2d0c      	cmp	r5, #12
 80026e6:	bf38      	it	cc
 80026e8:	250c      	movcc	r5, #12
 80026ea:	2d00      	cmp	r5, #0
 80026ec:	4606      	mov	r6, r0
 80026ee:	db01      	blt.n	80026f4 <_malloc_r+0x1c>
 80026f0:	42a9      	cmp	r1, r5
 80026f2:	d904      	bls.n	80026fe <_malloc_r+0x26>
 80026f4:	230c      	movs	r3, #12
 80026f6:	6033      	str	r3, [r6, #0]
 80026f8:	2000      	movs	r0, #0
 80026fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80027d4 <_malloc_r+0xfc>
 8002702:	f000 f869 	bl	80027d8 <__malloc_lock>
 8002706:	f8d8 3000 	ldr.w	r3, [r8]
 800270a:	461c      	mov	r4, r3
 800270c:	bb44      	cbnz	r4, 8002760 <_malloc_r+0x88>
 800270e:	4629      	mov	r1, r5
 8002710:	4630      	mov	r0, r6
 8002712:	f7ff ffbf 	bl	8002694 <sbrk_aligned>
 8002716:	1c43      	adds	r3, r0, #1
 8002718:	4604      	mov	r4, r0
 800271a:	d158      	bne.n	80027ce <_malloc_r+0xf6>
 800271c:	f8d8 4000 	ldr.w	r4, [r8]
 8002720:	4627      	mov	r7, r4
 8002722:	2f00      	cmp	r7, #0
 8002724:	d143      	bne.n	80027ae <_malloc_r+0xd6>
 8002726:	2c00      	cmp	r4, #0
 8002728:	d04b      	beq.n	80027c2 <_malloc_r+0xea>
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	4639      	mov	r1, r7
 800272e:	4630      	mov	r0, r6
 8002730:	eb04 0903 	add.w	r9, r4, r3
 8002734:	f000 fb60 	bl	8002df8 <_sbrk_r>
 8002738:	4581      	cmp	r9, r0
 800273a:	d142      	bne.n	80027c2 <_malloc_r+0xea>
 800273c:	6821      	ldr	r1, [r4, #0]
 800273e:	4630      	mov	r0, r6
 8002740:	1a6d      	subs	r5, r5, r1
 8002742:	4629      	mov	r1, r5
 8002744:	f7ff ffa6 	bl	8002694 <sbrk_aligned>
 8002748:	3001      	adds	r0, #1
 800274a:	d03a      	beq.n	80027c2 <_malloc_r+0xea>
 800274c:	6823      	ldr	r3, [r4, #0]
 800274e:	442b      	add	r3, r5
 8002750:	6023      	str	r3, [r4, #0]
 8002752:	f8d8 3000 	ldr.w	r3, [r8]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	bb62      	cbnz	r2, 80027b4 <_malloc_r+0xdc>
 800275a:	f8c8 7000 	str.w	r7, [r8]
 800275e:	e00f      	b.n	8002780 <_malloc_r+0xa8>
 8002760:	6822      	ldr	r2, [r4, #0]
 8002762:	1b52      	subs	r2, r2, r5
 8002764:	d420      	bmi.n	80027a8 <_malloc_r+0xd0>
 8002766:	2a0b      	cmp	r2, #11
 8002768:	d917      	bls.n	800279a <_malloc_r+0xc2>
 800276a:	1961      	adds	r1, r4, r5
 800276c:	42a3      	cmp	r3, r4
 800276e:	6025      	str	r5, [r4, #0]
 8002770:	bf18      	it	ne
 8002772:	6059      	strne	r1, [r3, #4]
 8002774:	6863      	ldr	r3, [r4, #4]
 8002776:	bf08      	it	eq
 8002778:	f8c8 1000 	streq.w	r1, [r8]
 800277c:	5162      	str	r2, [r4, r5]
 800277e:	604b      	str	r3, [r1, #4]
 8002780:	4630      	mov	r0, r6
 8002782:	f000 f82f 	bl	80027e4 <__malloc_unlock>
 8002786:	f104 000b 	add.w	r0, r4, #11
 800278a:	1d23      	adds	r3, r4, #4
 800278c:	f020 0007 	bic.w	r0, r0, #7
 8002790:	1ac2      	subs	r2, r0, r3
 8002792:	bf1c      	itt	ne
 8002794:	1a1b      	subne	r3, r3, r0
 8002796:	50a3      	strne	r3, [r4, r2]
 8002798:	e7af      	b.n	80026fa <_malloc_r+0x22>
 800279a:	6862      	ldr	r2, [r4, #4]
 800279c:	42a3      	cmp	r3, r4
 800279e:	bf0c      	ite	eq
 80027a0:	f8c8 2000 	streq.w	r2, [r8]
 80027a4:	605a      	strne	r2, [r3, #4]
 80027a6:	e7eb      	b.n	8002780 <_malloc_r+0xa8>
 80027a8:	4623      	mov	r3, r4
 80027aa:	6864      	ldr	r4, [r4, #4]
 80027ac:	e7ae      	b.n	800270c <_malloc_r+0x34>
 80027ae:	463c      	mov	r4, r7
 80027b0:	687f      	ldr	r7, [r7, #4]
 80027b2:	e7b6      	b.n	8002722 <_malloc_r+0x4a>
 80027b4:	461a      	mov	r2, r3
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	42a3      	cmp	r3, r4
 80027ba:	d1fb      	bne.n	80027b4 <_malloc_r+0xdc>
 80027bc:	2300      	movs	r3, #0
 80027be:	6053      	str	r3, [r2, #4]
 80027c0:	e7de      	b.n	8002780 <_malloc_r+0xa8>
 80027c2:	230c      	movs	r3, #12
 80027c4:	4630      	mov	r0, r6
 80027c6:	6033      	str	r3, [r6, #0]
 80027c8:	f000 f80c 	bl	80027e4 <__malloc_unlock>
 80027cc:	e794      	b.n	80026f8 <_malloc_r+0x20>
 80027ce:	6005      	str	r5, [r0, #0]
 80027d0:	e7d6      	b.n	8002780 <_malloc_r+0xa8>
 80027d2:	bf00      	nop
 80027d4:	2000023c 	.word	0x2000023c

080027d8 <__malloc_lock>:
 80027d8:	4801      	ldr	r0, [pc, #4]	@ (80027e0 <__malloc_lock+0x8>)
 80027da:	f7ff bf11 	b.w	8002600 <__retarget_lock_acquire_recursive>
 80027de:	bf00      	nop
 80027e0:	20000234 	.word	0x20000234

080027e4 <__malloc_unlock>:
 80027e4:	4801      	ldr	r0, [pc, #4]	@ (80027ec <__malloc_unlock+0x8>)
 80027e6:	f7ff bf0c 	b.w	8002602 <__retarget_lock_release_recursive>
 80027ea:	bf00      	nop
 80027ec:	20000234 	.word	0x20000234

080027f0 <__ssputs_r>:
 80027f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027f4:	461f      	mov	r7, r3
 80027f6:	688e      	ldr	r6, [r1, #8]
 80027f8:	4682      	mov	sl, r0
 80027fa:	42be      	cmp	r6, r7
 80027fc:	460c      	mov	r4, r1
 80027fe:	4690      	mov	r8, r2
 8002800:	680b      	ldr	r3, [r1, #0]
 8002802:	d82d      	bhi.n	8002860 <__ssputs_r+0x70>
 8002804:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002808:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800280c:	d026      	beq.n	800285c <__ssputs_r+0x6c>
 800280e:	6965      	ldr	r5, [r4, #20]
 8002810:	6909      	ldr	r1, [r1, #16]
 8002812:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002816:	eba3 0901 	sub.w	r9, r3, r1
 800281a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800281e:	1c7b      	adds	r3, r7, #1
 8002820:	444b      	add	r3, r9
 8002822:	106d      	asrs	r5, r5, #1
 8002824:	429d      	cmp	r5, r3
 8002826:	bf38      	it	cc
 8002828:	461d      	movcc	r5, r3
 800282a:	0553      	lsls	r3, r2, #21
 800282c:	d527      	bpl.n	800287e <__ssputs_r+0x8e>
 800282e:	4629      	mov	r1, r5
 8002830:	f7ff ff52 	bl	80026d8 <_malloc_r>
 8002834:	4606      	mov	r6, r0
 8002836:	b360      	cbz	r0, 8002892 <__ssputs_r+0xa2>
 8002838:	464a      	mov	r2, r9
 800283a:	6921      	ldr	r1, [r4, #16]
 800283c:	f000 fafa 	bl	8002e34 <memcpy>
 8002840:	89a3      	ldrh	r3, [r4, #12]
 8002842:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800284a:	81a3      	strh	r3, [r4, #12]
 800284c:	6126      	str	r6, [r4, #16]
 800284e:	444e      	add	r6, r9
 8002850:	6026      	str	r6, [r4, #0]
 8002852:	463e      	mov	r6, r7
 8002854:	6165      	str	r5, [r4, #20]
 8002856:	eba5 0509 	sub.w	r5, r5, r9
 800285a:	60a5      	str	r5, [r4, #8]
 800285c:	42be      	cmp	r6, r7
 800285e:	d900      	bls.n	8002862 <__ssputs_r+0x72>
 8002860:	463e      	mov	r6, r7
 8002862:	4632      	mov	r2, r6
 8002864:	4641      	mov	r1, r8
 8002866:	6820      	ldr	r0, [r4, #0]
 8002868:	f000 faac 	bl	8002dc4 <memmove>
 800286c:	2000      	movs	r0, #0
 800286e:	68a3      	ldr	r3, [r4, #8]
 8002870:	1b9b      	subs	r3, r3, r6
 8002872:	60a3      	str	r3, [r4, #8]
 8002874:	6823      	ldr	r3, [r4, #0]
 8002876:	4433      	add	r3, r6
 8002878:	6023      	str	r3, [r4, #0]
 800287a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800287e:	462a      	mov	r2, r5
 8002880:	f000 fae6 	bl	8002e50 <_realloc_r>
 8002884:	4606      	mov	r6, r0
 8002886:	2800      	cmp	r0, #0
 8002888:	d1e0      	bne.n	800284c <__ssputs_r+0x5c>
 800288a:	4650      	mov	r0, sl
 800288c:	6921      	ldr	r1, [r4, #16]
 800288e:	f7ff feb9 	bl	8002604 <_free_r>
 8002892:	230c      	movs	r3, #12
 8002894:	f8ca 3000 	str.w	r3, [sl]
 8002898:	89a3      	ldrh	r3, [r4, #12]
 800289a:	f04f 30ff 	mov.w	r0, #4294967295
 800289e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028a2:	81a3      	strh	r3, [r4, #12]
 80028a4:	e7e9      	b.n	800287a <__ssputs_r+0x8a>
	...

080028a8 <_svfiprintf_r>:
 80028a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028ac:	4698      	mov	r8, r3
 80028ae:	898b      	ldrh	r3, [r1, #12]
 80028b0:	4607      	mov	r7, r0
 80028b2:	061b      	lsls	r3, r3, #24
 80028b4:	460d      	mov	r5, r1
 80028b6:	4614      	mov	r4, r2
 80028b8:	b09d      	sub	sp, #116	@ 0x74
 80028ba:	d510      	bpl.n	80028de <_svfiprintf_r+0x36>
 80028bc:	690b      	ldr	r3, [r1, #16]
 80028be:	b973      	cbnz	r3, 80028de <_svfiprintf_r+0x36>
 80028c0:	2140      	movs	r1, #64	@ 0x40
 80028c2:	f7ff ff09 	bl	80026d8 <_malloc_r>
 80028c6:	6028      	str	r0, [r5, #0]
 80028c8:	6128      	str	r0, [r5, #16]
 80028ca:	b930      	cbnz	r0, 80028da <_svfiprintf_r+0x32>
 80028cc:	230c      	movs	r3, #12
 80028ce:	603b      	str	r3, [r7, #0]
 80028d0:	f04f 30ff 	mov.w	r0, #4294967295
 80028d4:	b01d      	add	sp, #116	@ 0x74
 80028d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028da:	2340      	movs	r3, #64	@ 0x40
 80028dc:	616b      	str	r3, [r5, #20]
 80028de:	2300      	movs	r3, #0
 80028e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80028e2:	2320      	movs	r3, #32
 80028e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80028e8:	2330      	movs	r3, #48	@ 0x30
 80028ea:	f04f 0901 	mov.w	r9, #1
 80028ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80028f2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002a8c <_svfiprintf_r+0x1e4>
 80028f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80028fa:	4623      	mov	r3, r4
 80028fc:	469a      	mov	sl, r3
 80028fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002902:	b10a      	cbz	r2, 8002908 <_svfiprintf_r+0x60>
 8002904:	2a25      	cmp	r2, #37	@ 0x25
 8002906:	d1f9      	bne.n	80028fc <_svfiprintf_r+0x54>
 8002908:	ebba 0b04 	subs.w	fp, sl, r4
 800290c:	d00b      	beq.n	8002926 <_svfiprintf_r+0x7e>
 800290e:	465b      	mov	r3, fp
 8002910:	4622      	mov	r2, r4
 8002912:	4629      	mov	r1, r5
 8002914:	4638      	mov	r0, r7
 8002916:	f7ff ff6b 	bl	80027f0 <__ssputs_r>
 800291a:	3001      	adds	r0, #1
 800291c:	f000 80a7 	beq.w	8002a6e <_svfiprintf_r+0x1c6>
 8002920:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002922:	445a      	add	r2, fp
 8002924:	9209      	str	r2, [sp, #36]	@ 0x24
 8002926:	f89a 3000 	ldrb.w	r3, [sl]
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 809f 	beq.w	8002a6e <_svfiprintf_r+0x1c6>
 8002930:	2300      	movs	r3, #0
 8002932:	f04f 32ff 	mov.w	r2, #4294967295
 8002936:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800293a:	f10a 0a01 	add.w	sl, sl, #1
 800293e:	9304      	str	r3, [sp, #16]
 8002940:	9307      	str	r3, [sp, #28]
 8002942:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002946:	931a      	str	r3, [sp, #104]	@ 0x68
 8002948:	4654      	mov	r4, sl
 800294a:	2205      	movs	r2, #5
 800294c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002950:	484e      	ldr	r0, [pc, #312]	@ (8002a8c <_svfiprintf_r+0x1e4>)
 8002952:	f000 fa61 	bl	8002e18 <memchr>
 8002956:	9a04      	ldr	r2, [sp, #16]
 8002958:	b9d8      	cbnz	r0, 8002992 <_svfiprintf_r+0xea>
 800295a:	06d0      	lsls	r0, r2, #27
 800295c:	bf44      	itt	mi
 800295e:	2320      	movmi	r3, #32
 8002960:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002964:	0711      	lsls	r1, r2, #28
 8002966:	bf44      	itt	mi
 8002968:	232b      	movmi	r3, #43	@ 0x2b
 800296a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800296e:	f89a 3000 	ldrb.w	r3, [sl]
 8002972:	2b2a      	cmp	r3, #42	@ 0x2a
 8002974:	d015      	beq.n	80029a2 <_svfiprintf_r+0xfa>
 8002976:	4654      	mov	r4, sl
 8002978:	2000      	movs	r0, #0
 800297a:	f04f 0c0a 	mov.w	ip, #10
 800297e:	9a07      	ldr	r2, [sp, #28]
 8002980:	4621      	mov	r1, r4
 8002982:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002986:	3b30      	subs	r3, #48	@ 0x30
 8002988:	2b09      	cmp	r3, #9
 800298a:	d94b      	bls.n	8002a24 <_svfiprintf_r+0x17c>
 800298c:	b1b0      	cbz	r0, 80029bc <_svfiprintf_r+0x114>
 800298e:	9207      	str	r2, [sp, #28]
 8002990:	e014      	b.n	80029bc <_svfiprintf_r+0x114>
 8002992:	eba0 0308 	sub.w	r3, r0, r8
 8002996:	fa09 f303 	lsl.w	r3, r9, r3
 800299a:	4313      	orrs	r3, r2
 800299c:	46a2      	mov	sl, r4
 800299e:	9304      	str	r3, [sp, #16]
 80029a0:	e7d2      	b.n	8002948 <_svfiprintf_r+0xa0>
 80029a2:	9b03      	ldr	r3, [sp, #12]
 80029a4:	1d19      	adds	r1, r3, #4
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	9103      	str	r1, [sp, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	bfbb      	ittet	lt
 80029ae:	425b      	neglt	r3, r3
 80029b0:	f042 0202 	orrlt.w	r2, r2, #2
 80029b4:	9307      	strge	r3, [sp, #28]
 80029b6:	9307      	strlt	r3, [sp, #28]
 80029b8:	bfb8      	it	lt
 80029ba:	9204      	strlt	r2, [sp, #16]
 80029bc:	7823      	ldrb	r3, [r4, #0]
 80029be:	2b2e      	cmp	r3, #46	@ 0x2e
 80029c0:	d10a      	bne.n	80029d8 <_svfiprintf_r+0x130>
 80029c2:	7863      	ldrb	r3, [r4, #1]
 80029c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80029c6:	d132      	bne.n	8002a2e <_svfiprintf_r+0x186>
 80029c8:	9b03      	ldr	r3, [sp, #12]
 80029ca:	3402      	adds	r4, #2
 80029cc:	1d1a      	adds	r2, r3, #4
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	9203      	str	r2, [sp, #12]
 80029d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80029d6:	9305      	str	r3, [sp, #20]
 80029d8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002a90 <_svfiprintf_r+0x1e8>
 80029dc:	2203      	movs	r2, #3
 80029de:	4650      	mov	r0, sl
 80029e0:	7821      	ldrb	r1, [r4, #0]
 80029e2:	f000 fa19 	bl	8002e18 <memchr>
 80029e6:	b138      	cbz	r0, 80029f8 <_svfiprintf_r+0x150>
 80029e8:	2240      	movs	r2, #64	@ 0x40
 80029ea:	9b04      	ldr	r3, [sp, #16]
 80029ec:	eba0 000a 	sub.w	r0, r0, sl
 80029f0:	4082      	lsls	r2, r0
 80029f2:	4313      	orrs	r3, r2
 80029f4:	3401      	adds	r4, #1
 80029f6:	9304      	str	r3, [sp, #16]
 80029f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029fc:	2206      	movs	r2, #6
 80029fe:	4825      	ldr	r0, [pc, #148]	@ (8002a94 <_svfiprintf_r+0x1ec>)
 8002a00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002a04:	f000 fa08 	bl	8002e18 <memchr>
 8002a08:	2800      	cmp	r0, #0
 8002a0a:	d036      	beq.n	8002a7a <_svfiprintf_r+0x1d2>
 8002a0c:	4b22      	ldr	r3, [pc, #136]	@ (8002a98 <_svfiprintf_r+0x1f0>)
 8002a0e:	bb1b      	cbnz	r3, 8002a58 <_svfiprintf_r+0x1b0>
 8002a10:	9b03      	ldr	r3, [sp, #12]
 8002a12:	3307      	adds	r3, #7
 8002a14:	f023 0307 	bic.w	r3, r3, #7
 8002a18:	3308      	adds	r3, #8
 8002a1a:	9303      	str	r3, [sp, #12]
 8002a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a1e:	4433      	add	r3, r6
 8002a20:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a22:	e76a      	b.n	80028fa <_svfiprintf_r+0x52>
 8002a24:	460c      	mov	r4, r1
 8002a26:	2001      	movs	r0, #1
 8002a28:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a2c:	e7a8      	b.n	8002980 <_svfiprintf_r+0xd8>
 8002a2e:	2300      	movs	r3, #0
 8002a30:	f04f 0c0a 	mov.w	ip, #10
 8002a34:	4619      	mov	r1, r3
 8002a36:	3401      	adds	r4, #1
 8002a38:	9305      	str	r3, [sp, #20]
 8002a3a:	4620      	mov	r0, r4
 8002a3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a40:	3a30      	subs	r2, #48	@ 0x30
 8002a42:	2a09      	cmp	r2, #9
 8002a44:	d903      	bls.n	8002a4e <_svfiprintf_r+0x1a6>
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d0c6      	beq.n	80029d8 <_svfiprintf_r+0x130>
 8002a4a:	9105      	str	r1, [sp, #20]
 8002a4c:	e7c4      	b.n	80029d8 <_svfiprintf_r+0x130>
 8002a4e:	4604      	mov	r4, r0
 8002a50:	2301      	movs	r3, #1
 8002a52:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a56:	e7f0      	b.n	8002a3a <_svfiprintf_r+0x192>
 8002a58:	ab03      	add	r3, sp, #12
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	462a      	mov	r2, r5
 8002a5e:	4638      	mov	r0, r7
 8002a60:	4b0e      	ldr	r3, [pc, #56]	@ (8002a9c <_svfiprintf_r+0x1f4>)
 8002a62:	a904      	add	r1, sp, #16
 8002a64:	f3af 8000 	nop.w
 8002a68:	1c42      	adds	r2, r0, #1
 8002a6a:	4606      	mov	r6, r0
 8002a6c:	d1d6      	bne.n	8002a1c <_svfiprintf_r+0x174>
 8002a6e:	89ab      	ldrh	r3, [r5, #12]
 8002a70:	065b      	lsls	r3, r3, #25
 8002a72:	f53f af2d 	bmi.w	80028d0 <_svfiprintf_r+0x28>
 8002a76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002a78:	e72c      	b.n	80028d4 <_svfiprintf_r+0x2c>
 8002a7a:	ab03      	add	r3, sp, #12
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	462a      	mov	r2, r5
 8002a80:	4638      	mov	r0, r7
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <_svfiprintf_r+0x1f4>)
 8002a84:	a904      	add	r1, sp, #16
 8002a86:	f000 f87d 	bl	8002b84 <_printf_i>
 8002a8a:	e7ed      	b.n	8002a68 <_svfiprintf_r+0x1c0>
 8002a8c:	08002f62 	.word	0x08002f62
 8002a90:	08002f68 	.word	0x08002f68
 8002a94:	08002f6c 	.word	0x08002f6c
 8002a98:	00000000 	.word	0x00000000
 8002a9c:	080027f1 	.word	0x080027f1

08002aa0 <_printf_common>:
 8002aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002aa4:	4616      	mov	r6, r2
 8002aa6:	4698      	mov	r8, r3
 8002aa8:	688a      	ldr	r2, [r1, #8]
 8002aaa:	690b      	ldr	r3, [r1, #16]
 8002aac:	4607      	mov	r7, r0
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	bfb8      	it	lt
 8002ab2:	4613      	movlt	r3, r2
 8002ab4:	6033      	str	r3, [r6, #0]
 8002ab6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002aba:	460c      	mov	r4, r1
 8002abc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002ac0:	b10a      	cbz	r2, 8002ac6 <_printf_common+0x26>
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	6033      	str	r3, [r6, #0]
 8002ac6:	6823      	ldr	r3, [r4, #0]
 8002ac8:	0699      	lsls	r1, r3, #26
 8002aca:	bf42      	ittt	mi
 8002acc:	6833      	ldrmi	r3, [r6, #0]
 8002ace:	3302      	addmi	r3, #2
 8002ad0:	6033      	strmi	r3, [r6, #0]
 8002ad2:	6825      	ldr	r5, [r4, #0]
 8002ad4:	f015 0506 	ands.w	r5, r5, #6
 8002ad8:	d106      	bne.n	8002ae8 <_printf_common+0x48>
 8002ada:	f104 0a19 	add.w	sl, r4, #25
 8002ade:	68e3      	ldr	r3, [r4, #12]
 8002ae0:	6832      	ldr	r2, [r6, #0]
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	42ab      	cmp	r3, r5
 8002ae6:	dc2b      	bgt.n	8002b40 <_printf_common+0xa0>
 8002ae8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002aec:	6822      	ldr	r2, [r4, #0]
 8002aee:	3b00      	subs	r3, #0
 8002af0:	bf18      	it	ne
 8002af2:	2301      	movne	r3, #1
 8002af4:	0692      	lsls	r2, r2, #26
 8002af6:	d430      	bmi.n	8002b5a <_printf_common+0xba>
 8002af8:	4641      	mov	r1, r8
 8002afa:	4638      	mov	r0, r7
 8002afc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002b00:	47c8      	blx	r9
 8002b02:	3001      	adds	r0, #1
 8002b04:	d023      	beq.n	8002b4e <_printf_common+0xae>
 8002b06:	6823      	ldr	r3, [r4, #0]
 8002b08:	6922      	ldr	r2, [r4, #16]
 8002b0a:	f003 0306 	and.w	r3, r3, #6
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	bf14      	ite	ne
 8002b12:	2500      	movne	r5, #0
 8002b14:	6833      	ldreq	r3, [r6, #0]
 8002b16:	f04f 0600 	mov.w	r6, #0
 8002b1a:	bf08      	it	eq
 8002b1c:	68e5      	ldreq	r5, [r4, #12]
 8002b1e:	f104 041a 	add.w	r4, r4, #26
 8002b22:	bf08      	it	eq
 8002b24:	1aed      	subeq	r5, r5, r3
 8002b26:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002b2a:	bf08      	it	eq
 8002b2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b30:	4293      	cmp	r3, r2
 8002b32:	bfc4      	itt	gt
 8002b34:	1a9b      	subgt	r3, r3, r2
 8002b36:	18ed      	addgt	r5, r5, r3
 8002b38:	42b5      	cmp	r5, r6
 8002b3a:	d11a      	bne.n	8002b72 <_printf_common+0xd2>
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	e008      	b.n	8002b52 <_printf_common+0xb2>
 8002b40:	2301      	movs	r3, #1
 8002b42:	4652      	mov	r2, sl
 8002b44:	4641      	mov	r1, r8
 8002b46:	4638      	mov	r0, r7
 8002b48:	47c8      	blx	r9
 8002b4a:	3001      	adds	r0, #1
 8002b4c:	d103      	bne.n	8002b56 <_printf_common+0xb6>
 8002b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8002b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b56:	3501      	adds	r5, #1
 8002b58:	e7c1      	b.n	8002ade <_printf_common+0x3e>
 8002b5a:	2030      	movs	r0, #48	@ 0x30
 8002b5c:	18e1      	adds	r1, r4, r3
 8002b5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002b62:	1c5a      	adds	r2, r3, #1
 8002b64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002b68:	4422      	add	r2, r4
 8002b6a:	3302      	adds	r3, #2
 8002b6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002b70:	e7c2      	b.n	8002af8 <_printf_common+0x58>
 8002b72:	2301      	movs	r3, #1
 8002b74:	4622      	mov	r2, r4
 8002b76:	4641      	mov	r1, r8
 8002b78:	4638      	mov	r0, r7
 8002b7a:	47c8      	blx	r9
 8002b7c:	3001      	adds	r0, #1
 8002b7e:	d0e6      	beq.n	8002b4e <_printf_common+0xae>
 8002b80:	3601      	adds	r6, #1
 8002b82:	e7d9      	b.n	8002b38 <_printf_common+0x98>

08002b84 <_printf_i>:
 8002b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b88:	7e0f      	ldrb	r7, [r1, #24]
 8002b8a:	4691      	mov	r9, r2
 8002b8c:	2f78      	cmp	r7, #120	@ 0x78
 8002b8e:	4680      	mov	r8, r0
 8002b90:	460c      	mov	r4, r1
 8002b92:	469a      	mov	sl, r3
 8002b94:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002b96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002b9a:	d807      	bhi.n	8002bac <_printf_i+0x28>
 8002b9c:	2f62      	cmp	r7, #98	@ 0x62
 8002b9e:	d80a      	bhi.n	8002bb6 <_printf_i+0x32>
 8002ba0:	2f00      	cmp	r7, #0
 8002ba2:	f000 80d3 	beq.w	8002d4c <_printf_i+0x1c8>
 8002ba6:	2f58      	cmp	r7, #88	@ 0x58
 8002ba8:	f000 80ba 	beq.w	8002d20 <_printf_i+0x19c>
 8002bac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002bb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002bb4:	e03a      	b.n	8002c2c <_printf_i+0xa8>
 8002bb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002bba:	2b15      	cmp	r3, #21
 8002bbc:	d8f6      	bhi.n	8002bac <_printf_i+0x28>
 8002bbe:	a101      	add	r1, pc, #4	@ (adr r1, 8002bc4 <_printf_i+0x40>)
 8002bc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002bc4:	08002c1d 	.word	0x08002c1d
 8002bc8:	08002c31 	.word	0x08002c31
 8002bcc:	08002bad 	.word	0x08002bad
 8002bd0:	08002bad 	.word	0x08002bad
 8002bd4:	08002bad 	.word	0x08002bad
 8002bd8:	08002bad 	.word	0x08002bad
 8002bdc:	08002c31 	.word	0x08002c31
 8002be0:	08002bad 	.word	0x08002bad
 8002be4:	08002bad 	.word	0x08002bad
 8002be8:	08002bad 	.word	0x08002bad
 8002bec:	08002bad 	.word	0x08002bad
 8002bf0:	08002d33 	.word	0x08002d33
 8002bf4:	08002c5b 	.word	0x08002c5b
 8002bf8:	08002ced 	.word	0x08002ced
 8002bfc:	08002bad 	.word	0x08002bad
 8002c00:	08002bad 	.word	0x08002bad
 8002c04:	08002d55 	.word	0x08002d55
 8002c08:	08002bad 	.word	0x08002bad
 8002c0c:	08002c5b 	.word	0x08002c5b
 8002c10:	08002bad 	.word	0x08002bad
 8002c14:	08002bad 	.word	0x08002bad
 8002c18:	08002cf5 	.word	0x08002cf5
 8002c1c:	6833      	ldr	r3, [r6, #0]
 8002c1e:	1d1a      	adds	r2, r3, #4
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6032      	str	r2, [r6, #0]
 8002c24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e09e      	b.n	8002d6e <_printf_i+0x1ea>
 8002c30:	6833      	ldr	r3, [r6, #0]
 8002c32:	6820      	ldr	r0, [r4, #0]
 8002c34:	1d19      	adds	r1, r3, #4
 8002c36:	6031      	str	r1, [r6, #0]
 8002c38:	0606      	lsls	r6, r0, #24
 8002c3a:	d501      	bpl.n	8002c40 <_printf_i+0xbc>
 8002c3c:	681d      	ldr	r5, [r3, #0]
 8002c3e:	e003      	b.n	8002c48 <_printf_i+0xc4>
 8002c40:	0645      	lsls	r5, r0, #25
 8002c42:	d5fb      	bpl.n	8002c3c <_printf_i+0xb8>
 8002c44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002c48:	2d00      	cmp	r5, #0
 8002c4a:	da03      	bge.n	8002c54 <_printf_i+0xd0>
 8002c4c:	232d      	movs	r3, #45	@ 0x2d
 8002c4e:	426d      	negs	r5, r5
 8002c50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c54:	230a      	movs	r3, #10
 8002c56:	4859      	ldr	r0, [pc, #356]	@ (8002dbc <_printf_i+0x238>)
 8002c58:	e011      	b.n	8002c7e <_printf_i+0xfa>
 8002c5a:	6821      	ldr	r1, [r4, #0]
 8002c5c:	6833      	ldr	r3, [r6, #0]
 8002c5e:	0608      	lsls	r0, r1, #24
 8002c60:	f853 5b04 	ldr.w	r5, [r3], #4
 8002c64:	d402      	bmi.n	8002c6c <_printf_i+0xe8>
 8002c66:	0649      	lsls	r1, r1, #25
 8002c68:	bf48      	it	mi
 8002c6a:	b2ad      	uxthmi	r5, r5
 8002c6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002c6e:	6033      	str	r3, [r6, #0]
 8002c70:	bf14      	ite	ne
 8002c72:	230a      	movne	r3, #10
 8002c74:	2308      	moveq	r3, #8
 8002c76:	4851      	ldr	r0, [pc, #324]	@ (8002dbc <_printf_i+0x238>)
 8002c78:	2100      	movs	r1, #0
 8002c7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002c7e:	6866      	ldr	r6, [r4, #4]
 8002c80:	2e00      	cmp	r6, #0
 8002c82:	bfa8      	it	ge
 8002c84:	6821      	ldrge	r1, [r4, #0]
 8002c86:	60a6      	str	r6, [r4, #8]
 8002c88:	bfa4      	itt	ge
 8002c8a:	f021 0104 	bicge.w	r1, r1, #4
 8002c8e:	6021      	strge	r1, [r4, #0]
 8002c90:	b90d      	cbnz	r5, 8002c96 <_printf_i+0x112>
 8002c92:	2e00      	cmp	r6, #0
 8002c94:	d04b      	beq.n	8002d2e <_printf_i+0x1aa>
 8002c96:	4616      	mov	r6, r2
 8002c98:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c9c:	fb03 5711 	mls	r7, r3, r1, r5
 8002ca0:	5dc7      	ldrb	r7, [r0, r7]
 8002ca2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ca6:	462f      	mov	r7, r5
 8002ca8:	42bb      	cmp	r3, r7
 8002caa:	460d      	mov	r5, r1
 8002cac:	d9f4      	bls.n	8002c98 <_printf_i+0x114>
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d10b      	bne.n	8002cca <_printf_i+0x146>
 8002cb2:	6823      	ldr	r3, [r4, #0]
 8002cb4:	07df      	lsls	r7, r3, #31
 8002cb6:	d508      	bpl.n	8002cca <_printf_i+0x146>
 8002cb8:	6923      	ldr	r3, [r4, #16]
 8002cba:	6861      	ldr	r1, [r4, #4]
 8002cbc:	4299      	cmp	r1, r3
 8002cbe:	bfde      	ittt	le
 8002cc0:	2330      	movle	r3, #48	@ 0x30
 8002cc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002cc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002cca:	1b92      	subs	r2, r2, r6
 8002ccc:	6122      	str	r2, [r4, #16]
 8002cce:	464b      	mov	r3, r9
 8002cd0:	4621      	mov	r1, r4
 8002cd2:	4640      	mov	r0, r8
 8002cd4:	f8cd a000 	str.w	sl, [sp]
 8002cd8:	aa03      	add	r2, sp, #12
 8002cda:	f7ff fee1 	bl	8002aa0 <_printf_common>
 8002cde:	3001      	adds	r0, #1
 8002ce0:	d14a      	bne.n	8002d78 <_printf_i+0x1f4>
 8002ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce6:	b004      	add	sp, #16
 8002ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	f043 0320 	orr.w	r3, r3, #32
 8002cf2:	6023      	str	r3, [r4, #0]
 8002cf4:	2778      	movs	r7, #120	@ 0x78
 8002cf6:	4832      	ldr	r0, [pc, #200]	@ (8002dc0 <_printf_i+0x23c>)
 8002cf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002cfc:	6823      	ldr	r3, [r4, #0]
 8002cfe:	6831      	ldr	r1, [r6, #0]
 8002d00:	061f      	lsls	r7, r3, #24
 8002d02:	f851 5b04 	ldr.w	r5, [r1], #4
 8002d06:	d402      	bmi.n	8002d0e <_printf_i+0x18a>
 8002d08:	065f      	lsls	r7, r3, #25
 8002d0a:	bf48      	it	mi
 8002d0c:	b2ad      	uxthmi	r5, r5
 8002d0e:	6031      	str	r1, [r6, #0]
 8002d10:	07d9      	lsls	r1, r3, #31
 8002d12:	bf44      	itt	mi
 8002d14:	f043 0320 	orrmi.w	r3, r3, #32
 8002d18:	6023      	strmi	r3, [r4, #0]
 8002d1a:	b11d      	cbz	r5, 8002d24 <_printf_i+0x1a0>
 8002d1c:	2310      	movs	r3, #16
 8002d1e:	e7ab      	b.n	8002c78 <_printf_i+0xf4>
 8002d20:	4826      	ldr	r0, [pc, #152]	@ (8002dbc <_printf_i+0x238>)
 8002d22:	e7e9      	b.n	8002cf8 <_printf_i+0x174>
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	f023 0320 	bic.w	r3, r3, #32
 8002d2a:	6023      	str	r3, [r4, #0]
 8002d2c:	e7f6      	b.n	8002d1c <_printf_i+0x198>
 8002d2e:	4616      	mov	r6, r2
 8002d30:	e7bd      	b.n	8002cae <_printf_i+0x12a>
 8002d32:	6833      	ldr	r3, [r6, #0]
 8002d34:	6825      	ldr	r5, [r4, #0]
 8002d36:	1d18      	adds	r0, r3, #4
 8002d38:	6961      	ldr	r1, [r4, #20]
 8002d3a:	6030      	str	r0, [r6, #0]
 8002d3c:	062e      	lsls	r6, r5, #24
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	d501      	bpl.n	8002d46 <_printf_i+0x1c2>
 8002d42:	6019      	str	r1, [r3, #0]
 8002d44:	e002      	b.n	8002d4c <_printf_i+0x1c8>
 8002d46:	0668      	lsls	r0, r5, #25
 8002d48:	d5fb      	bpl.n	8002d42 <_printf_i+0x1be>
 8002d4a:	8019      	strh	r1, [r3, #0]
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	4616      	mov	r6, r2
 8002d50:	6123      	str	r3, [r4, #16]
 8002d52:	e7bc      	b.n	8002cce <_printf_i+0x14a>
 8002d54:	6833      	ldr	r3, [r6, #0]
 8002d56:	2100      	movs	r1, #0
 8002d58:	1d1a      	adds	r2, r3, #4
 8002d5a:	6032      	str	r2, [r6, #0]
 8002d5c:	681e      	ldr	r6, [r3, #0]
 8002d5e:	6862      	ldr	r2, [r4, #4]
 8002d60:	4630      	mov	r0, r6
 8002d62:	f000 f859 	bl	8002e18 <memchr>
 8002d66:	b108      	cbz	r0, 8002d6c <_printf_i+0x1e8>
 8002d68:	1b80      	subs	r0, r0, r6
 8002d6a:	6060      	str	r0, [r4, #4]
 8002d6c:	6863      	ldr	r3, [r4, #4]
 8002d6e:	6123      	str	r3, [r4, #16]
 8002d70:	2300      	movs	r3, #0
 8002d72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d76:	e7aa      	b.n	8002cce <_printf_i+0x14a>
 8002d78:	4632      	mov	r2, r6
 8002d7a:	4649      	mov	r1, r9
 8002d7c:	4640      	mov	r0, r8
 8002d7e:	6923      	ldr	r3, [r4, #16]
 8002d80:	47d0      	blx	sl
 8002d82:	3001      	adds	r0, #1
 8002d84:	d0ad      	beq.n	8002ce2 <_printf_i+0x15e>
 8002d86:	6823      	ldr	r3, [r4, #0]
 8002d88:	079b      	lsls	r3, r3, #30
 8002d8a:	d413      	bmi.n	8002db4 <_printf_i+0x230>
 8002d8c:	68e0      	ldr	r0, [r4, #12]
 8002d8e:	9b03      	ldr	r3, [sp, #12]
 8002d90:	4298      	cmp	r0, r3
 8002d92:	bfb8      	it	lt
 8002d94:	4618      	movlt	r0, r3
 8002d96:	e7a6      	b.n	8002ce6 <_printf_i+0x162>
 8002d98:	2301      	movs	r3, #1
 8002d9a:	4632      	mov	r2, r6
 8002d9c:	4649      	mov	r1, r9
 8002d9e:	4640      	mov	r0, r8
 8002da0:	47d0      	blx	sl
 8002da2:	3001      	adds	r0, #1
 8002da4:	d09d      	beq.n	8002ce2 <_printf_i+0x15e>
 8002da6:	3501      	adds	r5, #1
 8002da8:	68e3      	ldr	r3, [r4, #12]
 8002daa:	9903      	ldr	r1, [sp, #12]
 8002dac:	1a5b      	subs	r3, r3, r1
 8002dae:	42ab      	cmp	r3, r5
 8002db0:	dcf2      	bgt.n	8002d98 <_printf_i+0x214>
 8002db2:	e7eb      	b.n	8002d8c <_printf_i+0x208>
 8002db4:	2500      	movs	r5, #0
 8002db6:	f104 0619 	add.w	r6, r4, #25
 8002dba:	e7f5      	b.n	8002da8 <_printf_i+0x224>
 8002dbc:	08002f73 	.word	0x08002f73
 8002dc0:	08002f84 	.word	0x08002f84

08002dc4 <memmove>:
 8002dc4:	4288      	cmp	r0, r1
 8002dc6:	b510      	push	{r4, lr}
 8002dc8:	eb01 0402 	add.w	r4, r1, r2
 8002dcc:	d902      	bls.n	8002dd4 <memmove+0x10>
 8002dce:	4284      	cmp	r4, r0
 8002dd0:	4623      	mov	r3, r4
 8002dd2:	d807      	bhi.n	8002de4 <memmove+0x20>
 8002dd4:	1e43      	subs	r3, r0, #1
 8002dd6:	42a1      	cmp	r1, r4
 8002dd8:	d008      	beq.n	8002dec <memmove+0x28>
 8002dda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002dde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002de2:	e7f8      	b.n	8002dd6 <memmove+0x12>
 8002de4:	4601      	mov	r1, r0
 8002de6:	4402      	add	r2, r0
 8002de8:	428a      	cmp	r2, r1
 8002dea:	d100      	bne.n	8002dee <memmove+0x2a>
 8002dec:	bd10      	pop	{r4, pc}
 8002dee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002df2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002df6:	e7f7      	b.n	8002de8 <memmove+0x24>

08002df8 <_sbrk_r>:
 8002df8:	b538      	push	{r3, r4, r5, lr}
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	4d05      	ldr	r5, [pc, #20]	@ (8002e14 <_sbrk_r+0x1c>)
 8002dfe:	4604      	mov	r4, r0
 8002e00:	4608      	mov	r0, r1
 8002e02:	602b      	str	r3, [r5, #0]
 8002e04:	f7fd fcca 	bl	800079c <_sbrk>
 8002e08:	1c43      	adds	r3, r0, #1
 8002e0a:	d102      	bne.n	8002e12 <_sbrk_r+0x1a>
 8002e0c:	682b      	ldr	r3, [r5, #0]
 8002e0e:	b103      	cbz	r3, 8002e12 <_sbrk_r+0x1a>
 8002e10:	6023      	str	r3, [r4, #0]
 8002e12:	bd38      	pop	{r3, r4, r5, pc}
 8002e14:	20000230 	.word	0x20000230

08002e18 <memchr>:
 8002e18:	4603      	mov	r3, r0
 8002e1a:	b510      	push	{r4, lr}
 8002e1c:	b2c9      	uxtb	r1, r1
 8002e1e:	4402      	add	r2, r0
 8002e20:	4293      	cmp	r3, r2
 8002e22:	4618      	mov	r0, r3
 8002e24:	d101      	bne.n	8002e2a <memchr+0x12>
 8002e26:	2000      	movs	r0, #0
 8002e28:	e003      	b.n	8002e32 <memchr+0x1a>
 8002e2a:	7804      	ldrb	r4, [r0, #0]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	428c      	cmp	r4, r1
 8002e30:	d1f6      	bne.n	8002e20 <memchr+0x8>
 8002e32:	bd10      	pop	{r4, pc}

08002e34 <memcpy>:
 8002e34:	440a      	add	r2, r1
 8002e36:	4291      	cmp	r1, r2
 8002e38:	f100 33ff 	add.w	r3, r0, #4294967295
 8002e3c:	d100      	bne.n	8002e40 <memcpy+0xc>
 8002e3e:	4770      	bx	lr
 8002e40:	b510      	push	{r4, lr}
 8002e42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002e46:	4291      	cmp	r1, r2
 8002e48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002e4c:	d1f9      	bne.n	8002e42 <memcpy+0xe>
 8002e4e:	bd10      	pop	{r4, pc}

08002e50 <_realloc_r>:
 8002e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e54:	4680      	mov	r8, r0
 8002e56:	4615      	mov	r5, r2
 8002e58:	460c      	mov	r4, r1
 8002e5a:	b921      	cbnz	r1, 8002e66 <_realloc_r+0x16>
 8002e5c:	4611      	mov	r1, r2
 8002e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e62:	f7ff bc39 	b.w	80026d8 <_malloc_r>
 8002e66:	b92a      	cbnz	r2, 8002e74 <_realloc_r+0x24>
 8002e68:	f7ff fbcc 	bl	8002604 <_free_r>
 8002e6c:	2400      	movs	r4, #0
 8002e6e:	4620      	mov	r0, r4
 8002e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e74:	f000 f81a 	bl	8002eac <_malloc_usable_size_r>
 8002e78:	4285      	cmp	r5, r0
 8002e7a:	4606      	mov	r6, r0
 8002e7c:	d802      	bhi.n	8002e84 <_realloc_r+0x34>
 8002e7e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002e82:	d8f4      	bhi.n	8002e6e <_realloc_r+0x1e>
 8002e84:	4629      	mov	r1, r5
 8002e86:	4640      	mov	r0, r8
 8002e88:	f7ff fc26 	bl	80026d8 <_malloc_r>
 8002e8c:	4607      	mov	r7, r0
 8002e8e:	2800      	cmp	r0, #0
 8002e90:	d0ec      	beq.n	8002e6c <_realloc_r+0x1c>
 8002e92:	42b5      	cmp	r5, r6
 8002e94:	462a      	mov	r2, r5
 8002e96:	4621      	mov	r1, r4
 8002e98:	bf28      	it	cs
 8002e9a:	4632      	movcs	r2, r6
 8002e9c:	f7ff ffca 	bl	8002e34 <memcpy>
 8002ea0:	4621      	mov	r1, r4
 8002ea2:	4640      	mov	r0, r8
 8002ea4:	f7ff fbae 	bl	8002604 <_free_r>
 8002ea8:	463c      	mov	r4, r7
 8002eaa:	e7e0      	b.n	8002e6e <_realloc_r+0x1e>

08002eac <_malloc_usable_size_r>:
 8002eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eb0:	1f18      	subs	r0, r3, #4
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	bfbc      	itt	lt
 8002eb6:	580b      	ldrlt	r3, [r1, r0]
 8002eb8:	18c0      	addlt	r0, r0, r3
 8002eba:	4770      	bx	lr

08002ebc <_init>:
 8002ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ebe:	bf00      	nop
 8002ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ec2:	bc08      	pop	{r3}
 8002ec4:	469e      	mov	lr, r3
 8002ec6:	4770      	bx	lr

08002ec8 <_fini>:
 8002ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eca:	bf00      	nop
 8002ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ece:	bc08      	pop	{r3}
 8002ed0:	469e      	mov	lr, r3
 8002ed2:	4770      	bx	lr
