TRACE::2024-10-10.04:44:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:44:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:44:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:44:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:44:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:44:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:44:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-10.04:45:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-10.04:45:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral"
		}]
}
TRACE::2024-10-10.04:45:01::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-10.04:45:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-10.04:45:01::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-10.04:45:01::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-10.04:45:01::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:01::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2024-10-10.04:45:01::SCWPlatform::Generating the sources  .
TRACE::2024-10-10.04:45:01::SCWBDomain::Generating boot domain sources.
TRACE::2024-10-10.04:45:01::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:01::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-10.04:45:01::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:01::SCWMssOS::mss does not exists at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:01::SCWMssOS::Creating sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:02::SCWMssOS::Adding the swdes entry, created swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:02::SCWMssOS::updating the scw layer changes to swdes at   /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:02::SCWMssOS::Writing mss at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:02::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-10-10.04:45:02::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-10.04:45:02::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-10.04:45:02::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-10-10.04:45:03::SCWPlatform::Generating sources Done.
TRACE::2024-10-10.04:45:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-10.04:45:03::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-10.04:45:03::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-10.04:45:03::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:03::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:03::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2024-10-10.04:45:03::SCWPlatform::Generating the sources  .
TRACE::2024-10-10.04:45:03::SCWBDomain::Generating boot domain sources.
TRACE::2024-10-10.04:45:03::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:03::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:03::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-10.04:45:03::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::mss does not exists at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Creating sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Adding the swdes entry, created swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::updating the scw layer changes to swdes at   /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Writing mss at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-10-10.04:45:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-10.04:45:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-10.04:45:03::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-10-10.04:45:03::SCWPlatform::Generating sources Done.
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:03::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:03::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-10.04:45:03::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-10-10.04:45:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:03::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:03::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:03::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:03::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:03::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-10-10.04:45:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:04::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-10.04:45:04::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-10.04:45:04::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-10.04:45:04::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::mss does not exists at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Creating sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Adding the swdes entry, created swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::updating the scw layer changes to swdes at   /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Writing mss at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-10-10.04:45:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-10.04:45:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-10-10.04:45:04::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.04:45:04::SCWMssOS::Writing the mss file completed /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-10.04:45:04::SCWPlatform::Started generating the artifacts platform design_1_hyperspectral
TRACE::2024-10-10.04:45:04::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-10.04:45:04::SCWPlatform::Started generating the artifacts for system configuration design_1_hyperspectral
LOG::2024-10-10.04:45:04::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-10-10.04:45:04::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-10-10.04:45:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-10.04:45:04::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2024-10-10.04:45:04::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-10-10.04:45:04::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-10-10.04:45:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-10.04:45:04::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2024-10-10.04:45:04::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-10-10.04:45:04::SCWSystem::Not a boot domain 
LOG::2024-10-10.04:45:04::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-10-10.04:45:04::SCWDomain::Generating domain artifcats
TRACE::2024-10-10.04:45:04::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-10-10.04:45:04::SCWMssOS::Mss edits present, copying mssfile into export location /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-10.04:45:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-10.04:45:04::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2024-10-10.04:45:04::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying to export directory.
TRACE::2024-10-10.04:45:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-10.04:45:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-10.04:45:04::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-10.04:45:04::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-10-10.04:45:04::SCWSystem::Completed Processing the sysconfig design_1_hyperspectral
LOG::2024-10-10.04:45:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_hyperspectral
TRACE::2024-10-10.04:45:04::SCWPlatform::Started preparing the platform 
TRACE::2024-10-10.04:45:04::SCWSystem::Writing the bif file for system config design_1_hyperspectral
TRACE::2024-10-10.04:45:04::SCWSystem::dir created 
TRACE::2024-10-10.04:45:04::SCWSystem::Writing the bif 
TRACE::2024-10-10.04:45:04::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-10.04:45:04::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-10.04:45:04::SCWPlatform::Completed generating the platform
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-10.04:45:04::SCWPlatform::updated the xpfm file.
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:04::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-10.04:45:04::SCWPlatform::Started generating the artifacts platform design_1_hyperspectral
TRACE::2024-10-10.04:45:04::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-10.04:45:04::SCWPlatform::Started generating the artifacts for system configuration design_1_hyperspectral
LOG::2024-10-10.04:45:04::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-10-10.04:45:04::SCWDomain::Generating domain artifcats
TRACE::2024-10-10.04:45:04::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu/
TRACE::2024-10-10.04:45:04::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:04::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:04::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:04::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-10-10.04:45:04::SCWMssOS::Mss edits present, copying mssfile into export location /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-10.04:45:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-10.04:45:04::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-10-10.04:45:04::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-10.04:45:04::SCWMssOS::Copying to export directory.
TRACE::2024-10-10.04:45:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-10.04:45:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-10.04:45:04::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-10.04:45:04::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-10-10.04:45:04::SCWSystem::Completed Processing the sysconfig design_1_hyperspectral
LOG::2024-10-10.04:45:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_hyperspectral
TRACE::2024-10-10.04:45:04::SCWPlatform::Started preparing the platform 
TRACE::2024-10-10.04:45:04::SCWSystem::Writing the bif file for system config design_1_hyperspectral
TRACE::2024-10-10.04:45:04::SCWSystem::dir created 
TRACE::2024-10-10.04:45:04::SCWSystem::Writing the bif 
TRACE::2024-10-10.04:45:04::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-10.04:45:04::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-10.04:45:05::SCWPlatform::Completed generating the platform
TRACE::2024-10-10.04:45:05::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:05::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:05::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:05::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:05::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-10.04:45:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:05::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:05::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:05::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-10.04:45:05::SCWPlatform::updated the xpfm file.
TRACE::2024-10-10.04:45:17::SCWPlatform::Clearing the existing platform
TRACE::2024-10-10.04:45:17::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-10.04:45:17::SCWBDomain::clearing the fsbl build
TRACE::2024-10-10.04:45:17::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:17::SCWBDomain::clearing the pmufw build
TRACE::2024-10-10.04:45:17::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:17::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:17::SCWSystem::Clearing the domains completed.
TRACE::2024-10-10.04:45:17::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-10.04:45:17::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:17::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:17::SCWPlatform:: Platform location is /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:17::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:17::SCWPlatform::Removing the HwDB with name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:18::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:18::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:18::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:18::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:18::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWReader::Active system found as  design_1_hyperspectral
TRACE::2024-10-10.04:45:29::SCWReader::Handling sysconfig design_1_hyperspectral
TRACE::2024-10-10.04:45:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-10.04:45:29::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-10-10.04:45:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:29::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS:: library already available in sw design:  xilpm:4.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:29::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-10.04:45:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWReader::No isolation master present  
TRACE::2024-10-10.04:45:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-10.04:45:29::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-10-10.04:45:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:29::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS:: library already available in sw design:  xilfpga:6.2
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS:: library already available in sw design:  xilskey:7.3
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:29::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-10.04:45:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWReader::No isolation master present  
TRACE::2024-10-10.04:45:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-10.04:45:29::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.04:45:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:29::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:29::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-10.04:45:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWReader::No isolation master present  
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:29::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:29::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:29::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:29::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::In reload Mss file.
TRACE::2024-10-10.04:45:30::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:30::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:30::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:30::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.04:45:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:30::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:30::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:30::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:30::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:30::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:30::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:30::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:33::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:33::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:33::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:33::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:33::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:33::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:33::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:33::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:33::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:33::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:33::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:33::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.04:45:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:33::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:39::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:39::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:39::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:39::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:39::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:39::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:39::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:39::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:39::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:39::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:39::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:39::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:39::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:39::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:39::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:39::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:43::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:43::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_0",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-10.04:45:43::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:43::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:43::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::In reload Mss file.
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:44::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.04:45:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:44::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:44::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:44::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:44::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:44::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.04:45:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.04:45:44::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:44::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.04:45:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.04:45:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.04:45:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.04:45:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.04:45:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.04:45:44::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.04:45:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.04:45:44::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.04:45:44::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-10-10.04:45:44::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-10-10.04:45:45::SCWMssOS::Removing file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system_1.mss
TRACE::2024-10-10.05:37:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:20::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:20::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:20::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:20::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.05:37:20::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.05:37:20::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:30::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:30::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:30::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:30::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:30::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:30::SCWMssOS::Adding Library:  xilffs:4.7
TRACE::2024-10-10.05:37:30::SCWMssOS::Added Library:  xilffs
TRACE::2024-10-10.05:37:30::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:30::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:30::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:30::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:30::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.05:37:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.05:37:35::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.05:37:35::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.05:37:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.05:37:35::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.05:37:35::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.05:37:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.05:37:35::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:35::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:35::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:35::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:35::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:35::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:35::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:35::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:35::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:35::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWWriter::formatted JSON is {
	"platformName":	"design_1_hyperspectral",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_hyperspectral",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_hyperspectral.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_hyperspectral.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_hyperspectral",
	"systems":	[{
			"systemName":	"design_1_hyperspectral",
			"systemDesc":	"design_1_hyperspectral",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_hyperspectral",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_hyperspectral/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"aa22908704e8b9cb95965860408decfc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7"],
					"libOptions":	{
						"standalone":	{
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-10.05:37:35::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.05:37:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.05:37:35::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:35::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:35::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:35::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:35::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::In reload Mss file.
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:36::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:36::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:36::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.05:37:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.05:37:36::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:36::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:36::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:36::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:36::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:36::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:36::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:36::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:36::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:36::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.05:37:36::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.05:37:36::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:36::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:36::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:36::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw
TRACE::2024-10-10.05:37:36::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/hw/design_1_hyperspectral.xsa
TRACE::2024-10-10.05:37:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-10.05:37:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-10-10.05:37:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.05:37:36::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-10.05:37:36::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-10.05:37:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.05:37:36::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-10.05:37:36::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-10-10.05:37:36::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-10-10.05:37:37::SCWMssOS::Removing file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system_1.mss
