<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_PCIE_C0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_configuration.xml</name><userFileType>LOG</userFileType></file><file fileid="1"><name>./PF_PCIE_C0.sdb</name><userFileType>SDB</userFileType></file><file fileid="2"><name>./PF_PCIE_C0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="3"><name>./PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.cxf</name><userFileType>CXF</userFileType></file><file fileid="4"><name>../../Actel/SgCore/PF_PCIE/2.0.116/PF_PCIE.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>./PF_PCIE_C0.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SgCore" name="PF_PCIE" vendor="Actel" version="2.0.116"/><configuration><configurableElement referenceId="EXPOSE_ALL_DEBUG_PORTS" value="false"/><configurableElement referenceId="FAMILY" value="26"/><configurableElement referenceId="Platform" value="Win32"/><configurableElement referenceId="SD_EXPORT_HIDDEN_PORTS" value="false"/><configurableElement referenceId="UI_DLL_JITTER_TOLERANCE" value="Medium_Low"/><configurableElement referenceId="UI_EXPOSE_LANE_DRI_PORTS" value="true"/><configurableElement referenceId="UI_EXPOSE_PCIE_APBLINK_PORTS" value="true"/><configurableElement referenceId="UI_GPSS1_LANE0_IS_USED" value="false"/><configurableElement referenceId="UI_GPSS1_LANE1_IS_USED" value="false"/><configurableElement referenceId="UI_GPSS1_LANE2_IS_USED" value="false"/><configurableElement referenceId="UI_GPSS1_LANE3_IS_USED" value="false"/><configurableElement referenceId="UI_IS_CONFIGURED" value="true"/><configurableElement referenceId="UI_PCIE_0_BAR_MODE" value="Custom"/><configurableElement referenceId="UI_PCIE_0_CDR_REF_CLK_NUMBER" value="1"/><configurableElement referenceId="UI_PCIE_0_CDR_REF_CLK_SOURCE" value="Dedicated"/><configurableElement referenceId="UI_PCIE_0_CLASS_CODE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_CONTROLLER_ENABLED" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_DE_EMPHASIS" value="-3.5 dB"/><configurableElement referenceId="UI_PCIE_0_DEVICE_ID" value="0x1556"/><configurableElement referenceId="UI_PCIE_0_EXPOSE_WAKE_SIG" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_INTERRUPTS" value="MSI1"/><configurableElement referenceId="UI_PCIE_0_L0_ACC_LATENCY" value="No limit"/><configurableElement referenceId="UI_PCIE_0_L0_EXIT_LATENCY" value="64 ns to less than 128 ns"/><configurableElement referenceId="UI_PCIE_0_L1_ACC_LATENCY" value="No limit"/><configurableElement referenceId="UI_PCIE_0_L1_ENABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_L1_EXIT_LATENCY" value="16 us to less than 32 us"/><configurableElement referenceId="UI_PCIE_0_LANE_RATE" value="Gen1 (2.5 Gbps)"/><configurableElement referenceId="UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE" value="64-bit prefetchable memory"/><configurableElement referenceId="UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_NUM_FTS" value="63"/><configurableElement referenceId="UI_PCIE_0_NUMBER_OF_LANES" value="x1"/><configurableElement referenceId="UI_PCIE_0_PHY_REF_CLK_SLOT" value="Slot"/><configurableElement referenceId="UI_PCIE_0_PORT_TYPE" value="End Point"/><configurableElement referenceId="UI_PCIE_0_REF_CLK_FREQ" value="100"/><configurableElement referenceId="UI_PCIE_0_REVISION_ID" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_0" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_1" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_2" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_3" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_4" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_5" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_6" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SIZE_TABLE_7" value="4 KB"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_0" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_1" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_2" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_3" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_4" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_5" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_6" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_STATE_TABLE_7" value="Disabled"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SUB_SYSTEM_ID" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_SUB_VENDOR_ID" value="0x0000"/><configurableElement referenceId="UI_PCIE_0_TRANSMIT_SWING" value="Full Swing"/><configurableElement referenceId="UI_PCIE_0_VENDOR_ID" value="0x11AA"/><configurableElement referenceId="UI_PCIE_1_BAR_MODE" value="Custom"/><configurableElement referenceId="UI_PCIE_1_CDR_REF_CLK_NUMBER" value="1"/><configurableElement referenceId="UI_PCIE_1_CDR_REF_CLK_SOURCE" value="Dedicated"/><configurableElement referenceId="UI_PCIE_1_CLASS_CODE" value="0x0604"/><configurableElement referenceId="UI_PCIE_1_CONTROLLER_ENABLED" value="Enabled"/><configurableElement referenceId="UI_PCIE_1_DE_EMPHASIS" value="-3.5 dB"/><configurableElement referenceId="UI_PCIE_1_DEVICE_ID" value="0x1556"/><configurableElement referenceId="UI_PCIE_1_EXPOSE_WAKE_SIG" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_INTERRUPTS" value="MSI8"/><configurableElement referenceId="UI_PCIE_1_L0_ACC_LATENCY" value="No limit"/><configurableElement referenceId="UI_PCIE_1_L0_EXIT_LATENCY" value="64 ns to less than 128 ns"/><configurableElement referenceId="UI_PCIE_1_L1_ACC_LATENCY" value="No limit"/><configurableElement referenceId="UI_PCIE_1_L1_ENABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_L1_EXIT_LATENCY" value="16 us to less than 32 us"/><configurableElement referenceId="UI_PCIE_1_LANE_RATE" value="Gen2 (5.0 Gbps)"/><configurableElement referenceId="UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE" value="2 GB"/><configurableElement referenceId="UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE" value="64-bit prefetchable memory"/><configurableElement referenceId="UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_NUM_FTS" value="63"/><configurableElement referenceId="UI_PCIE_1_NUMBER_OF_LANES" value="x4"/><configurableElement referenceId="UI_PCIE_1_PHY_REF_CLK_SLOT" value="Slot"/><configurableElement referenceId="UI_PCIE_1_PORT_TYPE" value="Root Port"/><configurableElement referenceId="UI_PCIE_1_REF_CLK_FREQ" value="100"/><configurableElement referenceId="UI_PCIE_1_REVISION_ID" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_0" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_1" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_2" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_3" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_4" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_5" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_6" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SIZE_TABLE_7" value="4 KB"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_0" value="Enabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_1" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_2" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_3" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_4" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_5" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_6" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_STATE_TABLE_7" value="Disabled"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SUB_SYSTEM_ID" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_SUB_VENDOR_ID" value="0x0000"/><configurableElement referenceId="UI_PCIE_1_TRANSMIT_SWING" value="Full Swing"/><configurableElement referenceId="UI_PCIE_1_VENDOR_ID" value="0x11AA"/><configurableElement referenceId="UI_PCIESS_LANE0_IS_USED" value="true"/><configurableElement referenceId="UI_PCIESS_LANE1_IS_USED" value="false"/><configurableElement referenceId="UI_PCIESS_LANE2_IS_USED" value="false"/><configurableElement referenceId="UI_PCIESS_LANE3_IS_USED" value="false"/><configurableElement referenceId="UI_PROTOCOL_PRESET_USED" value="PCIe"/><configurableElement referenceId="UI_SIMULATION_LEVEL" value="RTL"/><configurableElement referenceId="UI_TX_CLK_DIV_FACTOR" value="1"/><configurableElement referenceId="UI_USE_EMBEDDED_DLL" value="true"/><configurableElement referenceId="XT_ES_DEVICE" value="false"/></configuration></vendorExtensions><busInterfaces><busInterface><name>AXI_1_SLAVE</name><busType library="AMBA4" name="AXI4" vendor="AMBA" version="r0p0_0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_AXI_1_S_AWID</componentSignalName><busSignalName>AWID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_AWADDR</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_AWLEN</componentSignalName><busSignalName>AWLEN</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_AWSIZE</componentSignalName><busSignalName>AWSIZE</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_AWBURST</componentSignalName><busSignalName>AWBURST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_AWVALID</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_AWREADY</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_WDATA</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_WSTRB</componentSignalName><busSignalName>WSTRB</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_WLAST</componentSignalName><busSignalName>WLAST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_WVALID</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_WREADY</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_BID</componentSignalName><busSignalName>BID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_BRESP</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_BVALID</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_BREADY</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_ARID</componentSignalName><busSignalName>ARID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_ARADDR</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_ARLEN</componentSignalName><busSignalName>ARLEN</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_ARSIZE</componentSignalName><busSignalName>ARSIZE</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_ARBURST</componentSignalName><busSignalName>ARBURST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_ARVALID</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_ARREADY</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_RID</componentSignalName><busSignalName>RID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_RDATA</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_RRESP</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_RLAST</componentSignalName><busSignalName>RLAST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_RVALID</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_S_RREADY</componentSignalName><busSignalName>RREADY</busSignalName></signal></signalMap></busInterface><busInterface><name>AXI_1_MASTER</name><busType library="AMBA4" name="AXI4" vendor="AMBA" version="r0p0_0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_AXI_1_M_AWID</componentSignalName><busSignalName>AWID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_AWADDR</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_AWLEN</componentSignalName><busSignalName>AWLEN</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_AWSIZE</componentSignalName><busSignalName>AWSIZE</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_AWBURST</componentSignalName><busSignalName>AWBURST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_AWVALID</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_AWREADY</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_WDATA</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_WSTRB</componentSignalName><busSignalName>WSTRB</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_WLAST</componentSignalName><busSignalName>WLAST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_WVALID</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_WREADY</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_BID</componentSignalName><busSignalName>BID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_BRESP</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_BVALID</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_BREADY</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_ARID</componentSignalName><busSignalName>ARID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_ARADDR</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_ARLEN</componentSignalName><busSignalName>ARLEN</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_ARSIZE</componentSignalName><busSignalName>ARSIZE</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_ARBURST</componentSignalName><busSignalName>ARBURST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_ARVALID</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_ARREADY</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_RID</componentSignalName><busSignalName>RID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_RDATA</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_RRESP</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_RLAST</componentSignalName><busSignalName>RLAST</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_RVALID</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>PCIESS_AXI_1_M_RREADY</componentSignalName><busSignalName>RREADY</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIESS_LANE0_DRI_SLAVE</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_LANE0_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>PCIESS_LANE0_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE0_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>PCIESS_LANE0_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE0_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE0_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIESS_LANE1_DRI_SLAVE</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_LANE1_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>PCIESS_LANE1_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE1_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>PCIESS_LANE1_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE1_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE1_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIESS_LANE2_DRI_SLAVE</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_LANE2_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>PCIESS_LANE2_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE2_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>PCIESS_LANE2_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE2_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE2_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIESS_LANE3_DRI_SLAVE</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_LANE3_DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>PCIESS_LANE3_DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE3_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>PCIESS_LANE3_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE3_DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>PCIESS_LANE3_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIE_APB_SLAVE</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>APB_S_PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>APB_S_PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>APB_S_PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>APB_S_PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>APB_S_PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>APB_S_PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>APB_S_PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>APB_S_PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface><busInterface><name>CLKS_FROM_TXPLL_TO_PCIE_1</name><busType library="busdef.clock" name="PF_TXPLL_XCVR_CLK" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIE_1_TX_PLL_LOCK</componentSignalName><busSignalName>LOCK</busSignalName></signal><signal><componentSignalName>PCIE_1_TX_BIT_CLK</componentSignalName><busSignalName>BIT_CLK</busSignalName></signal><signal><componentSignalName>PCIE_1_TX_PLL_REF_CLK</componentSignalName><busSignalName>REF_CLK_TO_LANE</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_IN</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_LANE_RXD0_P</componentSignalName><busSignalName>PCIESS_LANE_RXD0_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_RXD0_N</componentSignalName><busSignalName>PCIESS_LANE_RXD0_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_RXD1_P</componentSignalName><busSignalName>PCIESS_LANE_RXD1_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_RXD1_N</componentSignalName><busSignalName>PCIESS_LANE_RXD1_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_RXD2_P</componentSignalName><busSignalName>PCIESS_LANE_RXD2_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_RXD2_N</componentSignalName><busSignalName>PCIESS_LANE_RXD2_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_RXD3_P</componentSignalName><busSignalName>PCIESS_LANE_RXD3_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_RXD3_N</componentSignalName><busSignalName>PCIESS_LANE_RXD3_N</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_OUT</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_LANE_TXD0_P</componentSignalName><busSignalName>PCIESS_LANE_TXD0_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_TXD0_N</componentSignalName><busSignalName>PCIESS_LANE_TXD0_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_TXD1_P</componentSignalName><busSignalName>PCIESS_LANE_TXD1_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_TXD1_N</componentSignalName><busSignalName>PCIESS_LANE_TXD1_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_TXD2_P</componentSignalName><busSignalName>PCIESS_LANE_TXD2_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_TXD2_N</componentSignalName><busSignalName>PCIESS_LANE_TXD2_N</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_TXD3_P</componentSignalName><busSignalName>PCIESS_LANE_TXD3_P</busSignalName></signal><signal><componentSignalName>PCIESS_LANE_TXD3_N</componentSignalName><busSignalName>PCIESS_LANE_TXD3_N</busSignalName></signal></signalMap></busInterface><busInterface><name>CLK_IN</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIESS_LANE0_CDR_REF_CLK_0</componentSignalName><busSignalName>PCIESS_LANE0_CDR_REF_CLK_0</busSignalName></signal><signal><componentSignalName>AXI_CLK</componentSignalName><busSignalName>AXI_CLK</busSignalName></signal><signal><componentSignalName>AXI_CLK_STABLE</componentSignalName><busSignalName>AXI_CLK_STABLE</busSignalName></signal><signal><componentSignalName>PCIESS_LANE1_CDR_REF_CLK_0</componentSignalName><busSignalName>PCIESS_LANE1_CDR_REF_CLK_0</busSignalName></signal><signal><componentSignalName>PCIESS_LANE2_CDR_REF_CLK_0</componentSignalName><busSignalName>PCIESS_LANE2_CDR_REF_CLK_0</busSignalName></signal><signal><componentSignalName>PCIESS_LANE3_CDR_REF_CLK_0</componentSignalName><busSignalName>PCIESS_LANE3_CDR_REF_CLK_0</busSignalName></signal><signal><componentSignalName>PCIE_1_TL_CLK_125MHz</componentSignalName><busSignalName>PCIE_1_TL_CLK_125MHz</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIE_IN</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIE_1_INTERRUPT</componentSignalName><busSignalName>PCIE_1_INTERRUPT</busSignalName></signal><signal><componentSignalName>PCIE_1_M_RDERR</componentSignalName><busSignalName>PCIE_1_M_RDERR</busSignalName></signal><signal><componentSignalName>PCIE_1_S_WDERR</componentSignalName><busSignalName>PCIE_1_S_WDERR</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIE_OUT</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PCIE_1_LTSSM</componentSignalName><busSignalName>PCIE_1_LTSSM</busSignalName></signal><signal><componentSignalName>PCIE_1_INTERRUPT_OUT</componentSignalName><busSignalName>PCIE_1_INTERRUPT_OUT</busSignalName></signal><signal><componentSignalName>PCIE_1_PERST_OUT_N</componentSignalName><busSignalName>PCIE_1_PERST_OUT_N</busSignalName></signal><signal><componentSignalName>PCIE_1_M_WDERR</componentSignalName><busSignalName>PCIE_1_M_WDERR</busSignalName></signal><signal><componentSignalName>PCIE_1_S_RDERR</componentSignalName><busSignalName>PCIE_1_S_RDERR</busSignalName></signal><signal><componentSignalName>PCIE_1_HOT_RST_EXIT</componentSignalName><busSignalName>PCIE_1_HOT_RST_EXIT</busSignalName></signal><signal><componentSignalName>PCIE_1_DLUP_EXIT</componentSignalName><busSignalName>PCIE_1_DLUP_EXIT</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>INIT_DONE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PRESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_ARREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_AWREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_BVALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_RLAST</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_RVALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_WREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_ARVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_AWVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_BREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_RREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_WLAST</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_WVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_ARVALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_AWVALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_BREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_RREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_WLAST</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_WVALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_ARREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_AWREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_BVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_RLAST</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_RVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_WREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE0_DRI_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE0_DRI_ARST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE0_DRI_INTERRUPT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE1_DRI_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE1_DRI_ARST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE1_DRI_INTERRUPT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE2_DRI_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE2_DRI_ARST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE2_DRI_INTERRUPT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE3_DRI_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE3_DRI_ARST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE3_DRI_INTERRUPT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PENABLE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PSLVERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_TX_PLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_TX_BIT_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_TX_PLL_REF_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD0_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD0_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD1_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD1_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD2_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD2_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD3_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_RXD3_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD0_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD0_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD1_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD1_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD2_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD2_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD3_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE_TXD3_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE0_CDR_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI_CLK_STABLE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE1_CDR_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE2_CDR_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE3_CDR_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_TL_CLK_125MHz</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_M_RDERR</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_S_WDERR</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_INTERRUPT_OUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_PERST_OUT_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_M_WDERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_S_RDERR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_HOT_RST_EXIT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_DLUP_EXIT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_BID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_BRESP</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_RID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_RRESP</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_ARBURST</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_ARID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_ARLEN</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_ARSIZE</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_AWBURST</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_AWID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_AWLEN</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_AWSIZE</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_WSTRB</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_AWADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_RDATA</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_WDATA</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_S_ARADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_ARBURST</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_ARLEN</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_ARSIZE</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_AWBURST</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_AWLEN</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_AWSIZE</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_WSTRB</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_BID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_BRESP</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_RID</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_RRESP</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_ARID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_AWADDR</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_WDATA</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_RDATA</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_AWID</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_AXI_1_M_ARADDR</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE0_DRI_CTRL</name><direction>in</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE0_DRI_WDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE0_DRI_RDATA</name><direction>out</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE1_DRI_CTRL</name><direction>in</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE1_DRI_WDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE1_DRI_RDATA</name><direction>out</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE2_DRI_CTRL</name><direction>in</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE2_DRI_WDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE2_DRI_RDATA</name><direction>out</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE3_DRI_CTRL</name><direction>in</direction><left>10</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE3_DRI_WDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIESS_LANE3_DRI_RDATA</name><direction>out</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PADDR</name><direction>in</direction><left>25</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>APB_S_PRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_INTERRUPT</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCIE_1_LTSSM</name><direction>out</direction><left>4</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>