

================================================================
== Vivado HLS Report for 'bnn_xcel'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.854 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1379512|  1379512| 13.795 ms | 13.795 ms |  1379512|  1379512|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv_16_32_10_s_fu_432       |conv_16_32_10_s       |   938593|   938593|  9.386 ms |  9.386 ms |  938593|  938593|   none  |
        |grp_conv_1_16_18_s_fu_442        |conv_1_16_18_s        |   143921|   143921|  1.439 ms |  1.439 ms |  143921|  143921|   none  |
        |grp_max_pool_16_16_s_fu_452      |max_pool_16_16_s      |    14625|    14625|  0.146 ms |  0.146 ms |   14625|   14625|   none  |
        |grp_max_pool_32_8_s_fu_458       |max_pool_32_8_s       |     7489|     7489| 74.890 us | 74.890 us |    7489|    7489|   none  |
        |grp_pad_16_8_s_fu_464            |pad_16_8_s            |     2337|     2337| 23.370 us | 23.370 us |    2337|    2337|   none  |
        |grp_flatten_fu_470               |flatten               |     1345|     1345| 13.450 us | 13.450 us |    1345|    1345|   none  |
        |grp_initialize_padded_me_fu_476  |initialize_padded_me  |     1953|     1953| 19.530 us | 19.530 us |    1953|    1953|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      360|      360|        20|          -|          -|    18|    no    |
        | + Loop 1.1  |       18|       18|         1|          -|          -|    18|    no    |
        |- Loop 2     |      544|      544|        34|          -|          -|    16|    no    |
        | + Loop 2.1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 3     |   262656|   262656|      1026|          -|          -|   256|    no    |
        | + Loop 3.1  |     1024|     1024|         2|          -|          -|   512|    no    |
        |- Loop 4     |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 5     |     5140|     5140|       514|          -|          -|    10|    no    |
        | + Loop 5.1  |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 6     |       18|       18|         2|          -|          -|     9|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    489|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      -|     616|   2057|    -|
|Memory           |       14|      -|      28|     28|    0|
|Multiplexer      |        -|      -|       -|    641|    -|
|Register         |        -|      -|     264|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       15|      0|     908|   3215|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_conv_16_32_10_s_fu_432       |conv_16_32_10_s       |        1|      0|  191|  507|    0|
    |grp_conv_1_16_18_s_fu_442        |conv_1_16_18_s        |        0|      0|  136|  436|    0|
    |grp_flatten_fu_470               |flatten               |        0|      0|   61|  184|    0|
    |grp_initialize_padded_me_fu_476  |initialize_padded_me  |        0|      0|   45|  178|    0|
    |grp_max_pool_16_16_s_fu_452      |max_pool_16_16_s      |        0|      0|   62|  271|    0|
    |grp_max_pool_32_8_s_fu_458       |max_pool_32_8_s       |        0|      0|   57|  264|    0|
    |grp_pad_16_8_s_fu_464            |pad_16_8_s            |        0|      0|   64|  217|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                            |                      |        1|      0|  616| 2057|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |conv1_U                |bnn_xcel_conv1        |        1|   0|   0|    0|    4096|    1|     1|         4096|
    |conv1_pooled_U         |bnn_xcel_conv1_pog8j  |        1|   0|   0|    0|    1024|    1|     1|         1024|
    |conv1_pooled_padded_U  |bnn_xcel_conv1_pohbi  |        1|   0|   0|    0|    1600|    1|     1|         1600|
    |conv2_U                |bnn_xcel_conv2        |        1|   0|   0|    0|    2048|    1|     1|         2048|
    |conv2_pooled_U         |bnn_xcel_conv2_poibs  |        0|   2|   8|    0|     512|    1|     1|          512|
    |reshaped_U             |bnn_xcel_conv2_poibs  |        0|   2|   8|    0|     512|    1|     1|          512|
    |dense1_V_U             |bnn_xcel_dense1_V     |        1|   0|   0|    0|     256|   11|     1|         2816|
    |dense2_V_U             |bnn_xcel_dense2_V     |        0|  20|   2|    0|      10|   10|     1|          100|
    |input_padded_0_U       |bnn_xcel_input_pafYi  |        0|   2|   6|    0|     324|    1|     1|          324|
    |signed1_U              |bnn_xcel_signed1      |        0|   2|   4|    0|     256|    1|     1|          256|
    |w_fc1_U                |bnn_xcel_w_fc1        |        8|   0|   0|    0|  131072|    1|     1|       131072|
    |w_fc2_U                |bnn_xcel_w_fc2        |        1|   0|   0|    0|    2560|    1|     1|         2560|
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total                  |                      |       14|  28|  28|    0|  144270|   31|    12|       146920|
    +-----------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |accum_V_2_fu_870_p2       |     +    |      0|  0|  15|           9|           9|
    |accum_V_fu_732_p2         |     +    |      0|  0|  14|          10|          10|
    |add_ln168_1_fu_823_p2     |     +    |      0|  0|  13|          13|          13|
    |add_ln168_2_fu_829_p2     |     +    |      0|  0|  13|          13|          13|
    |add_ln168_fu_691_p2       |     +    |      0|  0|  26|          19|          19|
    |add_ln25_10_fu_633_p2     |     +    |      0|  0|  13|          10|          10|
    |add_ln25_1_fu_575_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln25_8_fu_593_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln25_9_fu_627_p2      |     +    |      0|  0|  13|          10|          10|
    |add_ln25_fu_555_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln39_fu_487_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln40_fu_529_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln41_4_fu_539_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln41_fu_517_p2        |     +    |      0|  0|  14|          10|          10|
    |dense1_V_d0               |     +    |      0|  0|  13|          11|          11|
    |dense2_V_d0               |     +    |      0|  0|  14|          10|          10|
    |i_fu_917_p2               |     +    |      0|  0|  13|           4|           1|
    |m_1_fu_668_p2             |     +    |      0|  0|  14|          10|           1|
    |m_2_fu_788_p2             |     +    |      0|  0|  15|           9|           1|
    |m_fu_744_p2               |     +    |      0|  0|  15|           9|           1|
    |n_1_fu_768_p2             |     +    |      0|  0|  13|           4|           1|
    |n_fu_648_p2               |     +    |      0|  0|  15|           9|           1|
    |icmp_ln130_fu_738_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln144_fu_880_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln164_1_fu_762_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln164_fu_642_p2      |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln166_1_fu_782_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln166_fu_662_p2      |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln23_fu_549_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_569_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln39_fu_481_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln40_fu_523_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln895_1_fu_895_p2    |   icmp   |      0|  0|  13|          16|          16|
    |signed1_d0                |   icmp   |      0|  0|  13|          11|           1|
    |select_ln145_1_fu_909_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln145_fu_901_p3    |  select  |      0|  0|   4|           1|           4|
    |xor_ln168_1_fu_722_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln168_2_fu_854_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln168_3_fu_860_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln168_fu_716_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 489|         298|         259|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |agg_result_V_0_i_reg_398      |    9|          2|    4|          8|
    |ap_NS_fsm                     |  137|         30|    1|         30|
    |ap_return                     |    9|          2|    4|          8|
    |conv1_address0                |   15|          3|   12|         36|
    |conv1_ce0                     |   15|          3|    1|          3|
    |conv1_pooled_address0         |   15|          3|   10|         30|
    |conv1_pooled_ce0              |   15|          3|    1|          3|
    |conv1_pooled_padded_address0  |   21|          4|   11|         44|
    |conv1_pooled_padded_ce0       |   21|          4|    1|          4|
    |conv1_pooled_padded_d0        |   15|          3|    1|          3|
    |conv1_pooled_padded_we0       |   15|          3|    1|          3|
    |conv1_pooled_we0              |    9|          2|    1|          2|
    |conv1_we0                     |    9|          2|    1|          2|
    |conv2_address0                |   15|          3|   11|         33|
    |conv2_ce0                     |   15|          3|    1|          3|
    |conv2_pooled_address0         |   15|          3|    9|         27|
    |conv2_pooled_ce0              |   15|          3|    1|          3|
    |conv2_pooled_we0              |    9|          2|    1|          2|
    |conv2_we0                     |    9|          2|    1|          2|
    |dense1_V_address0             |   15|          3|    8|         24|
    |dense2_V_address0             |   21|          4|    4|         16|
    |input_padded_0_address0       |   21|          4|    9|         36|
    |input_padded_0_ce0            |   15|          3|    1|          3|
    |input_padded_0_d0             |   15|          3|    1|          3|
    |m_0_i14_reg_387               |    9|          2|    9|         18|
    |m_0_i7_reg_353                |    9|          2|    9|         18|
    |m_0_i_reg_342                 |    9|          2|   10|         20|
    |max_id_V_reg_420              |    9|          2|    4|          8|
    |n_0_i9_reg_364                |    9|          2|    4|          8|
    |n_0_i_reg_319                 |    9|          2|    9|         18|
    |p_012_0_i_reg_410             |    9|          2|   16|         32|
    |p_04_0_i13_reg_375            |    9|          2|    9|         18|
    |p_04_0_i_reg_330              |    9|          2|   10|         20|
    |reshaped_address0             |   15|          3|    9|         27|
    |reshaped_ce0                  |   15|          3|    1|          3|
    |reshaped_we0                  |    9|          2|    1|          2|
    |signed1_address0              |   15|          3|    8|         24|
    |x_0_0_i1_reg_297              |    9|          2|    5|         10|
    |x_0_0_i_reg_275               |    9|          2|    5|         10|
    |y_0_0_i3_reg_308              |    9|          2|    5|         10|
    |y_0_0_i_reg_286               |    9|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  641|        134|  215|        584|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln25_10_reg_975                           |  10|   0|   10|          0|
    |add_ln25_1_reg_965                            |   5|   0|    5|          0|
    |add_ln25_reg_947                              |   5|   0|    5|          0|
    |add_ln39_reg_926                              |   5|   0|    5|          0|
    |add_ln41_reg_931                              |   9|   0|   10|          1|
    |agg_result_V_0_i_reg_398                      |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  29|   0|   29|          0|
    |ap_return_preg                                |   4|   0|    4|          0|
    |grp_conv_16_32_10_s_fu_432_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv_1_16_18_s_fu_442_ap_start_reg        |   1|   0|    1|          0|
    |grp_flatten_fu_470_ap_start_reg               |   1|   0|    1|          0|
    |grp_initialize_padded_me_fu_476_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_16_16_s_fu_452_ap_start_reg      |   1|   0|    1|          0|
    |grp_max_pool_32_8_s_fu_458_ap_start_reg       |   1|   0|    1|          0|
    |grp_pad_16_8_s_fu_464_ap_start_reg            |   1|   0|    1|          0|
    |m_0_i14_reg_387                               |   9|   0|    9|          0|
    |m_0_i7_reg_353                                |   9|   0|    9|          0|
    |m_0_i_reg_342                                 |  10|   0|   10|          0|
    |m_1_reg_1001                                  |  10|   0|   10|          0|
    |m_2_reg_1065                                  |   9|   0|    9|          0|
    |m_reg_1024                                    |   9|   0|    9|          0|
    |max_id_V_reg_420                              |   4|   0|    4|          0|
    |n_0_i9_reg_364                                |   4|   0|    4|          0|
    |n_0_i_reg_319                                 |   9|   0|    9|          0|
    |n_1_reg_1042                                  |   4|   0|    4|          0|
    |n_reg_983                                     |   9|   0|    9|          0|
    |p_012_0_i_reg_410                             |  16|   0|   16|          0|
    |p_04_0_i13_reg_375                            |   9|   0|    9|          0|
    |p_04_0_i_reg_330                              |  10|   0|   10|          0|
    |x_0_0_i1_reg_297                              |   5|   0|    5|          0|
    |x_0_0_i_reg_275                               |   5|   0|    5|          0|
    |y_0_0_i3_reg_308                              |   5|   0|    5|          0|
    |y_0_0_i_reg_286                               |   5|   0|    5|          0|
    |zext_ln131_reg_1029                           |   9|   0|   64|         55|
    |zext_ln166_1_reg_1052                         |   4|   0|   13|          9|
    |zext_ln166_reg_993                            |   9|   0|   19|         10|
    |zext_ln168_2_reg_1047                         |   4|   0|   64|         60|
    |zext_ln168_reg_988                            |   9|   0|   64|         55|
    |zext_ln24_reg_957                             |   5|   0|   10|          5|
    |zext_ln25_reg_952                             |   5|   0|   10|          5|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 264|   0|  464|        200|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   bnn_xcel   | return value |
|ap_return         | out |    4| ap_ctrl_hs |   bnn_xcel   | return value |
|input_0_address0  | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce0       | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0        |  in |    1|  ap_memory |    input_0   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

