
*** Running vivado
    with args -log axi_iic_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_iic_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source axi_iic_0.tcl -notrace
Command: synth_design -top axi_iic_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.527 ; gain = 50.719 ; free physical = 4624 ; free virtual = 9680
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'axi_iic_0' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/synth/axi_iic_0.vhd:91]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 1000000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 250000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DISABLE_SETUP_VIOLATION_CHECK bound to: 0 - type: integer 
	Parameter C_STATIC_TIMING_REG_WIDTH bound to: 0 - type: integer 
	Parameter C_TIMING_REG_WIDTH bound to: 32 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6832' bound to instance 'U0' of component 'axi_iic' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/synth/axi_iic_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (1#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (5#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (6#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (7#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5677]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (8#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (9#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (10#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:1315]
INFO: [Synth 8-256] done synthesizing module 'filter' (11#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5001]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (12#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (13#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'upcnt_n__parameterized0' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n__parameterized0' (13#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (14#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (15#1) [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (16#1) [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (17#1) [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (18#1) [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (19#1) [/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (20#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (21#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:5220]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-3491] module 'FDR' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27824' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:62941' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:105299' bound to instance 'XORCY_I' of component 'XORCY' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837' bound to instance 'FDRE_I' of component 'FDRE' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (21#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (22#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6210]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (23#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/hdl/axi_iic_v2_1_vh_rfs.vhd:6906]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_0' (24#1) [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/synth/axi_iic_0.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2811.496 ; gain = 102.688 ; free physical = 5408 ; free virtual = 10472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.309 ; gain = 120.500 ; free physical = 5407 ; free virtual = 10467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2829.309 ; gain = 120.500 ; free physical = 5407 ; free virtual = 10467
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2840.215 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10461
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/axi_iic_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3012.934 ; gain = 2.969 ; free physical = 5282 ; free virtual = 10346
Finished Parsing XDC File [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/axi_iic_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/axi_iic_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/adg/GitHub/verilog_test/project_1/project_1.gen/sources_1/ip/axi_iic_0/axi_iic_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/adg/GitHub/verilog_test/project_1/project_1.runs/axi_iic_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/adg/GitHub/verilog_test/project_1/project_1.runs/axi_iic_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.934 ; gain = 0.000 ; free physical = 5282 ; free virtual = 10346
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDR => FDRE: 15 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  MUXCY_L => MUXCY: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3012.934 ; gain = 0.000 ; free physical = 5281 ; free virtual = 10344
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3012.934 ; gain = 304.125 ; free physical = 5366 ; free virtual = 10428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3012.934 ; gain = 304.125 ; free physical = 5366 ; free virtual = 10428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/adg/GitHub/verilog_test/project_1/project_1.runs/axi_iic_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3012.934 ; gain = 304.125 ; free physical = 5366 ; free virtual = 10428
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                       0000000001 |                             0000
              start_wait |                       0000000010 |                             0001
                   start |                       0000000100 |                             0010
              start_edge |                       0000001000 |                             0011
            scl_low_edge |                       0000010000 |                             0100
                 scl_low |                       0000100000 |                             0101
           scl_high_edge |                       0001000000 |                             0110
                scl_high |                       0010000000 |                             0111
               stop_edge |                       0100000000 |                             1000
               stop_wait |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3012.934 ; gain = 304.125 ; free physical = 5359 ; free virtual = 10423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 143   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 2     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 13    
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  21 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 106   
	   4 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3012.934 ; gain = 304.125 ; free physical = 5328 ; free virtual = 10400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 3384.605 ; gain = 675.797 ; free physical = 4541 ; free virtual = 9626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3462.355 ; gain = 753.547 ; free physical = 4534 ; free virtual = 9620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4534 ; free virtual = 9620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4524 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4524 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4524 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4524 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4525 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4525 ; free virtual = 9611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     1|
|2     |LUT1    |     8|
|3     |LUT2    |    53|
|4     |LUT3    |    53|
|5     |LUT4    |   105|
|6     |LUT5    |    75|
|7     |LUT6    |   180|
|8     |MUXCY_L |     9|
|9     |MUXF7   |     8|
|10    |MUXF8   |     4|
|11    |SRL16E  |    18|
|12    |XORCY   |    12|
|13    |FDR     |    11|
|14    |FDRE    |   334|
|15    |FDSE    |    40|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.363 ; gain = 761.555 ; free physical = 4525 ; free virtual = 9611
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3470.363 ; gain = 577.930 ; free physical = 4562 ; free virtual = 9649
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3470.371 ; gain = 761.555 ; free physical = 4562 ; free virtual = 9648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3470.371 ; gain = 0.000 ; free physical = 4649 ; free virtual = 9735
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.160 ; gain = 0.000 ; free physical = 4575 ; free virtual = 9663
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  (CARRY4) => CARRY8: 3 instances
  FDR => FDRE: 11 instances

Synth Design complete, checksum: 78beb695
INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:07 . Memory (MB): peak = 3526.160 ; gain = 1074.352 ; free physical = 4751 ; free virtual = 9839
INFO: [Common 17-1381] The checkpoint '/home/adg/GitHub/verilog_test/project_1/project_1.runs/axi_iic_0_synth_1/axi_iic_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_iic_0, cache-ID = 8061091d78616e2c
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/adg/GitHub/verilog_test/project_1/project_1.runs/axi_iic_0_synth_1/axi_iic_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_iic_0_utilization_synth.rpt -pb axi_iic_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 31 11:39:23 2021...
