// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(
        in=load,
        sel=address[6..8],
        a=loada,
        b=loadb,
        c=loadc,
        d=loadd,
        e=loade,
        f=loadf,
        g=loadg,
        h=loadh,
    );

    RAM64(in=in, address=address[0..5], load=loada, out=rama);
    RAM64(in=in, address=address[0..5], load=loadb, out=ramb);
    RAM64(in=in, address=address[0..5], load=loadc, out=ramc);
    RAM64(in=in, address=address[0..5], load=loadd, out=ramd);
    RAM64(in=in, address=address[0..5], load=loade, out=rame);
    RAM64(in=in, address=address[0..5], load=loadf, out=ramf);
    RAM64(in=in, address=address[0..5], load=loadg, out=ramg);
    RAM64(in=in, address=address[0..5], load=loadh, out=ramh);
    
    Mux8Way16(
        sel=address[6..8],
        out=out,
        a=rama,
        b=ramb,
        c=ramc,
        d=ramd,
        e=rame,
        f=ramf,
        g=ramg,
        h=ramh,
    );
}