==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 100ns.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 100ns.
@I [HLS-10] Analyzing design file 'pool/Pool_core.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-541] Flattening a loop nest 'Loop-1.1.1.1' (pool/Pool_core.cpp:37:21) in function 'Pool'.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1.1.1' (pool/Pool_core.cpp:27:18) in function 'Pool' : 
               the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
@I [XFORM-541] Flattening a loop nest 'Loop-1.1' (pool/Pool_core.cpp:26:17) in function 'Pool'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (pool/Pool_core.cpp:24:16) in function 'Pool'.
@I [HLS-111] Elapsed time: 16.14 seconds; current memory usage: 101 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Pool' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 10.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.125 seconds; current memory usage: 104 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.079 seconds; current memory usage: 104 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Pool/gmem' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'Pool/CHin_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Pool/Hin_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Pool/Win_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Pool/Kx_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Pool/Ky_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Pool/mode_V' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Pool/feature_in' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Pool/feature_out' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'Pool' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Bundling port 'return', 'CHin_V', 'Hin_V', 'Win_V', 'Kx_V', 'Ky_V', 'mode_V', 'feature_in' and 'feature_out' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Generating core module 'Pool_fadd_32ns_32ns_32_1_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Pool_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Pool_fdiv_32ns_32ns_32_2': 1 instance(s).
@I [RTGEN-100] Generating core module 'Pool_mac_muladd_16ns_16ns_16ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Pool_mac_muladd_16s_16ns_48ns_48_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'Pool_mul_mul_16ns_16ns_32_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'Pool_mul_mul_16s_8ns_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Pool_mul_mul_8ns_16s_16_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'Pool_sitofp_32ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'Pool_udiv_16ns_8ns_16_20_seq': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Pool'.
@I [HLS-111] Elapsed time: 0.171 seconds; current memory usage: 104 MB.
@I [RTMG-282] Generating pipelined core: 'Pool_udiv_16ns_8ns_16_20_seq_div'
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for Pool.
@I [VHDL-304] Generating VHDL RTL for Pool.
@I [VLOG-307] Generating Verilog RTL for Pool.
@I [HLS-112] Total elapsed time: 18.15 seconds; peak memory usage: 104 MB.
