<!doctype html>
<html>
<head>
<title>GICP2_IRQ_ENABLE (LPD_SLCR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___lpd_slcr.html")>LPD_SLCR Module</a> &gt; GICP2_IRQ_ENABLE (LPD_SLCR) Register</p><h1>GICP2_IRQ_ENABLE (LPD_SLCR) Register</h1>
<h2>GICP2_IRQ_ENABLE (LPD_SLCR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GICP2_IRQ_ENABLE</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000008030</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF418030 (LPD_SLCR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">wo<span class="tooltiptext">Write-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
</table>
<p></p>
<h2>GICP2_IRQ_ENABLE (LPD_SLCR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>src31</td><td class="center">31</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Bit 6 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src30</td><td class="center">30</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Bit 5 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src29</td><td class="center">29</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Bit 4 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src28</td><td class="center">28</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Bit 3 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src27</td><td class="center">27</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Bit 2 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src26</td><td class="center">26</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Bit 1 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src25</td><td class="center">25</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Bit 0 of PL_PS IRQ0. This signal synchronized using double-flops; due to this method of synchronization, the duration of the narrowest 'pulse' must be accounted for.</td></tr>
<tr valign=top><td>src24</td><td class="center">24</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>XMPUs error interrupt for LPD</td></tr>
<tr valign=top><td>src23</td><td class="center">23</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>EFUSE interrupt</td></tr>
<tr valign=top><td>src22</td><td class="center">22</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>DMA for CSU interrupt</td></tr>
<tr valign=top><td>src21</td><td class="center">21</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Device Configuration Module Interrupt</td></tr>
<tr valign=top><td>src20</td><td class="center">20</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA interrupt for channel 7</td></tr>
<tr valign=top><td>src19</td><td class="center">19</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA<br/>interrupt for channel 6</td></tr>
<tr valign=top><td>src18</td><td class="center">18</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA<br/>interrupt for channel 5</td></tr>
<tr valign=top><td>src17</td><td class="center">17</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA<br/>interrupt for channel 4</td></tr>
<tr valign=top><td>src16</td><td class="center">16</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA<br/>interrupt for channel 3</td></tr>
<tr valign=top><td>src15</td><td class="center">15</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA<br/>interrupt for channel 2</td></tr>
<tr valign=top><td>src14</td><td class="center">14</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA<br/>interrupt for channel 1</td></tr>
<tr valign=top><td>src13</td><td class="center">13</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>LPD DMA<br/>interrupt for channel 0 (ADMA)</td></tr>
<tr valign=top><td>src12</td><td class="center">12</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Wakeup from USB3_1 to PMU</td></tr>
<tr valign=top><td>src11</td><td class="center">11</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Wakeup from USB3_0 to PMU</td></tr>
<tr valign=top><td>src10</td><td class="center">10</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_1 OTG interrupt</td></tr>
<tr valign=top><td>src9</td><td class="center"> 9</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_1 Endpoint related interrupts. Interrupt for Control type</td></tr>
<tr valign=top><td>src8</td><td class="center"> 8</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_1 Endpoint related interrupts.</td></tr>
<tr valign=top><td>src7</td><td class="center"> 7</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_1 Endpoint related interrupts. Interrupt for Isochronous</td></tr>
<tr valign=top><td>src6</td><td class="center"> 6</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_1 Endpoint related interrupts. Interrupt for Bulk</td></tr>
<tr valign=top><td>src5</td><td class="center"> 5</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_0 OTG interrupt</td></tr>
<tr valign=top><td>src4</td><td class="center"> 4</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_0 Endpoint related interrupts. Interrupt for Control type</td></tr>
<tr valign=top><td>src3</td><td class="center"> 3</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_0 Endpoint related interrupts.</td></tr>
<tr valign=top><td>src2</td><td class="center"> 2</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_0 Endpoint related interrupts. Interrupt for Isochronous</td></tr>
<tr valign=top><td>src1</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>USB3_0 Endpoint related interrupts. Interrupt for Bulk</td></tr>
<tr valign=top><td>src0</td><td class="center"> 0</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Gigabit Ethernet3 wakeup interrupt</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>