$date
	Fri Dec 20 15:20:44 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module l $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
0"
x!
$end
#1
1!
0$
1%
0#
1"
