/*
 * Provide constants for LEO scu bindings
 */


#ifndef __DT_BINDINGS_SCU_LEO_H__
#define __DT_BINDINGS_SCU_LEO_H__

#define PLL0_CONTROL_EN 	(0) // CA7
#define PLL1_CONTROL_EN 	(1 << 1) // MAC/OTG/SPI/SDC/AES/SHA/SCU/EFUSE/TRNG/LCD
#define PLL2_CONTROL_EN 	(1 << 2) // EMC/OTG/DMA/PWM/UART
#define PLL3_CONTROL_EN 	(1 << 3) // audio
#define PLL4_CONTROL_EN 	(1 << 4) // DDR
#define PLL5_CONTROL_EN 	(1 << 5) // LCD
#define PLL6_CONTROL_EN 	(1 << 6) // SPI/PWM/IIC/UART/GPIO/WDT/CAN/KBC/M33/DMA
#define PLL7_CONTROL_EN 	(1 << 7) // EMMC

#define AHB_CM33_DMAC_HCLK_EN		(1 << 5)
#define AHB_CM33_CPU_HCLK_EN		(1 << 4)
#define AHB_SPI2AHB_HCLK_EN			(1 << 3)
#define AHB_CRYPT_HCLK_EN			(1 << 2)
#define AHB_EMMC1_HCLK_EN			(1 << 1)
#define AHB_EMMC0_HCLK_EN			(1 << 0)

#define APB0_PWM0_PLCK_EN			(1 << 31)
#define APB0_UART4_PLCK_EN			(1 << 30)
#define APB0_UART3_PLCK_EN			(1 << 29)
#define APB0_UART2_PLCK_EN			(1 << 28)
#define APB0_UART1_PLCK_EN			(1 << 27)
#define APB0_UART0_PLCK_EN 			(1 << 26)
#define APB0_SSP3_SPI_PLCK_EN 		(1 << 25)
#define APB0_SSP2_SPI_PLCK_EN 		(1 << 24)
#define APB0_SSP1_SPI_PLCK_EN 		(1 << 23)
#define APB0_SSP0_SPI_PLCK_EN 		(1 << 22)
#define APB0_CAN0_PLCK_EN 			(1 << 21)
#define APB0_DMAC1_PLCK_EN 			(1 << 20)
#define APB0_WDT3_PLCK_EN 			(1 << 19)
#define APB0_WDT2_PLCK_EN 			(1 << 18)
#define APB0_TDC_PLCK_EN 			(1 << 17)
#define APB0_ADC_PLCK_EN 			(1 << 16)
#define APB0_MII_PLCK_EN 			(1 << 15)
#define APB0_RMII_PLCK_EN 			(1 << 14)
#define APB0_RGMII_PLCK_EN 			(1 << 13)
#define APB0_GPIO0_PLCK_EN		 	(1 << 12)
#define APB0_EMC_SRAM_PLCK_EN 		(1 << 11)
#define APB0_EMC_ROM_PLCK_EN 		(1 << 10)
#define APB0_DDR_PLCK_EN 			(1 << 9)
#define APB0_TZC_BUS_PLCK_EN 		(1 << 8)
#define APB0_TZC_LCDC_PLCK_EN		(1 << 7)
#define APB0_TZC_CA7_PLCK_EN		(1 << 6)
#define APB0_DMA0_PLCK_EN 			(1 << 4)
#define APB0_TRNG_PLCK_EN		 	(1 << 3)
#define APB0_EFUSE_PLCK_EN		 	(1 << 2)
#define APB0_WDT1_PLCK_EN 			(1 << 1)
#define APB0_WDT0_PLCK_EN 			(1 << 0)

#define APB1_SSP7_SPI_PLCK_EN 		(1 << 24)
#define APB1_SSP1_I2S_PLCK_EN		(1 << 22)
#define APB1_SEMAPHORE_PLCK_EN		(1 << 21)
#define APB1_I2C4_PLCK_EN 			(1 << 20)
#define APB1_I2C3_PLCK_EN 			(1 << 19)
#define APB1_PWM3_PLCK_EN 			(1 << 18)
#define APB1_PWM2_PLCK_EN 			(1 << 17)
#define APB1_UART9_PLCK_EN		 	(1 << 16)
#define APB1_UART8_PLCK_EN 			(1 << 15)
#define APB1_UART7_PLCK_EN 			(1 << 14)
#define APB1_UART6_PLCK_EN 			(1 << 13)
#define APB1_UART5_PLCK_EN		 	(1 << 12)
#define APB1_SSP6_SPI_PLCK_EN 		(1 << 11)
#define APB1_SSP5_SPI_PLCK_EN 		(1 << 10)
#define APB1_SSP4_SPI_PLCK_EN		(1 << 9)
#define APB1_CAN1_PLCK_EN			(1 << 8)
#define APB1_LCDC_PLCK_EN 			(1 << 7)
#define APB1_KBC_PLCK_EN 			(1 << 6)
#define APB1_GPIO1_PLCK_EN 			(1 << 5)
#define APB1_SSP0_I2S_PLCK_EN		(1 << 4)
#define APB1_I2C2_PLCK_EN			(1 << 3)
#define APB1_I2C1_PLCK_EN 			(1 << 2)
#define APB1_I2C0_PLCK_EN 			(1 << 1)
#define APB1_PWM1_PLCK_EN 			(1 << 0)

#define AXI_OTG2_ACLK_EN		 	(1 << 11)
#define AXI_LCDC_ACLK_EN		 	(1 << 10)
#define AXI_MII_ACLK_EN			 	(1 << 9)
#define AXI_RMII_ACLK_EN		 	(1 << 8)
#define AXI_RGMII_ACLK_EN		 	(1 << 7)
#define AXI_OTG1_ACLK_EN		 	(1 << 6)
#define AXI_OTG0_ACLK_EN		 	(1 << 5)
#define AXI_DMAC1_ACLK_EN		 	(1 << 4)
#define AXI_DMAC0_ACLK_EN		 	(1 << 3)
#define AXI_DDR_CH2_ACLK_EN		 	(1 << 2)
#define AXI_DDR_CH1_ACLK_EN		 	(1 << 1)
#define AXI_DDR_CH0_ACLK_EN		 	(1 << 0)

#define CLOCK0_MII_CK_EN 			(1 << 15)
#define CLOCK0_RMII_CK_EN 			(1 << 14)
#define CLOCK0_RGMII_CK_EN 			(1 << 13)
#define CLOCK0_RMII_RECK_OUT_EN 	(1 << 12)
#define CLOCK0_OTG2_CK_EN 			(1 << 10)
#define CLOCK0_RMII_RECK_MAC_EN 	(1 << 9)
#define CLOCK0_RGMII_RXCK_EN 		(1 << 8)
#define CLOCK0_EMMC1_CK_EN 			(1 << 6)
#define CLOCK0_EMMC0_CK_EN 			(1 << 5)
#define CLOCK0_LCD_SCALER_CK_EN 	(1 << 4)
#define CLOCK0_LCD_CK_EN 			(1 << 3)
#define CLOCK0_DDR_CK_EN 			(1 << 2)
#define CLOCK0_OTG1_CK_EN 			(1 << 1)
#define CLOCK0_OTG0_CK_EN 			(1 << 0)

#define CLOCK1_WDT3_EXTCK_EN 		(1 << 31)
#define CLOCK1_WDT2_EXTCK_EN 		(1 << 30)
#define CLOCK1_WDT1_EXTCK_EN 		(1 << 29)
#define CLOCK1_WDT0_EXTCK_EN 		(1 << 28)
#define CLOCK1_UART9_UCLK_EN 		(1 << 27)
#define CLOCK1_UART8_UCLK_EN 		(1 << 26)
#define CLOCK1_UART7_UCLK_EN 		(1 << 25)
#define CLOCK1_UART6_UCLK_EN 		(1 << 24)
#define CLOCK1_UART5_UCLK_EN 		(1 << 23)
#define CLOCK1_UART4_UCLK_EN 		(1 << 22)
#define CLOCK1_UART3_UCLK_EN 		(1 << 21)
#define CLOCK1_UART2_UCLK_EN 		(1 << 20)
#define CLOCK1_UART1_UCLK_EN 		(1 << 19)
#define CLOCK1_UART0_UCLK_EN 		(1 << 18)
#define CLOCK1_PWM3_EXTCK3_EN 		(1 << 17)
#define CLOCK1_PWM3_EXTCK2_EN 		(1 << 16)
#define CLOCK1_PWM3_EXTCK1_EN 		(1 << 15)
#define CLOCK1_PWM3_EXTCK0_EN 		(1 << 14)
#define CLOCK1_PWM2_EXTCK3_EN 		(1 << 13)
#define CLOCK1_PWM2_EXTCK2_EN 		(1 << 12)
#define CLOCK1_PWM2_EXTCK1_EN 		(1 << 11)
#define CLOCK1_PWM2_EXTCK0_EN 		(1 << 10)
#define CLOCK1_PWM1_EXTCK3_EN 		(1 << 9)
#define CLOCK1_PWM1_EXTCK2_EN 		(1 << 8)
#define CLOCK1_PWM1_EXTCK1_EN 		(1 << 7)
#define CLOCK1_PWM1_EXTCK0_EN 		(1 << 6)
#define CLOCK1_PWM0_EXTCK3_EN 		(1 << 5)
#define CLOCK1_PWM0_EXTCK2_EN 		(1 << 4)
#define CLOCK1_PWM0_EXTCK1_EN 		(1 << 3)
#define CLOCK1_PWM0_EXTCK0_EN 		(1 << 2)
#define CLOCK1_CAN_BUS1_EN 			(1 << 1)
#define CLOCK1_CAN_BUS0_EN 			(1 << 0)

#define CLOCK2_SSP7_CK_EN 			(1 << 30)
#define CLOCK2_SSP6_CK_EN 			(1 << 29)
#define CLOCK2_SSP5_CK_EN 			(1 << 28)
#define CLOCK2_SSP4_CK_EN 			(1 << 27)
#define CLOCK2_SSP3_CK_EN 			(1 << 26)
#define CLOCK2_SSP2_CK_EN 			(1 << 25)
#define CLOCK2_SSP1_CK_EN 			(1 << 24)
#define CLOCK2_SSP0_CK_EN 			(1 << 23)
#define CLOCK2_SSP1_I2S_EN 			(1 << 22)
#define CLOCK2_SSP0_I2S_EN 			(1 << 21)
#define CLOCK2_AUDIO_CLK_EN 		(1 << 9)
#define CLOCK2_TDC_MCLK_EN 			(1 << 8)
#define CLOCK2_ADC_MCLK_EN 			(1 << 7)

#endif	/* __DT_BINDINGS_SCU_LEO_H__ */

