# dadamiya999

# ğŸ‘‹ Hi, I'm Dadamiya

ğŸ“ B.Tech Final Year | ECE @ RGUKT RK Valley  
ğŸ’¡ VLSI | Digital & Analog Design | FPGA |

ğŸ”§ Skills: Verilog, C, Python  
ğŸ“Œ Projects: RISC-V Processor | Cache with FIFO Mapping  
ğŸ’¼ Intern @ Sense Semiconductor (FPGA-based VLSI Design)

ğŸ¯ Goal: Become a VLSI Design Engineer in a top tech company  
ğŸ“« Gmail ( dadapanyam999@gmail.com ) | LinkedIn ( https://www.linkedin.com/in/dadamiya-panyam-b2206727b/ )


