// Seed: 1887628261
module module_0 (
    input wand id_0,
    input supply1 id_1
);
  wire id_3, id_4;
  assign module_2.id_5 = 0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input uwire id_2,
    output logic id_3,
    output tri id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri id_7,
    input tri0 id_8
);
  initial id_3 <= -1;
  initial
  `define pp_10 0
  assign id_4 = 1'b0 !=? id_2;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_7,
      id_8
  );
endmodule
module module_2 #(
    parameter id_8 = 32'd39,
    parameter id_9 = 32'd76
) (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wand id_6,
    output wor id_7,
    input tri1 _id_8,
    input wire _id_9[1 : id_8],
    input tri id_10
);
  logic [1  -  -1 : id_9] id_12;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  parameter id_13 = {1 - 1 || -1, -1, -1, -1, 1, -1};
endmodule
