module bw_io_dtl_bscl1(intest_oe ,intest_d ,q_dn_pad ,q25_dn_pad ,
     q_up_pad );
output		intest_oe ;
output		intest_d ;
input		q_dn_pad ;
input		q25_dn_pad ;
input		q_up_pad ;
 
wire		 ;
wire		n1 ;
 
 
bw_u1_inv_2x up_inv2x (
     .z               (intest_d ),
     .a               (net016 ) );
bw_u1_nand2_1x nand1 (
     .z               (n1 ),
     .a               (q_up_pad ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ;
wire		 ;
 
 
bw_u1_inv_2x up_inv2x (
     .z               (intest_d ),
     .a               (net016 ) );
bw_u1_nand2_1x nand1 (
     .z               (n1 ),
     .a               (q_up_pad ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ;
 
 
bw_u1_inv_2x  (
     .z               (intest_d ),
     .a               (net016 ) );
bw_u1_nand2_1x nand1 (
     .z               (n1 ),
     .a               (q_up_pad ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 (
     .z               ( ),
     .a               (net016 ) );
bw_u1_nand2_1x nand1 (
     .z               (n1 ),
     .a               (q_up_pad ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ),
     .a               ( ) );
bw_u1_nand2_1x nand1 (
     .z               (n1 ),
     .a               (q_up_pad ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ) );
bw_u1_nand2_1x  (
     .z               (n1 ),
     .a               (q_up_pad ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 (
     .z               ( ),
     .a               (q_up_pad ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ),
     .a               ( ),
     .b               (q25_dn_pad ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ),
     .b               ( ) );
bw_u1_nand2_1x nand2 (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ) );
bw_u1_nand2_1x  (
     .z               (intest_oe ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 (
     .z               ( ),
     .a               (q_dn_pad ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ),
     .a               ( ),
     .b               (n1 ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ),
     .b               ( ) );
bw_u1_inv_1x up_inv1x (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 ) );
bw_u1_inv_1x  (
     .z               (net016 ),
     .a               (q_up_pad ) );
endmodule


 (
     .z               ( ),
     .a               (q_up_pad ) );
endmodule


 ),
     .a               ( ) );
endmodule


 ) );
endmodule


