Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 13 23:48:05 2023
| Host         : DESKTOP-R5C9152 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.750        0.000                      0                 4303        0.073        0.000                      0                 4303        4.500        0.000                       0                  2092  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.750        0.000                      0                 4303        0.073        0.000                      0                 4303        4.500        0.000                       0                  2092  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/h_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 1.927ns (21.453%)  route 7.056ns (78.547%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.851    13.236    automate/res[6]_i_3_n_0
    SLICE_X38Y146        LUT3 (Prop_lut3_I2_O)        0.124    13.360 r  automate/h[3]_i_1/O
                         net (fo=10, routed)          0.848    14.209    automate/h[3]_i_1_n_0
    SLICE_X41Y141        FDRE                                         r  automate/h_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.501    14.923    automate/clk_IBUF_BUFG
    SLICE_X41Y141        FDRE                                         r  automate/h_reg[1]_rep__1/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X41Y141        FDRE (Setup_fdre_C_CE)      -0.205    14.959    automate/h_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.209    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/res_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.922ns (21.945%)  route 6.836ns (78.055%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.948    13.333    automate/res[6]_i_3_n_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.119    13.452 r  automate/res[6]_i_1/O
                         net (fo=7, routed)           0.533    13.985    automate/res[6]_i_1_n_0
    SLICE_X41Y146        FDRE                                         r  automate/res_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.502    14.924    automate/clk_IBUF_BUFG
    SLICE_X41Y146        FDRE                                         r  automate/res_reg[0]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X41Y146        FDRE (Setup_fdre_C_CE)      -0.413    14.752    automate/res_reg[0]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/res_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.922ns (21.945%)  route 6.836ns (78.055%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.948    13.333    automate/res[6]_i_3_n_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.119    13.452 r  automate/res[6]_i_1/O
                         net (fo=7, routed)           0.533    13.985    automate/res[6]_i_1_n_0
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.502    14.924    automate/clk_IBUF_BUFG
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[1]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X40Y146        FDRE (Setup_fdre_C_CE)      -0.413    14.752    automate/res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/res_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.922ns (21.945%)  route 6.836ns (78.055%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.948    13.333    automate/res[6]_i_3_n_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.119    13.452 r  automate/res[6]_i_1/O
                         net (fo=7, routed)           0.533    13.985    automate/res[6]_i_1_n_0
    SLICE_X41Y146        FDRE                                         r  automate/res_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.502    14.924    automate/clk_IBUF_BUFG
    SLICE_X41Y146        FDRE                                         r  automate/res_reg[2]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X41Y146        FDRE (Setup_fdre_C_CE)      -0.413    14.752    automate/res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/res_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.922ns (21.945%)  route 6.836ns (78.055%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.948    13.333    automate/res[6]_i_3_n_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.119    13.452 r  automate/res[6]_i_1/O
                         net (fo=7, routed)           0.533    13.985    automate/res[6]_i_1_n_0
    SLICE_X41Y146        FDRE                                         r  automate/res_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.502    14.924    automate/clk_IBUF_BUFG
    SLICE_X41Y146        FDRE                                         r  automate/res_reg[3]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X41Y146        FDRE (Setup_fdre_C_CE)      -0.413    14.752    automate/res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/res_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.922ns (21.945%)  route 6.836ns (78.055%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.948    13.333    automate/res[6]_i_3_n_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.119    13.452 r  automate/res[6]_i_1/O
                         net (fo=7, routed)           0.533    13.985    automate/res[6]_i_1_n_0
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.502    14.924    automate/clk_IBUF_BUFG
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[4]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X40Y146        FDRE (Setup_fdre_C_CE)      -0.413    14.752    automate/res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/res_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.922ns (21.945%)  route 6.836ns (78.055%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.948    13.333    automate/res[6]_i_3_n_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.119    13.452 r  automate/res[6]_i_1/O
                         net (fo=7, routed)           0.533    13.985    automate/res[6]_i_1_n_0
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.502    14.924    automate/clk_IBUF_BUFG
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[5]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X40Y146        FDRE (Setup_fdre_C_CE)      -0.413    14.752    automate/res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/res_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 1.922ns (21.945%)  route 6.836ns (78.055%))
  Logic Levels:           8  (LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.948    13.333    automate/res[6]_i_3_n_0
    SLICE_X41Y145        LUT5 (Prop_lut5_I3_O)        0.119    13.452 r  automate/res[6]_i_1/O
                         net (fo=7, routed)           0.533    13.985    automate/res[6]_i_1_n_0
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.502    14.924    automate/clk_IBUF_BUFG
    SLICE_X40Y146        FDRE                                         r  automate/res_reg[6]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X40Y146        FDRE (Setup_fdre_C_CE)      -0.413    14.752    automate/res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/h_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 1.927ns (22.269%)  route 6.726ns (77.731%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.851    13.236    automate/res[6]_i_3_n_0
    SLICE_X38Y146        LUT3 (Prop_lut3_I2_O)        0.124    13.360 r  automate/h[3]_i_1/O
                         net (fo=10, routed)          0.519    13.879    automate/h[3]_i_1_n_0
    SLICE_X36Y146        FDRE                                         r  automate/h_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.503    14.925    automate/clk_IBUF_BUFG
    SLICE_X36Y146        FDRE                                         r  automate/h_reg[1]_rep/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X36Y146        FDRE (Setup_fdre_C_CE)      -0.205    14.944    automate/h_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 automate/h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/h_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.653ns  (logic 1.927ns (22.269%)  route 6.726ns (77.731%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.624     5.226    automate/clk_IBUF_BUFG
    SLICE_X38Y147        FDRE                                         r  automate/h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDRE (Prop_fdre_C_Q)         0.478     5.704 r  automate/h_reg[1]/Q
                         net (fo=112, routed)         2.147     7.851    automate/h__0[1]
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.295     8.146 r  automate/res[6]_i_741/O
                         net (fo=1, routed)           0.000     8.146    automate/res[6]_i_741_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238     8.384 r  automate/res_reg[6]_i_469/O
                         net (fo=1, routed)           0.000     8.384    automate/res_reg[6]_i_469_n_0
    SLICE_X32Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.488 r  automate/res_reg[6]_i_196/O
                         net (fo=1, routed)           0.802     9.291    automate/res_reg[6]_i_196_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I5_O)        0.316     9.607 f  automate/res[6]_i_66/O
                         net (fo=1, routed)           0.721    10.328    automate/res[6]_i_66_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.124    10.452 r  automate/res[6]_i_23/O
                         net (fo=1, routed)           0.535    10.987    automate/res[6]_i_23_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.124    11.111 r  automate/res[6]_i_9/O
                         net (fo=1, routed)           1.150    12.261    automate/res[6]_i_9_n_0
    SLICE_X40Y138        LUT6 (Prop_lut6_I2_O)        0.124    12.385 f  automate/res[6]_i_3/O
                         net (fo=27, routed)          0.851    13.236    automate/res[6]_i_3_n_0
    SLICE_X38Y146        LUT3 (Prop_lut3_I2_O)        0.124    13.360 r  automate/h[3]_i_1/O
                         net (fo=10, routed)          0.519    13.879    automate/h[3]_i_1_n_0
    SLICE_X36Y146        FDRE                                         r  automate/h_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        1.503    14.925    automate/clk_IBUF_BUFG
    SLICE_X36Y146        FDRE                                         r  automate/h_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X36Y146        FDRE (Setup_fdre_C_CE)      -0.205    14.944    automate/h_reg[2]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  1.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.394ns (74.250%)  route 0.137ns (25.750%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  local_state_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    local_state_reg[8]_i_1_n_7
    SLICE_X35Y150        FDRE                                         r  local_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y150        FDRE                                         r  local_state_reg[8]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.405ns (74.773%)  route 0.137ns (25.227%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.026 r  local_state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    local_state_reg[8]_i_1_n_5
    SLICE_X35Y150        FDRE                                         r  local_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y150        FDRE                                         r  local_state_reg[10]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.430ns (75.886%)  route 0.137ns (24.114%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.051 r  local_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    local_state_reg[8]_i_1_n_4
    SLICE_X35Y150        FDRE                                         r  local_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y150        FDRE                                         r  local_state_reg[11]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.430ns (75.886%)  route 0.137ns (24.114%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.051 r  local_state_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.051    local_state_reg[8]_i_1_n_6
    SLICE_X35Y150        FDRE                                         r  local_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y150        FDRE                                         r  local_state_reg[9]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.433ns (76.013%)  route 0.137ns (23.987%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  local_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    local_state_reg[8]_i_1_n_0
    SLICE_X35Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.054 r  local_state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.054    local_state_reg[12]_i_1_n_7
    SLICE_X35Y151        FDRE                                         r  local_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y151        FDRE                                         r  local_state_reg[12]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.444ns (76.468%)  route 0.137ns (23.532%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  local_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    local_state_reg[8]_i_1_n_0
    SLICE_X35Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.065 r  local_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.065    local_state_reg[12]_i_1_n_5
    SLICE_X35Y151        FDRE                                         r  local_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y151        FDRE                                         r  local_state_reg[14]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 automate/K_reg[16][16][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            automate/s3_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.250ns (46.428%)  route 0.288ns (53.572%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.550     1.469    automate/clk_IBUF_BUFG
    SLICE_X52Y119        FDRE                                         r  automate/K_reg[16][16][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  automate/K_reg[16][16][4]/Q
                         net (fo=2, routed)           0.288     1.899    automate/K_reg_n_0_[16][16][4]
    SLICE_X46Y121        LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  automate/s3_a[4]_i_3/O
                         net (fo=1, routed)           0.000     1.944    automate/s3_a[4]_i_3_n_0
    SLICE_X46Y121        MUXF7 (Prop_muxf7_I1_O)      0.064     2.008 r  automate/s3_a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.008    automate/s3_a_reg[4]_i_1_n_0
    SLICE_X46Y121        FDRE                                         r  automate/s3_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.819     1.984    automate/clk_IBUF_BUFG
    SLICE_X46Y121        FDRE                                         r  automate/s3_a_reg[4]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X46Y121        FDRE (Hold_fdre_C_D)         0.134     1.867    automate/s3_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 automate/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.408%)  route 0.117ns (38.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.645     1.565    automate/clk_IBUF_BUFG
    SLICE_X41Y152        FDRE                                         r  automate/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y152        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  automate/out_reg[7]/Q
                         net (fo=1, routed)           0.117     1.823    automate/result[7]
    SLICE_X42Y152        LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  automate/NUMBER[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    automate_n_1
    SLICE_X42Y152        FDRE                                         r  NUMBER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.920     2.085    clk_IBUF_BUFG
    SLICE_X42Y152        FDRE                                         r  NUMBER_reg[0]/C
                         clock pessimism             -0.483     1.602    
    SLICE_X42Y152        FDRE (Hold_fdre_C_D)         0.120     1.722    NUMBER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.469ns (77.439%)  route 0.137ns (22.561%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  local_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    local_state_reg[8]_i_1_n_0
    SLICE_X35Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.090 r  local_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.090    local_state_reg[12]_i_1_n_6
    SLICE_X35Y151        FDRE                                         r  local_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y151        FDRE                                         r  local_state_reg[13]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 local_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            local_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.469ns (77.439%)  route 0.137ns (22.561%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X35Y148        FDRE                                         r  local_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  local_state_reg[2]/Q
                         net (fo=60, routed)          0.136     1.761    local_state_reg[2]
    SLICE_X35Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.921 r  local_state_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.921    local_state_reg[0]_i_2_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  local_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    local_state_reg[4]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.000 r  local_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.000    local_state_reg[8]_i_1_n_0
    SLICE_X35Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.090 r  local_state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.090    local_state_reg[12]_i_1_n_4
    SLICE_X35Y151        FDRE                                         r  local_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2091, routed)        0.922     2.087    clk_IBUF_BUFG
    SLICE_X35Y151        FDRE                                         r  local_state_reg[15]/C
                         clock pessimism             -0.250     1.837    
    SLICE_X35Y151        FDRE (Hold_fdre_C_D)         0.105     1.942    local_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y152   NUMBER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y152   NUMBER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y152   NUMBER_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y154   NUMBER_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y152   NUMBER_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y153   NUMBER_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y155   NUMBER_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y153   NUMBER_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y154   NUMBER_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y152   NUMBER_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y152   NUMBER_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y154   NUMBER_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y154   NUMBER_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y152   NUMBER_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y152   NUMBER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y154   NUMBER_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y154   NUMBER_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y152   NUMBER_reg[20]/C



