Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Fri Dec  6 14:42:53 2024
| Host             : ECEUBUNTU2 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command          : report_power -file fpga-post-par-power.torus_credit.32.txt
| Design           : torus_credit
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------------------------+
| Total On-Chip Power (W)  | 2.644                   |
| Design Power Budget (W)  | Unspecified*            |
| Power Budget Margin (W)  | NA                      |
| Dynamic (W)              | 2.480                   |
| Device Static (W)        | 0.164                   |
| Effective TJA (C/W)      | 11.5                    |
| Max Ambient (C)          | 54.5                    |
| Junction Temperature (C) | 55.5                    |
| Confidence Level         | Medium                  |
| Setting File             | ---                     |
| Simulation Activity File | torus_credit_D_W32.saif |
| Design Nets Matched      | 1%   (92/9759)          |
+--------------------------+-------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.044 |        3 |       --- |             --- |
| Slice Logic              |     0.558 |     9806 |       --- |             --- |
|   LUT as Logic           |     0.491 |     3735 |     53200 |            7.02 |
|   Register               |     0.061 |     2810 |    106400 |            2.64 |
|   LUT as Distributed RAM |     0.007 |     1152 |     17400 |            6.62 |
|   CARRY4                 |    <0.001 |       32 |     13300 |            0.24 |
|   Others                 |     0.000 |      161 |       --- |             --- |
| Signals                  |     1.878 |     7548 |       --- |             --- |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     2.644 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.503 |       2.480 |      0.023 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.044 |       0.000 |      0.044 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             6.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| torus_credit                  |     2.480 |
|   ys[0].xs[0].client_xy       |     0.010 |
|     regulator                 |     0.004 |
|   ys[0].xs[0].torus_switch_xy |     1.983 |
|     east_conn_tx              |     0.007 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.005 |
|   ys[0].xs[1].client_xy       |     0.027 |
|     regulator                 |     0.020 |
|   ys[0].xs[1].torus_switch_xy |     0.016 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[0].xs[2].client_xy       |     0.031 |
|     regulator                 |     0.023 |
|   ys[0].xs[2].torus_switch_xy |     0.015 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.007 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[0].xs[3].client_xy       |     0.012 |
|   ys[0].xs[3].torus_switch_xy |     0.015 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.009 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.002 |
|       gen_vc_logic[2].vc_fifo |     0.005 |
|   ys[1].xs[0].client_xy       |     0.033 |
|     regulator                 |     0.025 |
|   ys[1].xs[0].torus_switch_xy |     0.014 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.007 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[1].xs[1].client_xy       |     0.005 |
|   ys[1].xs[1].torus_switch_xy |     0.011 |
|     east_conn_tx              |     0.001 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.005 |
|   ys[1].xs[2].client_xy       |     0.035 |
|     regulator                 |     0.027 |
|   ys[1].xs[2].torus_switch_xy |     0.015 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.007 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[1].xs[3].client_xy       |     0.004 |
|   ys[1].xs[3].torus_switch_xy |     0.011 |
|     east_conn_tx              |     0.001 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.005 |
|   ys[2].xs[0].client_xy       |     0.031 |
|     regulator                 |     0.022 |
|   ys[2].xs[0].torus_switch_xy |     0.016 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[2].xs[1].client_xy       |     0.006 |
|   ys[2].xs[1].torus_switch_xy |     0.012 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.005 |
|   ys[2].xs[2].client_xy       |     0.035 |
|     regulator                 |     0.025 |
|   ys[2].xs[2].torus_switch_xy |     0.015 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.007 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[2].xs[3].client_xy       |     0.005 |
|   ys[2].xs[3].torus_switch_xy |     0.012 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.002 |
|       gen_vc_logic[2].vc_fifo |     0.005 |
|   ys[3].xs[0].client_xy       |     0.024 |
|     regulator                 |     0.017 |
|   ys[3].xs[0].torus_switch_xy |     0.013 |
|     east_conn_tx              |     0.001 |
|     west_conn_rx              |     0.007 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[3].xs[1].client_xy       |     0.027 |
|     regulator                 |     0.020 |
|   ys[3].xs[1].torus_switch_xy |     0.014 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.007 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.004 |
|   ys[3].xs[2].client_xy       |     0.005 |
|   ys[3].xs[2].torus_switch_xy |     0.013 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.009 |
|       gen_vc_logic[0].vc_fifo |     0.004 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.003 |
|   ys[3].xs[3].client_xy       |     0.003 |
|   ys[3].xs[3].torus_switch_xy |     0.012 |
|     east_conn_tx              |     0.002 |
|     west_conn_rx              |     0.008 |
|       gen_vc_logic[0].vc_fifo |     0.001 |
|       gen_vc_logic[1].vc_fifo |     0.001 |
|       gen_vc_logic[2].vc_fifo |     0.005 |
+-------------------------------+-----------+


