{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720797349218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720797349219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 23:15:49 2024 " "Processing started: Fri Jul 12 23:15:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720797349219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797349219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov7670 -c ov7670 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov7670 -c ov7670" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797349219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720797349838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720797349838 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "sdram_interface.qsys " "Elaborating Platform Designer system entity \"sdram_interface.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797358323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:01 Progress: Loading ov7670-xclk/sdram_interface.qsys " "2024.07.12.23:16:01 Progress: Loading ov7670-xclk/sdram_interface.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797361807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:02 Progress: Reading input file " "2024.07.12.23:16:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797362507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:02 Progress: Adding clk_0 \[clock_source 20.1\] " "2024.07.12.23:16:02 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797362549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:03 Progress: Parameterizing module clk_0 " "2024.07.12.23:16:03 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797363083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:03 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\] " "2024.07.12.23:16:03 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797363085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:03 Progress: Parameterizing module new_sdram_controller_0 " "2024.07.12.23:16:03 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797363241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:03 Progress: Building connections " "2024.07.12.23:16:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797363243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:03 Progress: Parameterizing connections " "2024.07.12.23:16:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797363277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:03 Progress: Validating " "2024.07.12.23:16:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797363278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.07.12.23:16:03 Progress: Done reading input file " "2024.07.12.23:16:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797363650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Sdram_interface.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797364252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface: Generating sdram_interface \"sdram_interface\" for QUARTUS_SYNTH " "Sdram_interface: Generating sdram_interface \"sdram_interface\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797364841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'sdram_interface_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'sdram_interface_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797365983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec E:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_new_sdram_controller_0 --dir=C:/Users/w2016/AppData/Local/Temp/alt9916_3604453583267384700.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=E:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/w2016/AppData/Local/Temp/alt9916_3604453583267384700.dir/0002_new_sdram_controller_0_gen//sdram_interface_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec E:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- E:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_new_sdram_controller_0 --dir=C:/Users/w2016/AppData/Local/Temp/alt9916_3604453583267384700.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=E:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/w2016/AppData/Local/Temp/alt9916_3604453583267384700.dir/0002_new_sdram_controller_0_gen//sdram_interface_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797365984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'sdram_interface_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'sdram_interface_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797366357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"sdram_interface\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"sdram_interface\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797366377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"sdram_interface\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"sdram_interface\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797366383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_interface: Done \"sdram_interface\" with 3 modules, 5 files " "Sdram_interface: Done \"sdram_interface\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797366386 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "sdram_interface.qsys " "Finished elaborating Platform Designer system entity \"sdram_interface.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcdascii.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcdascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcdascii " "Found entity 1: bin2bcdascii" {  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_config.v 1 1 " "Found 1 design units, including 1 entities, in source file cmos_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_config " "Found entity 1: cmos_config" {  } { { "cmos_config.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/cmos_config.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367151 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 sensor_filter_mid.v(185) " "Verilog HDL Expression warning at sensor_filter_mid.v(185): truncated literal to match 3 bits" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 185 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720797367153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_filter_mid.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_filter_mid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_filter_mid " "Found entity 1: sensor_filter_mid" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_target_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_target_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_target_lut " "Found entity 1: servo_target_lut" {  } { { "servo_target_lut.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_target_lut.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_lut " "Found entity 1: servo_lut" {  } { { "servo_lut.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_lut.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller_write.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_controller_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CONTROLLER_WRITE " "Found entity 1: UART_CONTROLLER_WRITE" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller_s.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_controller_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CONTROLLER_S " "Found entity 1: UART_CONTROLLER_S" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller_read.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_controller_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_CONTROLLER_READ " "Found entity 1: UART_CONTROLLER_READ" {  } { { "UART_CONTROLLER_read.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_read.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mover_new.v 1 1 " "Found 1 design units, including 1 entities, in source file mover_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_mover " "Found entity 1: full_mover" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_rom " "Found entity 1: i2c_rom" {  } { { "i2c_rom.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shape_finder.v 1 1 " "Found 1 design units, including 1 entities, in source file shape_finder.v" { { "Info" "ISGN_ENTITY_NAME" "1 shape_finder " "Found entity 1: shape_finder" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_mux " "Found entity 1: debug_mux" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_watcher.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_watcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_watcher " "Found entity 1: uart_watcher" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367179 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sensor_filter.v " "Can't analyze file -- file sensor_filter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720797367181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "capture.v(119) " "Verilog HDL information at capture.v(119): always construct contains both blocking and non-blocking assignments" {  } { { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720797367183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture.v 1 1 " "Found 1 design units, including 1 entities, in source file capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture " "Found entity 1: capture" {  } { { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/I2C_AV_Config.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file servo_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 servo_controller " "Found entity 1: servo_controller" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_design.v 1 1 " "Found 1 design units, including 1 entities, in source file top_design.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_design " "Found entity 1: top_design" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "wrfifo.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/wrfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/sdram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/sdram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "db/ip/sdram_interface/sdram_interface.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/sdram_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_interface_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367248 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_interface_new_sdram_controller_0 " "Found entity 2: sdram_interface_new_sdram_controller_0" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100m capture.v(49) " "Verilog HDL Implicit Net warning at capture.v(49): created implicit net for \"clk_100m\"" {  } { { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1720797367248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100m_s capture.v(50) " "Verilog HDL Implicit Net warning at capture.v(50): created implicit net for \"clk_100m_s\"" {  } { { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1720797367248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "filter_read_req_out top_design.v(286) " "Verilog HDL Implicit Net warning at top_design.v(286): created implicit net for \"filter_read_req_out\"" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1720797367248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wfifo_rdreq sdram_controller.v(90) " "Verilog HDL Implicit Net warning at sdram_controller.v(90): created implicit net for \"wfifo_rdreq\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1720797367248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wfifo_wrreq sdram_controller.v(92) " "Verilog HDL Implicit Net warning at sdram_controller.v(92): created implicit net for \"wfifo_wrreq\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1720797367249 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wfifo_empty sdram_controller.v(183) " "Verilog HDL Implicit Net warning at sdram_controller.v(183): created implicit net for \"wfifo_empty\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1720797367249 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wfifo_full sdram_controller.v(184) " "Verilog HDL Implicit Net warning at sdram_controller.v(184): created implicit net for \"wfifo_full\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1720797367249 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sdram_interface_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1720797367282 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sdram_interface_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1720797367282 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sdram_interface_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1720797367282 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_interface_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sdram_interface_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1720797367283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_design " "Elaborating entity \"top_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720797367460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_design.v(102) " "Verilog HDL assignment warning at top_design.v(102): truncated value with size 32 to match size of target (1)" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797367462 "|top_design"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1 top_design.v(46) " "Output port \"led1\" at top_design.v(46) has no driver" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720797367462 "|top_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:pll0_inst " "Elaborating entity \"pll0\" for hierarchy \"pll0:pll0_inst\"" {  } { { "top_design.v" "pll0_inst" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:pll0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:pll0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:pll0_inst\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll0.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:pll0_inst\|altpll:altpll_component " "Instantiated megafunction \"pll0:pll0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 12 " "Parameter \"clk2_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367513 ""}  } { { "pll0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll0.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797367513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll1 " "Found entity 1: pll0_altpll1" {  } { { "db/pll0_altpll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll0_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll1 pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated " "Elaborating entity \"pll0_altpll1\" for hierarchy \"pll0:pll0_inst\|altpll:altpll_component\|pll0_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:I2C_AV_Config_0 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:I2C_AV_Config_0\"" {  } { { "top_design.v" "I2C_AV_Config_0" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_config I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg " "Elaborating entity \"cmos_config\" for hierarchy \"I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\"" {  } { { "I2C_AV_Config.v" "u_cfg" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/I2C_AV_Config.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 cmos_config.v(118) " "Verilog HDL assignment warning at cmos_config.v(118): truncated value with size 32 to match size of target (20)" {  } { { "cmos_config.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/cmos_config.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797367571 "|top_design|I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cmos_config.v(133) " "Verilog HDL assignment warning at cmos_config.v(133): truncated value with size 32 to match size of target (2)" {  } { { "cmos_config.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/cmos_config.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797367571 "|top_design|I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_rom I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst " "Elaborating entity \"i2c_rom\" for hierarchy \"I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\"" {  } { { "cmos_config.v" "i2c_rom_inst" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/cmos_config.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "i2c_rom.v" "altsyncram_component" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "i2c_rom.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file i2c_data.hex " "Parameter \"init_file\" = \"i2c_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367628 ""}  } { { "i2c_rom.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797367628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad91 " "Found entity 1: altsyncram_ad91" {  } { { "db/altsyncram_ad91.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/altsyncram_ad91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad91 I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component\|altsyncram_ad91:auto_generated " "Elaborating entity \"altsyncram_ad91\" for hierarchy \"I2C_AV_Config:I2C_AV_Config_0\|cmos_config:u_cfg\|i2c_rom:i2c_rom_inst\|altsyncram:altsyncram_component\|altsyncram_ad91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master I2C_AV_Config:I2C_AV_Config_0\|i2c_master:u_i2c " "Elaborating entity \"i2c_master\" for hierarchy \"I2C_AV_Config:I2C_AV_Config_0\|i2c_master:u_i2c\"" {  } { { "I2C_AV_Config.v" "u_i2c" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/I2C_AV_Config.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_master.v(176) " "Verilog HDL assignment warning at i2c_master.v(176): truncated value with size 32 to match size of target (9)" {  } { { "i2c_master.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_master.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797367693 "|top_design|I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_master.v(190) " "Verilog HDL assignment warning at i2c_master.v(190): truncated value with size 32 to match size of target (4)" {  } { { "i2c_master.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_master.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797367693 "|top_design|I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture capture:capture_ins " "Elaborating entity \"capture\" for hierarchy \"capture:capture_ins\"" {  } { { "top_design.v" "capture_ins" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 capture.v(132) " "Verilog HDL assignment warning at capture.v(132): truncated value with size 32 to match size of target (9)" {  } { { "capture.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797367694 "|top_design|capture:capture_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 capture:capture_ins\|pll1:u_pll1 " "Elaborating entity \"pll1\" for hierarchy \"capture:capture_ins\|pll1:u_pll1\"" {  } { { "capture.v" "u_pll1" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll1.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll1.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component " "Instantiated megafunction \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 6000 " "Parameter \"clk1_phase_shift\" = \"6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 4000 " "Parameter \"clk2_phase_shift\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797367712 ""}  } { { "pll1.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/pll1.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797367712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/pll1_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797367765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797367765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"capture:capture_ins\|pll1:u_pll1\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller capture:capture_ins\|sdram_controller:u_meme_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\"" {  } { { "capture.v" "u_meme_controller" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/capture.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst " "Elaborating entity \"wrfifo\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\"" {  } { { "sdram_controller.v" "wrfifo_inst" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797367776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "wrfifo.v" "dcfifo_mixed_widths_component" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/wrfifo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "wrfifo.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/wrfifo.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 4 " "Parameter \"lpm_widthu_r\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368043 ""}  } { { "wrfifo.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/wrfifo.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797368043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_2rk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_2rk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_2rk1 " "Found entity 1: dcfifo_2rk1" {  } { { "db/dcfifo_2rk1.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_2rk1 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated " "Elaborating entity \"dcfifo_2rk1\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_qgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_qgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_qgb " "Found entity 1: a_gray2bin_qgb" {  } { { "db/a_gray2bin_qgb.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/a_gray2bin_qgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_qgb capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|a_gray2bin_qgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_qgb\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|a_gray2bin_qgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_2rk1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p57 " "Found entity 1: a_graycounter_p57" {  } { { "db/a_graycounter_p57.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/a_graycounter_p57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p57 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|a_graycounter_p57:rdptr_g1p " "Elaborating entity \"a_graycounter_p57\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|a_graycounter_p57:rdptr_g1p\"" {  } { { "db/dcfifo_2rk1.tdf" "rdptr_g1p" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kjc " "Found entity 1: a_graycounter_kjc" {  } { { "db/a_graycounter_kjc.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/a_graycounter_kjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kjc capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|a_graycounter_kjc:wrptr_g1p " "Elaborating entity \"a_graycounter_kjc\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|a_graycounter_kjc:wrptr_g1p\"" {  } { { "db/dcfifo_2rk1.tdf" "wrptr_g1p" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ta11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ta11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ta11 " "Found entity 1: altsyncram_ta11" {  } { { "db/altsyncram_ta11.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/altsyncram_ta11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ta11 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|altsyncram_ta11:fifo_ram " "Elaborating entity \"altsyncram_ta11\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|altsyncram_ta11:fifo_ram\"" {  } { { "db/dcfifo_2rk1.tdf" "fifo_ram" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_2rk1.tdf" "rs_dgwp" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe12 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe12" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|dffpipe_cd9:ws_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|dffpipe_cd9:ws_brp\"" {  } { { "db/dcfifo_2rk1.tdf" "ws_brp" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|dffpipe_ed9:ws_bwp " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|dffpipe_ed9:ws_bwp\"" {  } { { "db/dcfifo_2rk1.tdf" "ws_bwp" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\"" {  } { { "db/dcfifo_2rk1.tdf" "ws_dgrp" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_hd9:dffpipe17 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_hd9:dffpipe17\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe17" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/cmpr_966.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_966\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_2rk1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_866.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_866 " "Found entity 1: cmpr_866" {  } { { "db/cmpr_866.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/cmpr_866.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_866 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_866\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_2rk1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_2rk1.tdf" "cntr_b" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|wrfifo:wrfifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_2rk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_2rk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface " "Elaborating entity \"sdram_interface\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\"" {  } { { "sdram_controller.v" "u_interface" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface_new_sdram_controller_0 capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sdram_interface_new_sdram_controller_0\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/sdram_interface/sdram_interface.v" "new_sdram_controller_0" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/sdram_interface.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface_new_sdram_controller_0_input_efifo_module capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_new_sdram_controller_0:new_sdram_controller_0\|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sdram_interface_new_sdram_controller_0_input_efifo_module\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|sdram_interface_new_sdram_controller_0:new_sdram_controller_0\|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "the_sdram_interface_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/sdram_interface/sdram_interface.v" "rst_controller" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/sdram_interface.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"capture:capture_ins\|sdram_controller:u_meme_controller\|sdram_interface:u_interface\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/sdram_interface/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_mux debug_mux:debug_mux_ins " "Elaborating entity \"debug_mux\" for hierarchy \"debug_mux:debug_mux_ins\"" {  } { { "top_design.v" "debug_mux_ins" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368694 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug_mux.v(76) " "Verilog HDL Case Statement information at debug_mux.v(76): all case item expressions in this case statement are onehot" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720797368697 "|top_design|debug_mux:debug_mux_ins"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_watcher_din debug_mux.v(113) " "Verilog HDL Always Construct warning at debug_mux.v(113): inferring latch(es) for variable \"uart_watcher_din\", which holds its previous value in one or more paths through the always construct" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720797368697 "|top_design|debug_mux:debug_mux_ins"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sensor_filter_din debug_mux.v(113) " "Verilog HDL Always Construct warning at debug_mux.v(113): inferring latch(es) for variable \"sensor_filter_din\", which holds its previous value in one or more paths through the always construct" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[0\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[0\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[1\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[1\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[2\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[2\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[3\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[3\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[4\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[4\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[5\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[5\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[6\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[6\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[7\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[7\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[8\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[8\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368698 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[9\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[9\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[10\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[10\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[11\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[11\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[12\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[12\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[13\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[13\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[14\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[14\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_filter_din\[15\] debug_mux.v(113) " "Inferred latch for \"sensor_filter_din\[15\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[0\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[0\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[1\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[1\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[2\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[2\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[3\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[3\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[4\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[4\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368699 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[5\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[5\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[6\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[6\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[7\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[7\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[8\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[8\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[9\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[9\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[10\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[10\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[11\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[11\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[12\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[12\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[13\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[13\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[14\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[14\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_watcher_din\[15\] debug_mux.v(113) " "Inferred latch for \"uart_watcher_din\[15\]\" at debug_mux.v(113)" {  } { { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368700 "|top_design|debug_mux:debug_mux_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_watcher uart_watcher:uart_watcher_ins " "Elaborating entity \"uart_watcher\" for hierarchy \"uart_watcher:uart_watcher_ins\"" {  } { { "top_design.v" "uart_watcher_ins" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368702 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_data_image uart_watcher.v(19) " "Verilog HDL Always Construct warning at uart_watcher.v(19): inferring latch(es) for variable \"uart_data_image\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720797368705 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(85) " "Verilog HDL assignment warning at uart_watcher.v(85): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368705 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(89) " "Verilog HDL assignment warning at uart_watcher.v(89): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368705 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(94) " "Verilog HDL assignment warning at uart_watcher.v(94): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368705 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(98) " "Verilog HDL assignment warning at uart_watcher.v(98): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(103) " "Verilog HDL assignment warning at uart_watcher.v(103): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(108) " "Verilog HDL assignment warning at uart_watcher.v(108): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(113) " "Verilog HDL assignment warning at uart_watcher.v(113): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(117) " "Verilog HDL assignment warning at uart_watcher.v(117): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(122) " "Verilog HDL assignment warning at uart_watcher.v(122): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(126) " "Verilog HDL assignment warning at uart_watcher.v(126): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(131) " "Verilog HDL assignment warning at uart_watcher.v(131): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(135) " "Verilog HDL assignment warning at uart_watcher.v(135): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(140) " "Verilog HDL assignment warning at uart_watcher.v(140): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(144) " "Verilog HDL assignment warning at uart_watcher.v(144): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(150) " "Verilog HDL assignment warning at uart_watcher.v(150): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(154) " "Verilog HDL assignment warning at uart_watcher.v(154): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(159) " "Verilog HDL assignment warning at uart_watcher.v(159): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(163) " "Verilog HDL assignment warning at uart_watcher.v(163): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(168) " "Verilog HDL assignment warning at uart_watcher.v(168): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(172) " "Verilog HDL assignment warning at uart_watcher.v(172): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368706 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(177) " "Verilog HDL assignment warning at uart_watcher.v(177): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(181) " "Verilog HDL assignment warning at uart_watcher.v(181): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(186) " "Verilog HDL assignment warning at uart_watcher.v(186): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(190) " "Verilog HDL assignment warning at uart_watcher.v(190): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(195) " "Verilog HDL assignment warning at uart_watcher.v(195): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(199) " "Verilog HDL assignment warning at uart_watcher.v(199): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(204) " "Verilog HDL assignment warning at uart_watcher.v(204): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(208) " "Verilog HDL assignment warning at uart_watcher.v(208): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(213) " "Verilog HDL assignment warning at uart_watcher.v(213): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(217) " "Verilog HDL assignment warning at uart_watcher.v(217): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(222) " "Verilog HDL assignment warning at uart_watcher.v(222): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(226) " "Verilog HDL assignment warning at uart_watcher.v(226): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(231) " "Verilog HDL assignment warning at uart_watcher.v(231): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(235) " "Verilog HDL assignment warning at uart_watcher.v(235): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(240) " "Verilog HDL assignment warning at uart_watcher.v(240): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(244) " "Verilog HDL assignment warning at uart_watcher.v(244): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(249) " "Verilog HDL assignment warning at uart_watcher.v(249): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(253) " "Verilog HDL assignment warning at uart_watcher.v(253): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(258) " "Verilog HDL assignment warning at uart_watcher.v(258): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(262) " "Verilog HDL assignment warning at uart_watcher.v(262): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(267) " "Verilog HDL assignment warning at uart_watcher.v(267): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(271) " "Verilog HDL assignment warning at uart_watcher.v(271): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368707 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(276) " "Verilog HDL assignment warning at uart_watcher.v(276): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(280) " "Verilog HDL assignment warning at uart_watcher.v(280): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(285) " "Verilog HDL assignment warning at uart_watcher.v(285): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(289) " "Verilog HDL assignment warning at uart_watcher.v(289): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(294) " "Verilog HDL assignment warning at uart_watcher.v(294): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(299) " "Verilog HDL assignment warning at uart_watcher.v(299): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(304) " "Verilog HDL assignment warning at uart_watcher.v(304): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(308) " "Verilog HDL assignment warning at uart_watcher.v(308): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(313) " "Verilog HDL assignment warning at uart_watcher.v(313): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(317) " "Verilog HDL assignment warning at uart_watcher.v(317): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_watcher.v(325) " "Verilog HDL assignment warning at uart_watcher.v(325): truncated value with size 32 to match size of target (4)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_watcher.v(329) " "Verilog HDL assignment warning at uart_watcher.v(329): truncated value with size 32 to match size of target (4)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_watcher.v(336) " "Verilog HDL assignment warning at uart_watcher.v(336): truncated value with size 32 to match size of target (4)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_watcher.v(340) " "Verilog HDL assignment warning at uart_watcher.v(340): truncated value with size 32 to match size of target (4)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_watcher.v(345) " "Verilog HDL assignment warning at uart_watcher.v(345): truncated value with size 32 to match size of target (4)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 uart_watcher.v(349) " "Verilog HDL assignment warning at uart_watcher.v(349): truncated value with size 32 to match size of target (17)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368708 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(356) " "Verilog HDL assignment warning at uart_watcher.v(356): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(362) " "Verilog HDL assignment warning at uart_watcher.v(362): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_watcher.v(366) " "Verilog HDL assignment warning at uart_watcher.v(366): truncated value with size 32 to match size of target (8)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[0\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[0\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[1\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[1\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[2\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[2\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[3\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[3\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[4\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[4\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[5\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[5\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[6\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[6\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[7\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[7\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[8\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[8\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368709 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[9\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[9\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368710 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[10\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[10\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368710 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[11\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[11\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368710 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[12\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[12\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368710 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[13\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[13\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368710 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[14\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[14\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368710 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_data_image\[15\] uart_watcher.v(19) " "Inferred latch for \"uart_data_image\[15\]\" at uart_watcher.v(19)" {  } { { "uart_watcher.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368710 "|top_design|uart_watcher:uart_watcher_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CONTROLLER_WRITE uart_watcher:uart_watcher_ins\|UART_CONTROLLER_WRITE:uart_011 " "Elaborating entity \"UART_CONTROLLER_WRITE\" for hierarchy \"uart_watcher:uart_watcher_ins\|UART_CONTROLLER_WRITE:uart_011\"" {  } { { "uart_watcher.v" "uart_011" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/uart_watcher.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART_CONTROLLER_write.v(59) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(59): truncated value with size 32 to match size of target (9)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368712 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(127) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(127): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(132) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(132): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(137) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(137): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(142) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(142): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(147) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(147): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(152) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(152): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(157) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(157): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(162) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(162): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(167) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(167): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_write.v(172) " "Verilog HDL assignment warning at UART_CONTROLLER_write.v(172): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368713 "|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_filter_mid sensor_filter_mid:sensor_filter " "Elaborating entity \"sensor_filter_mid\" for hierarchy \"sensor_filter_mid:sensor_filter\"" {  } { { "top_design.v" "sensor_filter" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sensor_filter_mid.v(147) " "Verilog HDL assignment warning at sensor_filter_mid.v(147): truncated value with size 32 to match size of target (3)" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368719 "|top_design|sensor_filter_mid:sensor_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sensor_filter_mid.v(153) " "Verilog HDL assignment warning at sensor_filter_mid.v(153): truncated value with size 32 to match size of target (3)" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368719 "|top_design|sensor_filter_mid:sensor_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sensor_filter_mid.v(159) " "Verilog HDL assignment warning at sensor_filter_mid.v(159): truncated value with size 32 to match size of target (3)" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368719 "|top_design|sensor_filter_mid:sensor_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sensor_filter_mid.v(166) " "Verilog HDL assignment warning at sensor_filter_mid.v(166): truncated value with size 32 to match size of target (3)" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368719 "|top_design|sensor_filter_mid:sensor_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sensor_filter_mid.v(178) " "Verilog HDL assignment warning at sensor_filter_mid.v(178): truncated value with size 32 to match size of target (3)" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368719 "|top_design|sensor_filter_mid:sensor_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sensor_filter_mid.v(183) " "Verilog HDL assignment warning at sensor_filter_mid.v(183): truncated value with size 32 to match size of target (3)" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368719 "|top_design|sensor_filter_mid:sensor_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shape_finder shape_finder:shape_finder_ins " "Elaborating entity \"shape_finder\" for hierarchy \"shape_finder:shape_finder_ins\"" {  } { { "top_design.v" "shape_finder_ins" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(318) " "Verilog HDL assignment warning at shape_finder.v(318): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368764 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(329) " "Verilog HDL assignment warning at shape_finder.v(329): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368764 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(436) " "Verilog HDL assignment warning at shape_finder.v(436): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368764 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(453) " "Verilog HDL assignment warning at shape_finder.v(453): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368764 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(470) " "Verilog HDL assignment warning at shape_finder.v(470): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368764 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(487) " "Verilog HDL assignment warning at shape_finder.v(487): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368764 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(504) " "Verilog HDL assignment warning at shape_finder.v(504): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368764 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shape_finder.v(521) " "Verilog HDL assignment warning at shape_finder.v(521): truncated value with size 9 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(570) " "Verilog HDL assignment warning at shape_finder.v(570): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(574) " "Verilog HDL assignment warning at shape_finder.v(574): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(579) " "Verilog HDL assignment warning at shape_finder.v(579): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(583) " "Verilog HDL assignment warning at shape_finder.v(583): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(595) " "Verilog HDL assignment warning at shape_finder.v(595): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(602) " "Verilog HDL assignment warning at shape_finder.v(602): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(606) " "Verilog HDL assignment warning at shape_finder.v(606): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(612) " "Verilog HDL assignment warning at shape_finder.v(612): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(616) " "Verilog HDL assignment warning at shape_finder.v(616): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368765 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(628) " "Verilog HDL assignment warning at shape_finder.v(628): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(635) " "Verilog HDL assignment warning at shape_finder.v(635): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(639) " "Verilog HDL assignment warning at shape_finder.v(639): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(645) " "Verilog HDL assignment warning at shape_finder.v(645): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(649) " "Verilog HDL assignment warning at shape_finder.v(649): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(662) " "Verilog HDL assignment warning at shape_finder.v(662): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(669) " "Verilog HDL assignment warning at shape_finder.v(669): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(673) " "Verilog HDL assignment warning at shape_finder.v(673): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(679) " "Verilog HDL assignment warning at shape_finder.v(679): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(683) " "Verilog HDL assignment warning at shape_finder.v(683): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(696) " "Verilog HDL assignment warning at shape_finder.v(696): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(703) " "Verilog HDL assignment warning at shape_finder.v(703): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(707) " "Verilog HDL assignment warning at shape_finder.v(707): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(713) " "Verilog HDL assignment warning at shape_finder.v(713): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368767 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(717) " "Verilog HDL assignment warning at shape_finder.v(717): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(730) " "Verilog HDL assignment warning at shape_finder.v(730): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(737) " "Verilog HDL assignment warning at shape_finder.v(737): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(741) " "Verilog HDL assignment warning at shape_finder.v(741): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(747) " "Verilog HDL assignment warning at shape_finder.v(747): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(751) " "Verilog HDL assignment warning at shape_finder.v(751): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(764) " "Verilog HDL assignment warning at shape_finder.v(764): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(771) " "Verilog HDL assignment warning at shape_finder.v(771): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(775) " "Verilog HDL assignment warning at shape_finder.v(775): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(781) " "Verilog HDL assignment warning at shape_finder.v(781): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(785) " "Verilog HDL assignment warning at shape_finder.v(785): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(798) " "Verilog HDL assignment warning at shape_finder.v(798): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368768 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(805) " "Verilog HDL assignment warning at shape_finder.v(805): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(809) " "Verilog HDL assignment warning at shape_finder.v(809): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(815) " "Verilog HDL assignment warning at shape_finder.v(815): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shape_finder.v(819) " "Verilog HDL assignment warning at shape_finder.v(819): truncated value with size 10 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shape_finder.v(832) " "Verilog HDL assignment warning at shape_finder.v(832): truncated value with size 32 to match size of target (11)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(938) " "Verilog HDL assignment warning at shape_finder.v(938): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(939) " "Verilog HDL assignment warning at shape_finder.v(939): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(958) " "Verilog HDL assignment warning at shape_finder.v(958): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(959) " "Verilog HDL assignment warning at shape_finder.v(959): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(977) " "Verilog HDL assignment warning at shape_finder.v(977): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368769 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(978) " "Verilog HDL assignment warning at shape_finder.v(978): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(997) " "Verilog HDL assignment warning at shape_finder.v(997): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(998) " "Verilog HDL assignment warning at shape_finder.v(998): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1016) " "Verilog HDL assignment warning at shape_finder.v(1016): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1017) " "Verilog HDL assignment warning at shape_finder.v(1017): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1035) " "Verilog HDL assignment warning at shape_finder.v(1035): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1036) " "Verilog HDL assignment warning at shape_finder.v(1036): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1054) " "Verilog HDL assignment warning at shape_finder.v(1054): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1055) " "Verilog HDL assignment warning at shape_finder.v(1055): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1073) " "Verilog HDL assignment warning at shape_finder.v(1073): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1074) " "Verilog HDL assignment warning at shape_finder.v(1074): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368770 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1120) " "Verilog HDL assignment warning at shape_finder.v(1120): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1121) " "Verilog HDL assignment warning at shape_finder.v(1121): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1129) " "Verilog HDL assignment warning at shape_finder.v(1129): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1130) " "Verilog HDL assignment warning at shape_finder.v(1130): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1138) " "Verilog HDL assignment warning at shape_finder.v(1138): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1139) " "Verilog HDL assignment warning at shape_finder.v(1139): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1147) " "Verilog HDL assignment warning at shape_finder.v(1147): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1148) " "Verilog HDL assignment warning at shape_finder.v(1148): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1156) " "Verilog HDL assignment warning at shape_finder.v(1156): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1157) " "Verilog HDL assignment warning at shape_finder.v(1157): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1165) " "Verilog HDL assignment warning at shape_finder.v(1165): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368771 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1166) " "Verilog HDL assignment warning at shape_finder.v(1166): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1174) " "Verilog HDL assignment warning at shape_finder.v(1174): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1175) " "Verilog HDL assignment warning at shape_finder.v(1175): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1183) " "Verilog HDL assignment warning at shape_finder.v(1183): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1184) " "Verilog HDL assignment warning at shape_finder.v(1184): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1209) " "Verilog HDL assignment warning at shape_finder.v(1209): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1210) " "Verilog HDL assignment warning at shape_finder.v(1210): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1217) " "Verilog HDL assignment warning at shape_finder.v(1217): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1218) " "Verilog HDL assignment warning at shape_finder.v(1218): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368772 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1225) " "Verilog HDL assignment warning at shape_finder.v(1225): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368773 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1226) " "Verilog HDL assignment warning at shape_finder.v(1226): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368773 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1233) " "Verilog HDL assignment warning at shape_finder.v(1233): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368773 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1234) " "Verilog HDL assignment warning at shape_finder.v(1234): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368773 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1241) " "Verilog HDL assignment warning at shape_finder.v(1241): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368773 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1242) " "Verilog HDL assignment warning at shape_finder.v(1242): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368773 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1249) " "Verilog HDL assignment warning at shape_finder.v(1249): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368774 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1250) " "Verilog HDL assignment warning at shape_finder.v(1250): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368774 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1257) " "Verilog HDL assignment warning at shape_finder.v(1257): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368774 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1258) " "Verilog HDL assignment warning at shape_finder.v(1258): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368774 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 shape_finder.v(1265) " "Verilog HDL assignment warning at shape_finder.v(1265): truncated value with size 32 to match size of target (9)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368774 "|top_design|shape_finder:shape_finder_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 shape_finder.v(1266) " "Verilog HDL assignment warning at shape_finder.v(1266): truncated value with size 32 to match size of target (8)" {  } { { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368774 "|top_design|shape_finder:shape_finder_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_mover full_mover:full_mover_ins " "Elaborating entity \"full_mover\" for hierarchy \"full_mover:full_mover_ins\"" {  } { { "top_design.v" "full_mover_ins" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368777 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mov_complete mover_new.v(87) " "Verilog HDL Always Construct warning at mover_new.v(87): inferring latch(es) for variable \"mov_complete\", which holds its previous value in one or more paths through the always construct" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720797368784 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 mover_new.v(734) " "Verilog HDL assignment warning at mover_new.v(734): truncated value with size 17 to match size of target (16)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368798 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mover_new.v(769) " "Verilog HDL assignment warning at mover_new.v(769): truncated value with size 32 to match size of target (6)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368800 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mover_new.v(798) " "Verilog HDL assignment warning at mover_new.v(798): truncated value with size 32 to match size of target (6)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368800 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mover_new.v(827) " "Verilog HDL assignment warning at mover_new.v(827): truncated value with size 32 to match size of target (6)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368801 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mover_new.v(984) " "Verilog HDL assignment warning at mover_new.v(984): truncated value with size 32 to match size of target (6)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368804 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mover_new.v(1014) " "Verilog HDL assignment warning at mover_new.v(1014): truncated value with size 32 to match size of target (13)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368809 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mover_new.v(1015) " "Verilog HDL assignment warning at mover_new.v(1015): truncated value with size 32 to match size of target (13)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368810 "|top_design|full_mover:full_mover_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 mover_new.v(1017) " "Verilog HDL assignment warning at mover_new.v(1017): truncated value with size 32 to match size of target (13)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797368810 "|top_design|full_mover:full_mover_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mov_complete mover_new.v(87) " "Inferred latch for \"mov_complete\" at mover_new.v(87)" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368841 "|top_design|full_mover:full_mover_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_target_lut full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst " "Elaborating entity \"servo_target_lut\" for hierarchy \"full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\"" {  } { { "mover_new.v" "servo_target_lut_inst" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component\"" {  } { { "servo_target_lut.v" "altsyncram_component" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_target_lut.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component\"" {  } { { "servo_target_lut.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_target_lut.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file target.hex " "Parameter \"init_file\" = \"target.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 48 " "Parameter \"numwords_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368911 ""}  } { { "servo_target_lut.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_target_lut.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797368911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tu91 " "Found entity 1: altsyncram_tu91" {  } { { "db/altsyncram_tu91.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/altsyncram_tu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797368964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797368964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tu91 full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component\|altsyncram_tu91:auto_generated " "Elaborating entity \"altsyncram_tu91\" for hierarchy \"full_mover:full_mover_ins\|servo_target_lut:servo_target_lut_inst\|altsyncram:altsyncram_component\|altsyncram_tu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_lut full_mover:full_mover_ins\|servo_lut:servo_lut_ins " "Elaborating entity \"servo_lut\" for hierarchy \"full_mover:full_mover_ins\|servo_lut:servo_lut_ins\"" {  } { { "mover_new.v" "servo_lut_ins" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component\"" {  } { { "servo_lut.v" "altsyncram_component" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_lut.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component\"" {  } { { "servo_lut.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_lut.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797368985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component " "Instantiated megafunction \"full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file servo_lut.hex " "Parameter \"init_file\" = \"servo_lut.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797368985 ""}  } { { "servo_lut.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_lut.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797368985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mea1 " "Found entity 1: altsyncram_mea1" {  } { { "db/altsyncram_mea1.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/altsyncram_mea1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797369036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797369036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mea1 full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component\|altsyncram_mea1:auto_generated " "Elaborating entity \"altsyncram_mea1\" for hierarchy \"full_mover:full_mover_ins\|servo_lut:servo_lut_ins\|altsyncram:altsyncram_component\|altsyncram_mea1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797369036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_controller full_mover:full_mover_ins\|servo_controller:servo_ins " "Elaborating entity \"servo_controller\" for hierarchy \"full_mover:full_mover_ins\|servo_controller:servo_ins\"" {  } { { "mover_new.v" "servo_ins" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797369040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(101) " "Verilog HDL assignment warning at servo_controller.v(101): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(107) " "Verilog HDL assignment warning at servo_controller.v(107): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(113) " "Verilog HDL assignment warning at servo_controller.v(113): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(119) " "Verilog HDL assignment warning at servo_controller.v(119): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(125) " "Verilog HDL assignment warning at servo_controller.v(125): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(131) " "Verilog HDL assignment warning at servo_controller.v(131): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(137) " "Verilog HDL assignment warning at servo_controller.v(137): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(143) " "Verilog HDL assignment warning at servo_controller.v(143): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(149) " "Verilog HDL assignment warning at servo_controller.v(149): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(155) " "Verilog HDL assignment warning at servo_controller.v(155): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(161) " "Verilog HDL assignment warning at servo_controller.v(161): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(168) " "Verilog HDL assignment warning at servo_controller.v(168): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(174) " "Verilog HDL assignment warning at servo_controller.v(174): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(180) " "Verilog HDL assignment warning at servo_controller.v(180): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(186) " "Verilog HDL assignment warning at servo_controller.v(186): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(192) " "Verilog HDL assignment warning at servo_controller.v(192): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369041 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(198) " "Verilog HDL assignment warning at servo_controller.v(198): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369042 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(204) " "Verilog HDL assignment warning at servo_controller.v(204): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369042 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 servo_controller.v(218) " "Verilog HDL assignment warning at servo_controller.v(218): truncated value with size 32 to match size of target (6)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369042 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 servo_controller.v(225) " "Verilog HDL assignment warning at servo_controller.v(225): truncated value with size 32 to match size of target (3)" {  } { { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369042 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcdascii full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov " "Elaborating entity \"bin2bcdascii\" for hierarchy \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\"" {  } { { "servo_controller.v" "ascii_cov" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797369042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bin2bcdascii.v(72) " "Verilog HDL assignment warning at bin2bcdascii.v(72): truncated value with size 32 to match size of target (8)" {  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369043 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bin2bcdascii.v(83) " "Verilog HDL assignment warning at bin2bcdascii.v(83): truncated value with size 32 to match size of target (8)" {  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369043 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bin2bcdascii.v(94) " "Verilog HDL assignment warning at bin2bcdascii.v(94): truncated value with size 32 to match size of target (8)" {  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369043 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bin2bcdascii.v(105) " "Verilog HDL assignment warning at bin2bcdascii.v(105): truncated value with size 32 to match size of target (8)" {  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369043 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_CONTROLLER_S full_mover:full_mover_ins\|servo_controller:servo_ins\|UART_CONTROLLER_S:uart_sender " "Elaborating entity \"UART_CONTROLLER_S\" for hierarchy \"full_mover:full_mover_ins\|servo_controller:servo_ins\|UART_CONTROLLER_S:uart_sender\"" {  } { { "servo_controller.v" "uart_sender" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797369044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART_CONTROLLER_S.v(57) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(57): truncated value with size 32 to match size of target (9)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369045 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(124) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(124): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369045 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(129) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(129): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(134) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(134): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(139) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(139): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(144) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(144): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(149) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(149): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(154) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(154): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(159) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(159): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(164) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(164): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_CONTROLLER_S.v(169) " "Verilog HDL assignment warning at UART_CONTROLLER_S.v(169): truncated value with size 32 to match size of target (4)" {  } { { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369046 "|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender"}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 angle_correction.v(73) " "Verilog HDL Expression warning at angle_correction.v(73): truncated literal to match 4 bits" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720797369062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 angle_correction.v(87) " "Verilog HDL Expression warning at angle_correction.v(87): truncated literal to match 4 bits" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720797369062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 angle_correction.v(101) " "Verilog HDL Expression warning at angle_correction.v(101): truncated literal to match 4 bits" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720797369062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 angle_correction.v(115) " "Verilog HDL Expression warning at angle_correction.v(115): truncated literal to match 4 bits" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720797369062 ""}
{ "Warning" "WSGN_SEARCH_FILE" "angle_correction.v 1 1 " "Using design file angle_correction.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 angle_correction " "Found entity 1: angle_correction" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797369063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720797369063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "angle_correction full_mover:full_mover_ins\|angle_correction:angle_corr " "Elaborating entity \"angle_correction\" for hierarchy \"full_mover:full_mover_ins\|angle_correction:angle_corr\"" {  } { { "mover_new.v" "angle_corr" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797369063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 angle_correction.v(28) " "Verilog HDL assignment warning at angle_correction.v(28): truncated value with size 32 to match size of target (12)" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369065 "|top_design|full_mover:full_mover_ins|angle_correction:angle_corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 angle_correction.v(30) " "Verilog HDL assignment warning at angle_correction.v(30): truncated value with size 32 to match size of target (12)" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369065 "|top_design|full_mover:full_mover_ins|angle_correction:angle_corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle_correction.v(77) " "Verilog HDL assignment warning at angle_correction.v(77): truncated value with size 32 to match size of target (4)" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369065 "|top_design|full_mover:full_mover_ins|angle_correction:angle_corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle_correction.v(91) " "Verilog HDL assignment warning at angle_correction.v(91): truncated value with size 32 to match size of target (4)" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369065 "|top_design|full_mover:full_mover_ins|angle_correction:angle_corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle_correction.v(105) " "Verilog HDL assignment warning at angle_correction.v(105): truncated value with size 32 to match size of target (4)" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369065 "|top_design|full_mover:full_mover_ins|angle_correction:angle_corr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 angle_correction.v(119) " "Verilog HDL assignment warning at angle_correction.v(119): truncated value with size 32 to match size of target (4)" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720797369065 "|top_design|full_mover:full_mover_ins|angle_correction:angle_corr"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|Mult1\"" {  } { { "bin2bcdascii.v" "Mult1" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|Mult0\"" {  } { { "bin2bcdascii.v" "Mult0" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "full_mover:full_mover_ins\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"full_mover:full_mover_ins\|Mult0\"" {  } { { "mover_new.v" "Mult0" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "full_mover:full_mover_ins\|angle_correction:angle_corr\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"full_mover:full_mover_ins\|angle_correction:angle_corr\|Mult1\"" {  } { { "angle_correction.v" "Mult1" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "full_mover:full_mover_ins\|angle_correction:angle_corr\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"full_mover:full_mover_ins\|angle_correction:angle_corr\|Add7\"" {  } { { "angle_correction.v" "Add7" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 30 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor_filter_mid:sensor_filter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor_filter_mid:sensor_filter\|Mult2\"" {  } { { "sensor_filter_mid.v" "Mult2" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor_filter_mid:sensor_filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor_filter_mid:sensor_filter\|Mult0\"" {  } { { "sensor_filter_mid.v" "Mult0" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor_filter_mid:sensor_filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor_filter_mid:sensor_filter\|Mult1\"" {  } { { "sensor_filter_mid.v" "Mult1" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor_filter_mid:sensor_filter\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor_filter_mid:sensor_filter\|Mult4\"" {  } { { "sensor_filter_mid.v" "Mult4" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor_filter_mid:sensor_filter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor_filter_mid:sensor_filter\|Mult3\"" {  } { { "sensor_filter_mid.v" "Mult3" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor_filter_mid:sensor_filter\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor_filter_mid:sensor_filter\|Mult5\"" {  } { { "sensor_filter_mid.v" "Mult5" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensor_filter_mid:sensor_filter\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensor_filter_mid:sensor_filter\|Mult6\"" {  } { { "sensor_filter_mid.v" "Mult6" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797377835 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720797377835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\"" {  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797377892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1 " "Instantiated megafunction \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797377892 ""}  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797377892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|multcore:mult_core full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797377949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797377974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|altshift:external_latency_ffs full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\"" {  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0 " "Instantiated megafunction \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378085 ""}  } { { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|multcore:mult_core full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|altshift:external_latency_ffs full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|servo_controller:servo_ins\|bin2bcdascii:ascii_cov\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_mover:full_mover_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\"" {  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_mover:full_mover_ins\|lpm_mult:Mult0 " "Instantiated megafunction \"full_mover:full_mover_ins\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378157 ""}  } { { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core full_mover:full_mover_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378161 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder full_mover:full_mover_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add full_mover:full_mover_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] full_mover:full_mover_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378220 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "full_mover:full_mover_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs full_mover:full_mover_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"full_mover:full_mover_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 1017 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_mult:Mult1\"" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_mult:Mult1 " "Instantiated megafunction \"full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378232 ""}  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_add_sub:Add7 " "Elaborated megafunction instantiation \"full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_add_sub:Add7\"" {  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_add_sub:Add7 " "Instantiated megafunction \"full_mover:full_mover_ins\|angle_correction:angle_corr\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378252 ""}  } { { "angle_correction.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/angle_correction.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nvi " "Found entity 1: add_sub_nvi" {  } { { "db/add_sub_nvi.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_nvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\"" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult2 " "Instantiated megafunction \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378307 ""}  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|multcore:mult_core sensor_filter_mid:sensor_filter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder sensor_filter_mid:sensor_filter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensor_filter_mid:sensor_filter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|altshift:external_latency_ffs sensor_filter_mid:sensor_filter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\"" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult0 " "Instantiated megafunction \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378376 ""}  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378376 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|multcore:mult_core sensor_filter_mid:sensor_filter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sensor_filter_mid:sensor_filter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensor_filter_mid:sensor_filter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|altshift:external_latency_ffs sensor_filter_mid:sensor_filter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\"" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult1 " "Instantiated megafunction \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378451 ""}  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|multcore:mult_core sensor_filter_mid:sensor_filter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378456 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder sensor_filter_mid:sensor_filter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensor_filter_mid:sensor_filter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_sgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|altshift:external_latency_ffs sensor_filter_mid:sensor_filter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 142 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult4\"" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult4 " "Instantiated megafunction \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378550 ""}  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\"" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult3 " "Instantiated megafunction \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378567 ""}  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|multcore:mult_core sensor_filter_mid:sensor_filter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder sensor_filter_mid:sensor_filter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensor_filter_mid:sensor_filter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720797378649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797378649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|altshift:external_latency_ffs sensor_filter_mid:sensor_filter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 143 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult5\"" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult5 " "Instantiated megafunction \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378666 ""}  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult6\"" {  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797378689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor_filter_mid:sensor_filter\|lpm_mult:Mult6 " "Instantiated megafunction \"sensor_filter_mid:sensor_filter\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797378689 ""}  } { { "sensor_filter_mid.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sensor_filter_mid.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720797378689 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720797379557 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "xclk " "Inserted always-enabled tri-state buffer between \"xclk\" and its non-tri-state driver." {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1720797379629 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1720797379629 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "xclk xclk " "Removed fan-out from the always-disabled I/O buffer \"xclk\" to the node \"xclk\"" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 26 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1720797379651 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1720797379651 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_master.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_master.v" 229 -1 0 } } { "cmos_config.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/cmos_config.v" 53 -1 0 } } { "UART_CONTROLLER_S.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_S.v" 62 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 442 -1 0 } } { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 149 -1 0 } } { "UART_CONTROLLER_write.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/UART_CONTROLLER_write.v" 64 -1 0 } } { "bin2bcdascii.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/bin2bcdascii.v" 31 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 356 -1 0 } } { "db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "servo_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/servo_controller.v" 79 -1 0 } } { "db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/sdram_interface_new_sdram_controller_0.v" 306 -1 0 } } { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 38 -1 0 } } { "sdram_controller.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/sdram_controller.v" 39 -1 0 } } { "db/dcfifo_2rk1.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 69 2 0 } } { "db/dcfifo_2rk1.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/dcfifo_2rk1.tdf" 73 2 0 } } { "mover_new.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/mover_new.v" 346 -1 0 } } { "i2c_master.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/i2c_master.v" 245 -1 0 } } { "db/a_graycounter_p57.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/a_graycounter_p57.tdf" 33 2 0 } } { "db/a_graycounter_p57.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/a_graycounter_p57.tdf" 41 2 0 } } { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 299 -1 0 } } { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 930 -1 0 } } { "debug_mux.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/debug_mux.v" 49 -1 0 } } { "shape_finder.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/shape_finder.v" 151 -1 0 } } { "db/a_graycounter_kjc.tdf" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/db/a_graycounter_kjc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720797379688 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720797379689 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0 GND " "Pin \"led0\" is stuck at GND" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720797382727 "|top_design|led0"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720797382727 "|top_design|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pwdn GND " "Pin \"pwdn\" is stuck at GND" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720797382727 "|top_design|pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720797382727 "|top_design|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720797382727 "|top_design|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720797382727 "|top_design|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720797382727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720797383011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720797390279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/output_files/ov7670.map.smsg " "Generated suppressed messages file C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/output_files/ov7670.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797390548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720797390931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720797390931 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst1 " "No output dependent on input pin \"rst1\"" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797391313 "|top_design|rst1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_pin_rec " "No output dependent on input pin \"uart_pin_rec\"" {  } { { "top_design.v" "" { Text "C:/Users/w2016/Desktop/ov7670-much_change/ov7670-xclk/top_design.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720797391313 "|top_design|uart_pin_rec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720797391313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6262 " "Implemented 6262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720797391314 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720797391314 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720797391314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6096 " "Implemented 6096 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720797391314 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720797391314 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720797391314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720797391314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 257 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720797391418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 23:16:31 2024 " "Processing ended: Fri Jul 12 23:16:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720797391418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720797391418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720797391418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720797391418 ""}
