

================================================================
== Vitis HLS Report for 'decision_function_117'
================================================================
* Date:           Thu Jan 23 13:40:54 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_44_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_44_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_40_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_40_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_29_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_29_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_28_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_28_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_25_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_25_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_1_val_read, i18 249723" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_1565 = icmp_slt  i18 %x_1_val_read, i18 236575" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1565' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1566 = icmp_slt  i18 %x_14_val_read, i18 40" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1566' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1567 = icmp_slt  i18 %x_25_val_read, i18 320" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1567' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1568 = icmp_slt  i18 %x_4_val_read, i18 78485" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1568' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1569 = icmp_slt  i18 %x_44_val_read, i18 90" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1569' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1570 = icmp_slt  i18 %x_50_val_read, i18 81232" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1570' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1571 = icmp_slt  i18 %x_47_val_read, i18 15071" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1571' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1572 = icmp_slt  i18 %x_4_val_read, i18 65490" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1572' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1573 = icmp_slt  i18 %x_13_val_read, i18 485" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1573' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1574 = icmp_slt  i18 %x_14_val_read, i18 68" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1574' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1575 = icmp_slt  i18 %x_49_val_read, i18 86106" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1575' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1576 = icmp_slt  i18 %x_13_val_read, i18 407" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1576' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1577 = icmp_slt  i18 %x_40_val_read, i18 266" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1577' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1578 = icmp_slt  i18 %x_19_val_read, i18 4575" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1578' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1579 = icmp_slt  i18 %x_47_val_read, i18 14197" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1579' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1580 = icmp_slt  i18 %x_7_val_read, i18 2974" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1580' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1581 = icmp_slt  i18 %x_39_val_read, i18 1520" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1581' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1582 = icmp_slt  i18 %x_2_val_read, i18 1167" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1582' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1583 = icmp_slt  i18 %x_29_val_read, i18 6000" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1583' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1584 = icmp_slt  i18 %x_4_val_read, i18 78048" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1584' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1585 = icmp_slt  i18 %x_6_val_read, i18 11151" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1585' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1586 = icmp_slt  i18 %x_4_val_read, i18 122152" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1586' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1587 = icmp_slt  i18 %x_28_val_read, i18 12796" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1587' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1588 = icmp_slt  i18 %x_13_val_read, i18 309" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1588' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1589 = icmp_slt  i18 %x_45_val_read, i18 444" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1589' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1590 = icmp_slt  i18 %x_6_val_read, i18 11258" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1590' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1591 = icmp_slt  i18 %x_13_val_read, i18 477" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1591' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1592 = icmp_slt  i18 %x_49_val_read, i18 81192" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1592' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1593 = icmp_slt  i18 %x_6_val_read, i18 32817" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1593' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_749 = xor i1 %icmp_ln86_1565, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_749" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1566, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_296)   --->   "%xor_ln104_750 = xor i1 %icmp_ln86_1566, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_296 = and i1 %xor_ln104_750, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln102_1731 = and i1 %icmp_ln86_1567, i1 %icmp_ln86_1565" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1731' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_297)   --->   "%xor_ln104_751 = xor i1 %icmp_ln86_1567, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_297 = and i1 %icmp_ln86_1565, i1 %xor_ln104_751" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_297' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns)   --->   "%and_ln102_1732 = and i1 %icmp_ln86_1568, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1732' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_298)   --->   "%xor_ln104_752 = xor i1 %icmp_ln86_1568, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_298 = and i1 %and_ln104, i1 %xor_ln104_752" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_298' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_1733 = and i1 %icmp_ln86_1569, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1733' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_299)   --->   "%xor_ln104_753 = xor i1 %icmp_ln86_1569, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_299 = and i1 %and_ln102, i1 %xor_ln104_753" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_1735 = and i1 %icmp_ln86_1571, i1 %and_ln102_1731" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1735' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1519)   --->   "%xor_ln104_755 = xor i1 %icmp_ln86_1571, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_1736 = and i1 %icmp_ln86_1572, i1 %and_ln104_297" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1523)   --->   "%xor_ln104_756 = xor i1 %icmp_ln86_1572, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns)   --->   "%and_ln102_1737 = and i1 %icmp_ln86_1573, i1 %and_ln102_1732" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1737' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1527)   --->   "%xor_ln104_757 = xor i1 %icmp_ln86_1573, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.12ns)   --->   "%and_ln102_1738 = and i1 %icmp_ln86_1574, i1 %and_ln104_298" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1738' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_1740 = and i1 %icmp_ln86_1576, i1 %and_ln104_299" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1740' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_301)   --->   "%xor_ln104_760 = xor i1 %icmp_ln86_1576, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_301 = and i1 %and_ln104_299, i1 %xor_ln104_760" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104_301' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1517)   --->   "%and_ln102_1743 = and i1 %icmp_ln86_1579, i1 %and_ln102_1735" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1519)   --->   "%and_ln102_1744 = and i1 %icmp_ln86_1580, i1 %xor_ln104_755" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1519)   --->   "%and_ln102_1745 = and i1 %and_ln102_1744, i1 %and_ln102_1731" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1521)   --->   "%and_ln102_1746 = and i1 %icmp_ln86_1581, i1 %and_ln102_1736" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1523)   --->   "%and_ln102_1747 = and i1 %icmp_ln86_1582, i1 %xor_ln104_756" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1523)   --->   "%and_ln102_1748 = and i1 %and_ln102_1747, i1 %and_ln104_297" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1525)   --->   "%and_ln102_1749 = and i1 %icmp_ln86_1583, i1 %and_ln102_1737" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1527)   --->   "%and_ln102_1750 = and i1 %icmp_ln86_1584, i1 %xor_ln104_757" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1527)   --->   "%and_ln102_1751 = and i1 %and_ln102_1750, i1 %and_ln102_1732" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1529)   --->   "%and_ln102_1752 = and i1 %icmp_ln86_1585, i1 %and_ln102_1738" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1517)   --->   "%or_ln117 = or i1 %and_ln102_1740, i1 %and_ln102_1743" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1517)   --->   "%xor_ln117 = xor i1 %and_ln102_1740, i1 1" [firmware/BDT.h:117]   --->   Operation 87 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1517)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.12ns)   --->   "%or_ln117_1411 = or i1 %and_ln102_1740, i1 %and_ln102_1735" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1517)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1519)   --->   "%or_ln117_1412 = or i1 %or_ln117_1411, i1 %and_ln102_1745" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1517 = select i1 %or_ln117_1411, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1517' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1519)   --->   "%zext_ln117_169 = zext i2 %select_ln117_1517" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.12ns)   --->   "%or_ln117_1413 = or i1 %and_ln102_1740, i1 %and_ln102_1731" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1519)   --->   "%select_ln117_1518 = select i1 %or_ln117_1412, i3 %zext_ln117_169, i3 4" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1521)   --->   "%or_ln117_1414 = or i1 %or_ln117_1413, i1 %and_ln102_1746" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1519 = select i1 %or_ln117_1413, i3 %select_ln117_1518, i3 5" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1519' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns)   --->   "%or_ln117_1415 = or i1 %or_ln117_1413, i1 %and_ln102_1736" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1521)   --->   "%select_ln117_1520 = select i1 %or_ln117_1414, i3 %select_ln117_1519, i3 6" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1523)   --->   "%or_ln117_1416 = or i1 %or_ln117_1415, i1 %and_ln102_1748" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1521 = select i1 %or_ln117_1415, i3 %select_ln117_1520, i3 7" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1521' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1523)   --->   "%zext_ln117_170 = zext i3 %select_ln117_1521" [firmware/BDT.h:117]   --->   Operation 102 'zext' 'zext_ln117_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_1417 = or i1 %and_ln102_1740, i1 %icmp_ln86_1565" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1523)   --->   "%select_ln117_1522 = select i1 %or_ln117_1416, i4 %zext_ln117_170, i4 8" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1525)   --->   "%or_ln117_1418 = or i1 %or_ln117_1417, i1 %and_ln102_1749" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1523 = select i1 %or_ln117_1417, i4 %select_ln117_1522, i4 9" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1523' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln117_1419 = or i1 %or_ln117_1417, i1 %and_ln102_1737" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1525)   --->   "%select_ln117_1524 = select i1 %or_ln117_1418, i4 %select_ln117_1523, i4 10" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1527)   --->   "%or_ln117_1420 = or i1 %or_ln117_1419, i1 %and_ln102_1751" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1525 = select i1 %or_ln117_1419, i4 %select_ln117_1524, i4 11" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1525' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln117_1421 = or i1 %or_ln117_1417, i1 %and_ln102_1732" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1527)   --->   "%select_ln117_1526 = select i1 %or_ln117_1420, i4 %select_ln117_1525, i4 12" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1529)   --->   "%or_ln117_1422 = or i1 %or_ln117_1421, i1 %and_ln102_1752" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1527 = select i1 %or_ln117_1421, i4 %select_ln117_1526, i4 13" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1527' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns)   --->   "%or_ln117_1423 = or i1 %or_ln117_1421, i1 %and_ln102_1738" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1423' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1529)   --->   "%select_ln117_1528 = select i1 %or_ln117_1422, i4 %select_ln117_1527, i4 14" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1529 = select i1 %or_ln117_1423, i4 %select_ln117_1528, i4 15" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1529' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.12ns)   --->   "%or_ln117_1425 = or i1 %or_ln117_1417, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 119 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_1734 = and i1 %icmp_ln86_1570, i1 %and_ln104_296" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1734' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_300)   --->   "%xor_ln104_754 = xor i1 %icmp_ln86_1570, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_300 = and i1 %and_ln104_296, i1 %xor_ln104_754" [firmware/BDT.h:104]   --->   Operation 122 'and' 'and_ln104_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1531)   --->   "%xor_ln104_758 = xor i1 %icmp_ln86_1574, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_758' <Predicate = (or_ln117_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.12ns)   --->   "%and_ln102_1739 = and i1 %icmp_ln86_1575, i1 %and_ln102_1733" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1739' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1535)   --->   "%xor_ln104_759 = xor i1 %icmp_ln86_1575, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_1741 = and i1 %icmp_ln86_1577, i1 %and_ln102_1734" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1741' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1541)   --->   "%xor_ln104_761 = xor i1 %icmp_ln86_1577, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln102_1742 = and i1 %icmp_ln86_1578, i1 %and_ln104_300" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1742' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_762 = xor i1 %icmp_ln86_1578, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1531)   --->   "%and_ln102_1753 = and i1 %icmp_ln86_1586, i1 %xor_ln104_758" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1753' <Predicate = (or_ln117_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1531)   --->   "%and_ln102_1754 = and i1 %and_ln102_1753, i1 %and_ln104_298" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1754' <Predicate = (or_ln117_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1533)   --->   "%and_ln102_1755 = and i1 %icmp_ln86_1587, i1 %and_ln102_1739" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1535)   --->   "%and_ln102_1756 = and i1 %icmp_ln86_1588, i1 %xor_ln104_759" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1535)   --->   "%and_ln102_1757 = and i1 %and_ln102_1756, i1 %and_ln102_1733" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1537)   --->   "%and_ln102_1758 = and i1 %icmp_ln86_1589, i1 %and_ln104_301" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1539)   --->   "%and_ln102_1759 = and i1 %icmp_ln86_1590, i1 %and_ln102_1741" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1541)   --->   "%and_ln102_1760 = and i1 %icmp_ln86_1591, i1 %xor_ln104_761" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1541)   --->   "%and_ln102_1761 = and i1 %and_ln102_1760, i1 %and_ln102_1734" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1543)   --->   "%and_ln102_1762 = and i1 %icmp_ln86_1592, i1 %and_ln102_1742" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1763 = and i1 %icmp_ln86_1593, i1 %xor_ln104_762" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1764 = and i1 %and_ln102_1763, i1 %and_ln104_300" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1531)   --->   "%or_ln117_1424 = or i1 %or_ln117_1423, i1 %and_ln102_1754" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1424' <Predicate = (or_ln117_1425)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1531)   --->   "%zext_ln117_171 = zext i4 %select_ln117_1529" [firmware/BDT.h:117]   --->   Operation 143 'zext' 'zext_ln117_171' <Predicate = (or_ln117_1425)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1531)   --->   "%select_ln117_1530 = select i1 %or_ln117_1424, i5 %zext_ln117_171, i5 16" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1530' <Predicate = (or_ln117_1425)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1533)   --->   "%or_ln117_1426 = or i1 %or_ln117_1425, i1 %and_ln102_1755" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1531 = select i1 %or_ln117_1425, i5 %select_ln117_1530, i5 17" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1531' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.12ns)   --->   "%or_ln117_1427 = or i1 %or_ln117_1425, i1 %and_ln102_1739" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1533)   --->   "%select_ln117_1532 = select i1 %or_ln117_1426, i5 %select_ln117_1531, i5 18" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1535)   --->   "%or_ln117_1428 = or i1 %or_ln117_1427, i1 %and_ln102_1757" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1533 = select i1 %or_ln117_1427, i5 %select_ln117_1532, i5 19" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1533' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.12ns)   --->   "%or_ln117_1429 = or i1 %or_ln117_1425, i1 %and_ln102_1733" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1429' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1535)   --->   "%select_ln117_1534 = select i1 %or_ln117_1428, i5 %select_ln117_1533, i5 20" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1537)   --->   "%or_ln117_1430 = or i1 %or_ln117_1429, i1 %and_ln102_1758" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1535 = select i1 %or_ln117_1429, i5 %select_ln117_1534, i5 21" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1535' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.12ns)   --->   "%or_ln117_1431 = or i1 %or_ln117_1429, i1 %and_ln104_301" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1431' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1537)   --->   "%select_ln117_1536 = select i1 %or_ln117_1430, i5 %select_ln117_1535, i5 22" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1539)   --->   "%or_ln117_1432 = or i1 %or_ln117_1431, i1 %and_ln102_1759" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1537 = select i1 %or_ln117_1431, i5 %select_ln117_1536, i5 23" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1537' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.12ns)   --->   "%or_ln117_1433 = or i1 %or_ln117_1431, i1 %and_ln102_1741" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_1433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1539)   --->   "%select_ln117_1538 = select i1 %or_ln117_1432, i5 %select_ln117_1537, i5 24" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1541)   --->   "%or_ln117_1434 = or i1 %or_ln117_1433, i1 %and_ln102_1761" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1539 = select i1 %or_ln117_1433, i5 %select_ln117_1538, i5 25" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1539' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.12ns)   --->   "%or_ln117_1435 = or i1 %or_ln117_1431, i1 %and_ln102_1734" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_1435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1541)   --->   "%select_ln117_1540 = select i1 %or_ln117_1434, i5 %select_ln117_1539, i5 26" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1543)   --->   "%or_ln117_1436 = or i1 %or_ln117_1435, i1 %and_ln102_1762" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1541 = select i1 %or_ln117_1435, i5 %select_ln117_1540, i5 27" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1541' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.12ns)   --->   "%or_ln117_1437 = or i1 %or_ln117_1435, i1 %and_ln102_1742" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_1437' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1543)   --->   "%select_ln117_1542 = select i1 %or_ln117_1436, i5 %select_ln117_1541, i5 28" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1438 = or i1 %or_ln117_1437, i1 %and_ln102_1764" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1543 = select i1 %or_ln117_1437, i5 %select_ln117_1542, i5 29" [firmware/BDT.h:117]   --->   Operation 170 'select' 'select_ln117_1543' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1439 = or i1 %or_ln117_1431, i1 %and_ln104_296" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1544 = select i1 %or_ln117_1438, i5 %select_ln117_1543, i5 30" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.64ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 1040, i5 1, i13 176, i5 2, i13 1970, i5 3, i13 8013, i5 4, i13 8190, i5 5, i13 8136, i5 6, i13 143, i5 7, i13 489, i5 8, i13 7603, i5 9, i13 12, i5 10, i13 201, i5 11, i13 355, i5 12, i13 2043, i5 13, i13 222, i5 14, i13 8032, i5 15, i13 183, i5 16, i13 8181, i5 17, i13 8183, i5 18, i13 8026, i5 19, i13 575, i5 20, i13 7860, i5 21, i13 7789, i5 22, i13 759, i5 23, i13 428, i5 24, i13 2275, i5 25, i13 8014, i5 26, i13 350, i5 27, i13 8078, i5 28, i13 8187, i5 29, i13 260, i5 30, i13 7983, i13 0, i5 %select_ln117_1544" [firmware/BDT.h:118]   --->   Operation 173 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.32ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1439, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 174 'select' 'agg_result_0' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 175 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.645ns
The critical path consists of the following:
	wire read operation ('x_1_val_read', firmware/BDT.h:86) on port 'x_1_val' (firmware/BDT.h:86) [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [38]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [68]  (0.122 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [71]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_299', firmware/BDT.h:104) [82]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1740', firmware/BDT.h:102) [96]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1411', firmware/BDT.h:117) [128]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1517', firmware/BDT.h:117) [131]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1518', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1519', firmware/BDT.h:117) [136]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1520', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1521', firmware/BDT.h:117) [140]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_1522', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1523', firmware/BDT.h:117) [145]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1524', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1525', firmware/BDT.h:117) [149]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1526', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1527', firmware/BDT.h:117) [153]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1528', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1529', firmware/BDT.h:117) [157]  (0.351 ns)

 <State 2>: 2.909ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_758', firmware/BDT.h:104) [93]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1753', firmware/BDT.h:102) [113]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1754', firmware/BDT.h:102) [114]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1424', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1530', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1531', firmware/BDT.h:117) [162]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1532', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1533', firmware/BDT.h:117) [166]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1534', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1535', firmware/BDT.h:117) [170]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1536', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1537', firmware/BDT.h:117) [174]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1538', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1539', firmware/BDT.h:117) [178]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1540', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1541', firmware/BDT.h:117) [182]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1542', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1543', firmware/BDT.h:117) [186]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1544', firmware/BDT.h:117) [188]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [189]  (0.642 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [190]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
