
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/SPI/spi/pa.fromHdl.tcl
# create_project -name spi -dir "D:/SPI/spi/planAhead_run_2" -part xc6slx16csg324-2
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 447.504 ; gain = 78.129
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "spi_test.ucf" [current_fileset -constrset]
Adding file 'D:/SPI/spi/spi_test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {spi.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clockpll.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {spi_test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top spi_test $srcset
# add_files [list {spi_test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-2
Using Verific elaboration
Parsing VHDL file "D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/SPI/spi/spi.v" into library work
Analyzing Verilog file "D:/SPI/spi/clockpll.v" into library work
Analyzing Verilog file "D:/SPI/spi/spi_test.v" into library work
Loading clock regions from D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Applications/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/SPI/spi/spi_test.ucf]
Finished Parsing UCF File [D:/SPI/spi/spi_test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 96e56fef
open_rtl_design: Time (s): elapsed = 00:00:36 . Memory (MB): peak = 654.000 ; gain = 192.801
update_compile_order -fileset sim_1
set_property drive 6 [get_ports [list pulsepin1]]
set_property drive 6 [get_ports [list pulsepin2]]
save_constraints
set_property drive 24 [get_ports [list pulsepin1]]
set_property drive 24 [get_ports [list pulsepin2]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Mar 17 20:44:50 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
