#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan  6 10:06:39 2024
# Process ID: 9632
# Current directory: D:/traffic_control_vhdl/Melek_Karakaya_203302011_Traffic_Control_FPGA/Traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8576 D:\traffic_control_vhdl\Melek_Karakaya_203302011_Traffic_Control_FPGA\Traffic\Traffic.xpr
# Log file: D:/traffic_control_vhdl/Melek_Karakaya_203302011_Traffic_Control_FPGA/Traffic/vivado.log
# Journal file: D:/traffic_control_vhdl/Melek_Karakaya_203302011_Traffic_Control_FPGA/Traffic\vivado.jou
# Running On: LAPTOP-E9QN42VM, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17008 MB
#-----------------------------------------------------------
start_gui
open_project D:/traffic_control_vhdl/Melek_Karakaya_203302011_Traffic_Control_FPGA/Traffic/Traffic.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/traffic_control_vhdl/Melek_Karakaya_203302011_Traffic_Control_FPGA/Traffic/Traffic_TB_behav.wcfg
source Traffic_TB.tcl
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
run 3000 ns
save_wave_config {D:/traffic_control_vhdl/Melek_Karakaya_203302011_Traffic_Control_FPGA/Traffic/Traffic_TB_behav.wcfg}
save_wave_config {D:/traffic_control_vhdl/Melek_Karakaya_203302011_Traffic_Control_FPGA/Traffic/Traffic_TB_behav.wcfg}
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run all
relaunch_sim
close_sim
