

================================================================
== Vitis HLS Report for 'convolution1_hls_Pipeline_VITIS_LOOP_22_2'
================================================================
* Date:           Fri Dec 13 16:11:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.833 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4534|     4534|  45.340 us|  45.340 us|  4534|  4534|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_2  |     4532|     4532|       213|        160|          1|    28|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     479|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    6626|    -|
|Register         |        -|     -|    4169|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    4169|    7105|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_1268_p2                  |         +|   0|  0|  71|          64|          64|
    |indvars_iv_next_fu_1244_p2           |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage100_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage101_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage102_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage103_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage104_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage105_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage106_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage107_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage108_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage109_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage110_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage111_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage112_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage113_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage114_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage115_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage116_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage117_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage118_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage119_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage120_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage121_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage122_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage123_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage124_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage125_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage126_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage127_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage128_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage129_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage130_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage131_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage132_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage133_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage134_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage135_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage136_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage137_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage138_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage139_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage140_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage141_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage142_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage143_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage144_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage145_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage146_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage147_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage148_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage149_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage150_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage151_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage152_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage153_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage154_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage155_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage156_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage157_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage158_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage159_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage53_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage54_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage55_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage56_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage57_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage58_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage59_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage60_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage61_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage62_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage63_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage64_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage65_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage66_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage67_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage68_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage69_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage70_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage71_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage72_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage73_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage74_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage75_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage76_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage77_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage78_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage79_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage80_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage81_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage82_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage83_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage84_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage85_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage86_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage87_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage88_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage89_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage90_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage91_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage92_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage93_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage94_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage95_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage96_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage97_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage98_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage99_00001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_00001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state100_pp0_stage99_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_1238_p2                 |      icmp|   0|  0|  12|           5|           4|
    |ap_block_pp0_stage11_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001            |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 479|         266|         262|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |INPUT_r_blk_n_AR             |    9|          2|    1|          2|
    |INPUT_r_blk_n_R              |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_W             |    9|          2|    1|          2|
    |ap_NS_fsm                    |  850|        161|    1|        161|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_h_2         |    9|          2|    5|         10|
    |grp_fu_538_p0                |   65|         14|   32|        448|
    |grp_fu_538_p1                |  148|         32|   32|       1024|
    |grp_fu_543_p0                |  130|         26|   32|        832|
    |grp_fu_543_p1                |  202|         44|   32|       1408|
    |grp_fu_548_p0                |  140|         28|   32|        896|
    |grp_fu_548_p1                |  173|         39|   32|       1248|
    |grp_fu_553_p0                |  125|         25|   32|        800|
    |grp_fu_553_p1                |  196|         43|   32|       1376|
    |grp_fu_558_p0                |  135|         27|   32|        864|
    |grp_fu_558_p1                |  140|         28|   32|        896|
    |grp_fu_563_p0                |  850|        161|   32|       5152|
    |grp_fu_563_p1                |  130|         26|   32|        832|
    |grp_fu_567_p0                |  796|        151|   32|       4832|
    |grp_fu_567_p1                |  106|         21|   32|        672|
    |grp_fu_571_p0                |  742|        141|   32|       4512|
    |grp_fu_571_p1                |   65|         16|   32|        512|
    |grp_fu_575_p0                |  689|        131|   32|       4192|
    |grp_fu_575_p1                |   59|         11|   32|        352|
    |grp_fu_579_p0                |  628|        121|   32|       3872|
    |grp_fu_579_p1                |   31|          6|   32|        192|
    |h_fu_130                     |    9|          2|    5|         10|
    |m_axi_OUTPUT_r_WDATA         |  145|         29|   32|        928|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 6626|       1299|  690|      36035|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |INPUT_r_addr_reg_3006        |   64|   0|   64|          0|
    |ap_CS_fsm                    |  160|   0|  160|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |h_fu_130                     |    5|   0|    5|          0|
    |icmp_ln22_reg_2970           |    1|   0|    1|          0|
    |mul_16_4_4_reg_4281          |   32|   0|   32|          0|
    |mul_17_4_4_reg_4295          |   32|   0|   32|          0|
    |mul_18_4_4_reg_4309          |   32|   0|   32|          0|
    |mul_19_4_4_reg_4323          |   32|   0|   32|          0|
    |mul_20_4_4_reg_4337          |   32|   0|   32|          0|
    |mul_21_4_3_reg_4342          |   32|   0|   32|          0|
    |mul_21_4_4_reg_4366          |   32|   0|   32|          0|
    |mul_22_4_2_reg_4347          |   32|   0|   32|          0|
    |mul_22_4_4_reg_4389          |   32|   0|   32|          0|
    |mul_23_4_3_reg_4394          |   32|   0|   32|          0|
    |mul_23_4_4_reg_4411          |   32|   0|   32|          0|
    |mul_24_4_1_reg_4371          |   32|   0|   32|          0|
    |mul_24_4_2_reg_4399          |   32|   0|   32|          0|
    |mul_24_4_3_reg_4416          |   32|   0|   32|          0|
    |mul_24_4_4_reg_4432          |   32|   0|   32|          0|
    |mul_24_4_reg_4352            |   32|   0|   32|          0|
    |mul_25_4_2_reg_4421          |   32|   0|   32|          0|
    |mul_25_4_4_reg_4447          |   32|   0|   32|          0|
    |mul_26_4_2_reg_4437          |   32|   0|   32|          0|
    |mul_26_4_4_reg_4457          |   32|   0|   32|          0|
    |mul_27_4_2_reg_4452          |   32|   0|   32|          0|
    |mul_27_4_4_reg_4462          |   32|   0|   32|          0|
    |reg_1001                     |   32|   0|   32|          0|
    |reg_1008                     |   32|   0|   32|          0|
    |reg_1015                     |   32|   0|   32|          0|
    |reg_1023                     |   32|   0|   32|          0|
    |reg_1030                     |   32|   0|   32|          0|
    |reg_1036                     |   32|   0|   32|          0|
    |reg_1043                     |   32|   0|   32|          0|
    |reg_1049                     |   32|   0|   32|          0|
    |reg_1056                     |   32|   0|   32|          0|
    |reg_1062                     |   32|   0|   32|          0|
    |reg_1069                     |   32|   0|   32|          0|
    |reg_1075                     |   32|   0|   32|          0|
    |reg_1081                     |   32|   0|   32|          0|
    |reg_1087                     |   32|   0|   32|          0|
    |reg_1092                     |   32|   0|   32|          0|
    |reg_1097                     |   32|   0|   32|          0|
    |reg_1102                     |   32|   0|   32|          0|
    |reg_1107                     |   32|   0|   32|          0|
    |reg_1112                     |   32|   0|   32|          0|
    |reg_1117                     |   32|   0|   32|          0|
    |reg_1122                     |   32|   0|   32|          0|
    |reg_1127                     |   32|   0|   32|          0|
    |reg_1132                     |   32|   0|   32|          0|
    |reg_1137                     |   32|   0|   32|          0|
    |reg_1142                     |   32|   0|   32|          0|
    |reg_1147                     |   32|   0|   32|          0|
    |reg_1153                     |   32|   0|   32|          0|
    |reg_1158                     |   32|   0|   32|          0|
    |reg_1163                     |   32|   0|   32|          0|
    |reg_1168                     |   32|   0|   32|          0|
    |reg_1176                     |   32|   0|   32|          0|
    |reg_1182                     |   32|   0|   32|          0|
    |reg_1188                     |   32|   0|   32|          0|
    |reg_1194                     |   32|   0|   32|          0|
    |reg_1202                     |   32|   0|   32|          0|
    |reg_1208                     |   32|   0|   32|          0|
    |reg_1214                     |   32|   0|   32|          0|
    |reg_1220                     |   32|   0|   32|          0|
    |reg_583                      |   32|   0|   32|          0|
    |reg_587                      |   32|   0|   32|          0|
    |reg_594                      |   32|   0|   32|          0|
    |reg_601                      |   32|   0|   32|          0|
    |reg_609                      |   32|   0|   32|          0|
    |reg_615                      |   32|   0|   32|          0|
    |reg_622                      |   32|   0|   32|          0|
    |reg_631                      |   32|   0|   32|          0|
    |reg_637                      |   32|   0|   32|          0|
    |reg_644                      |   32|   0|   32|          0|
    |reg_652                      |   32|   0|   32|          0|
    |reg_660                      |   32|   0|   32|          0|
    |reg_665                      |   32|   0|   32|          0|
    |reg_673                      |   32|   0|   32|          0|
    |reg_680                      |   32|   0|   32|          0|
    |reg_688                      |   32|   0|   32|          0|
    |reg_700                      |   32|   0|   32|          0|
    |reg_705                      |   32|   0|   32|          0|
    |reg_711                      |   32|   0|   32|          0|
    |reg_718                      |   32|   0|   32|          0|
    |reg_726                      |   32|   0|   32|          0|
    |reg_738                      |   32|   0|   32|          0|
    |reg_743                      |   32|   0|   32|          0|
    |reg_749                      |   32|   0|   32|          0|
    |reg_756                      |   32|   0|   32|          0|
    |reg_763                      |   32|   0|   32|          0|
    |reg_775                      |   32|   0|   32|          0|
    |reg_780                      |   32|   0|   32|          0|
    |reg_787                      |   32|   0|   32|          0|
    |reg_795                      |   32|   0|   32|          0|
    |reg_802                      |   32|   0|   32|          0|
    |reg_814                      |   32|   0|   32|          0|
    |reg_821                      |   32|   0|   32|          0|
    |reg_829                      |   32|   0|   32|          0|
    |reg_836                      |   32|   0|   32|          0|
    |reg_843                      |   32|   0|   32|          0|
    |reg_850                      |   32|   0|   32|          0|
    |reg_857                      |   32|   0|   32|          0|
    |reg_864                      |   32|   0|   32|          0|
    |reg_870                      |   32|   0|   32|          0|
    |reg_878                      |   32|   0|   32|          0|
    |reg_885                      |   32|   0|   32|          0|
    |reg_891                      |   32|   0|   32|          0|
    |reg_898                      |   32|   0|   32|          0|
    |reg_905                      |   32|   0|   32|          0|
    |reg_913                      |   32|   0|   32|          0|
    |reg_920                      |   32|   0|   32|          0|
    |reg_925                      |   32|   0|   32|          0|
    |reg_932                      |   32|   0|   32|          0|
    |reg_939                      |   32|   0|   32|          0|
    |reg_945                      |   32|   0|   32|          0|
    |reg_952                      |   32|   0|   32|          0|
    |reg_959                      |   32|   0|   32|          0|
    |reg_965                      |   32|   0|   32|          0|
    |reg_973                      |   32|   0|   32|          0|
    |reg_980                      |   32|   0|   32|          0|
    |reg_987                      |   32|   0|   32|          0|
    |reg_994                      |   32|   0|   32|          0|
    |sum_1136_reg_4384            |   32|   0|   32|          0|
    |sum_1314_reg_4477            |   32|   0|   32|          0|
    |sum_1339_reg_4482            |   32|   0|   32|          0|
    |sum_1363_reg_4467            |   32|   0|   32|          0|
    |sum_1388_reg_4472            |   32|   0|   32|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 4169|   0| 4169|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1343_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1343_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1343_p_opcode     |  out|    2|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1343_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1343_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1347_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1347_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1347_p_opcode     |  out|    2|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1347_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1347_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1351_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1351_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1351_p_opcode     |  out|    2|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1351_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1351_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1355_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1355_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1355_p_opcode     |  out|    2|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1355_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1355_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1359_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1359_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1359_p_opcode     |  out|    2|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1359_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1359_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1363_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1363_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1363_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1363_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1367_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1367_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1367_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1367_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1371_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1371_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1371_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1371_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1375_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1375_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1375_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1375_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1379_p_din0       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1379_p_din1       |  out|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1379_p_dout0      |   in|   32|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1379_p_ce         |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_22_2|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|   32|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|   32|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RFIFONUM   |   in|    9|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|                                    INPUT_r|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|   32|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|   32|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RFIFONUM  |   in|    9|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|                                   OUTPUT_r|       pointer|
|sext_ln22                |   in|   62|     ap_none|                                  sext_ln22|        scalar|
|input_r_r                |   in|   64|     ap_none|                                  input_r_r|        scalar|
|weight_val               |   in|   32|     ap_none|                                 weight_val|        scalar|
|weight_val_1             |   in|   32|     ap_none|                               weight_val_1|        scalar|
|weight_val_2             |   in|   32|     ap_none|                               weight_val_2|        scalar|
|weight_val_3             |   in|   32|     ap_none|                               weight_val_3|        scalar|
|weight_val_4             |   in|   32|     ap_none|                               weight_val_4|        scalar|
|weight_val_5             |   in|   32|     ap_none|                               weight_val_5|        scalar|
|weight_val_6             |   in|   32|     ap_none|                               weight_val_6|        scalar|
|weight_val_7             |   in|   32|     ap_none|                               weight_val_7|        scalar|
|weight_val_8             |   in|   32|     ap_none|                               weight_val_8|        scalar|
|weight_val_9             |   in|   32|     ap_none|                               weight_val_9|        scalar|
|weight_val_10            |   in|   32|     ap_none|                              weight_val_10|        scalar|
|weight_val_11            |   in|   32|     ap_none|                              weight_val_11|        scalar|
|weight_val_12            |   in|   32|     ap_none|                              weight_val_12|        scalar|
|weight_val_13            |   in|   32|     ap_none|                              weight_val_13|        scalar|
|weight_val_14            |   in|   32|     ap_none|                              weight_val_14|        scalar|
|weight_val_15            |   in|   32|     ap_none|                              weight_val_15|        scalar|
|weight_val_16            |   in|   32|     ap_none|                              weight_val_16|        scalar|
|weight_val_17            |   in|   32|     ap_none|                              weight_val_17|        scalar|
|weight_val_18            |   in|   32|     ap_none|                              weight_val_18|        scalar|
|weight_val_19            |   in|   32|     ap_none|                              weight_val_19|        scalar|
|weight_val_20            |   in|   32|     ap_none|                              weight_val_20|        scalar|
|weight_val_21            |   in|   32|     ap_none|                              weight_val_21|        scalar|
|weight_val_22            |   in|   32|     ap_none|                              weight_val_22|        scalar|
|weight_val_23            |   in|   32|     ap_none|                              weight_val_23|        scalar|
|weight_val_24            |   in|   32|     ap_none|                              weight_val_24|        scalar|
|empty                    |   in|   32|     ap_none|                                      empty|        scalar|
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+

