lbl_807154A8:
/* 807154A8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 807154AC  7C 08 02 A6 */	mflr r0
/* 807154B0  90 01 00 24 */	stw r0, 0x24(r1)
/* 807154B4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 807154B8  93 C1 00 18 */	stw r30, 0x18(r1)
/* 807154BC  7C 7F 1B 78 */	mr r31, r3
/* 807154C0  3C 60 80 72 */	lis r3, lit_3777@ha /* 0x8071C544@ha */
/* 807154C4  3B C3 C5 44 */	addi r30, r3, lit_3777@l /* 0x8071C544@l */
/* 807154C8  A8 1F 05 B4 */	lha r0, 0x5b4(r31)
/* 807154CC  2C 00 00 01 */	cmpwi r0, 1
/* 807154D0  41 82 00 9C */	beq lbl_8071556C
/* 807154D4  40 80 00 10 */	bge lbl_807154E4
/* 807154D8  2C 00 00 00 */	cmpwi r0, 0
/* 807154DC  40 80 00 14 */	bge lbl_807154F0
/* 807154E0  48 00 00 EC */	b lbl_807155CC
lbl_807154E4:
/* 807154E4  2C 00 00 03 */	cmpwi r0, 3
/* 807154E8  40 80 00 E4 */	bge lbl_807155CC
/* 807154EC  48 00 00 A0 */	b lbl_8071558C
lbl_807154F0:
/* 807154F0  C0 3E 00 78 */	lfs f1, 0x78(r30)
/* 807154F4  4B B5 24 61 */	bl cM_rndF__Ff
/* 807154F8  C0 1E 00 78 */	lfs f0, 0x78(r30)
/* 807154FC  EC 00 08 2A */	fadds f0, f0, f1
/* 80715500  FC 00 00 1E */	fctiwz f0, f0
/* 80715504  D8 01 00 08 */	stfd f0, 8(r1)
/* 80715508  80 01 00 0C */	lwz r0, 0xc(r1)
/* 8071550C  B0 1F 06 FC */	sth r0, 0x6fc(r31)
/* 80715510  C0 3E 00 04 */	lfs f1, 4(r30)
/* 80715514  4B B5 24 41 */	bl cM_rndF__Ff
/* 80715518  C0 1E 00 50 */	lfs f0, 0x50(r30)
/* 8071551C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80715520  40 80 00 28 */	bge lbl_80715548
/* 80715524  7F E3 FB 78 */	mr r3, r31
/* 80715528  38 80 00 20 */	li r4, 0x20
/* 8071552C  C0 3E 00 7C */	lfs f1, 0x7c(r30)
/* 80715530  38 A0 00 02 */	li r5, 2
/* 80715534  C0 5E 00 04 */	lfs f2, 4(r30)
/* 80715538  4B FF EC 45 */	bl anm_init__FP10e_mk_classifUcf
/* 8071553C  38 00 00 01 */	li r0, 1
/* 80715540  B0 1F 05 B4 */	sth r0, 0x5b4(r31)
/* 80715544  48 00 00 88 */	b lbl_807155CC
lbl_80715548:
/* 80715548  7F E3 FB 78 */	mr r3, r31
/* 8071554C  38 80 00 21 */	li r4, 0x21
/* 80715550  C0 3E 00 7C */	lfs f1, 0x7c(r30)
/* 80715554  38 A0 00 00 */	li r5, 0
/* 80715558  C0 5E 00 04 */	lfs f2, 4(r30)
/* 8071555C  4B FF EC 21 */	bl anm_init__FP10e_mk_classifUcf
/* 80715560  38 00 00 02 */	li r0, 2
/* 80715564  B0 1F 05 B4 */	sth r0, 0x5b4(r31)
/* 80715568  48 00 00 64 */	b lbl_807155CC
lbl_8071556C:
/* 8071556C  A8 1F 06 FC */	lha r0, 0x6fc(r31)
/* 80715570  2C 00 00 00 */	cmpwi r0, 0
/* 80715574  40 82 00 58 */	bne lbl_807155CC
/* 80715578  38 00 00 01 */	li r0, 1
/* 8071557C  B0 1F 06 B6 */	sth r0, 0x6b6(r31)
/* 80715580  38 00 00 00 */	li r0, 0
/* 80715584  B0 1F 05 B4 */	sth r0, 0x5b4(r31)
/* 80715588  48 00 00 44 */	b lbl_807155CC
lbl_8071558C:
/* 8071558C  80 7F 05 C8 */	lwz r3, 0x5c8(r31)
/* 80715590  38 80 00 01 */	li r4, 1
/* 80715594  88 03 00 11 */	lbz r0, 0x11(r3)
/* 80715598  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 8071559C  40 82 00 18 */	bne lbl_807155B4
/* 807155A0  C0 3E 00 0C */	lfs f1, 0xc(r30)
/* 807155A4  C0 03 00 18 */	lfs f0, 0x18(r3)
/* 807155A8  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 807155AC  41 82 00 08 */	beq lbl_807155B4
/* 807155B0  38 80 00 00 */	li r4, 0
lbl_807155B4:
/* 807155B4  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 807155B8  41 82 00 14 */	beq lbl_807155CC
/* 807155BC  38 00 00 01 */	li r0, 1
/* 807155C0  B0 1F 06 B6 */	sth r0, 0x6b6(r31)
/* 807155C4  38 00 00 00 */	li r0, 0
/* 807155C8  B0 1F 05 B4 */	sth r0, 0x5b4(r31)
lbl_807155CC:
/* 807155CC  38 7F 04 DE */	addi r3, r31, 0x4de
/* 807155D0  A8 9F 06 BC */	lha r4, 0x6bc(r31)
/* 807155D4  38 A0 00 02 */	li r5, 2
/* 807155D8  38 C0 10 00 */	li r6, 0x1000
/* 807155DC  4B B5 B0 2D */	bl cLib_addCalcAngleS2__FPssss
/* 807155E0  C0 3F 06 B8 */	lfs f1, 0x6b8(r31)
/* 807155E4  C0 1E 00 64 */	lfs f0, 0x64(r30)
/* 807155E8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 807155EC  40 80 00 14 */	bge lbl_80715600
/* 807155F0  38 00 00 01 */	li r0, 1
/* 807155F4  B0 1F 06 B6 */	sth r0, 0x6b6(r31)
/* 807155F8  38 00 00 00 */	li r0, 0
/* 807155FC  B0 1F 05 B4 */	sth r0, 0x5b4(r31)
lbl_80715600:
/* 80715600  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80715604  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80715608  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8071560C  7C 08 03 A6 */	mtlr r0
/* 80715610  38 21 00 20 */	addi r1, r1, 0x20
/* 80715614  4E 80 00 20 */	blr 
