CONF 0, NPU_RDMA2_SRC0, NPU_RDMA2_SRC0_sa(0x0)
CONF 0, NPU_RDMA2_SRC1, NPU_RDMA2_SRC1_pitch(896)
CONF 0, NPU_RDMA2_SRC2, NPU_RDMA2_SRC2_len(896)
CONF 0, NPU_RDMA2_DST, NPU_RDMA2_DST_dl(0)
CONF 0, NPU_RDMA2_BLK, NPU_RDMA2_BLK_line(57)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(58) | NPU_NMEM_RDMA1_w(4)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(14)
RDMA 0, 2
NOP 0, 0
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3500000)
CONF 3, NPU_GETW1, NPU_GETW1_len(36864)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(58) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_FM2, NPU_NMEM_FM2_l(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(422) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(80) | NPU_NMEM_PS1_w(30)
CONF 0, NPU_NMEM_PS2, NPU_NMEM_PS2_l(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(1792) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NMEM_ST2, NPU_NMEM_ST2_l(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(58) | NPU_FMAP0_col(224)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(0) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(0)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_TRIM, NPU_TRIM_wo(6) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(6) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONF 0, NPU_RELU, NPU_RELU_mode(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1) | NPU_NEXT0_ch_start(1)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(28)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2) | NPU_NEXT0_ch_start(2)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(56)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(3) | NPU_NEXT0_ch_start(3)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(84)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(4) | NPU_NEXT0_ch_start(4)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(112)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(5) | NPU_NEXT0_ch_start(5)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(140)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(6) | NPU_NEXT0_ch_start(6)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(168)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(7) | NPU_NEXT0_ch_start(7)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(196)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(8) | NPU_NEXT0_ch_start(8)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(224)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(9) | NPU_NEXT0_ch_start(9)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(252)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(10) | NPU_NEXT0_ch_start(10)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(280)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(11) | NPU_NEXT0_ch_start(11)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(308)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(12) | NPU_NEXT0_ch_start(12)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(336)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(13) | NPU_NEXT0_ch_start(13)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(364)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(14) | NPU_NEXT0_ch_start(14)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(392)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(15) | NPU_NEXT0_ch_start(15)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(420)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(16) | NPU_NEXT0_ch_start(16)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(448)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(17) | NPU_NEXT0_ch_start(17)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(476)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(18) | NPU_NEXT0_ch_start(18)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(504)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(19) | NPU_NEXT0_ch_start(19)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(532)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(20) | NPU_NEXT0_ch_start(20)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(560)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(21) | NPU_NEXT0_ch_start(21)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(588)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(22) | NPU_NEXT0_ch_start(22)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(616)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(23) | NPU_NEXT0_ch_start(23)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(644)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(24) | NPU_NEXT0_ch_start(24)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(672)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(25) | NPU_NEXT0_ch_start(25)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(700)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(26) | NPU_NEXT0_ch_start(26)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(728)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(27) | NPU_NEXT0_ch_start(27)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(756)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(28) | NPU_NEXT0_ch_start(28)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(784)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(29) | NPU_NEXT0_ch_start(29)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(812)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(30) | NPU_NEXT0_ch_start(30)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(840)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(31) | NPU_NEXT0_ch_start(31)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(868)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(32) | NPU_NEXT0_ch_start(32)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(896)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(33) | NPU_NEXT0_ch_start(33)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(924)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(34) | NPU_NEXT0_ch_start(34)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(952)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(35) | NPU_NEXT0_ch_start(35)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(980)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(36) | NPU_NEXT0_ch_start(36)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1008)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(37) | NPU_NEXT0_ch_start(37)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1036)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(38) | NPU_NEXT0_ch_start(38)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1064)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(39) | NPU_NEXT0_ch_start(39)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1092)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(40) | NPU_NEXT0_ch_start(40)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1120)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(41) | NPU_NEXT0_ch_start(41)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1148)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(42) | NPU_NEXT0_ch_start(42)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1176)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(43) | NPU_NEXT0_ch_start(43)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1204)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(44) | NPU_NEXT0_ch_start(44)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1232)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(45) | NPU_NEXT0_ch_start(45)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1260)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(46) | NPU_NEXT0_ch_start(46)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1288)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(47) | NPU_NEXT0_ch_start(47)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1316)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(48) | NPU_NEXT0_ch_start(48)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1344)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(49) | NPU_NEXT0_ch_start(49)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1372)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(50) | NPU_NEXT0_ch_start(50)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1400)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(51) | NPU_NEXT0_ch_start(51)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1428)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(52) | NPU_NEXT0_ch_start(52)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1456)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(53) | NPU_NEXT0_ch_start(53)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1484)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(54) | NPU_NEXT0_ch_start(54)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1512)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(55) | NPU_NEXT0_ch_start(55)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1540)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(56) | NPU_NEXT0_ch_start(56)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1568)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(57) | NPU_NEXT0_ch_start(57)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1596)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(58) | NPU_NEXT0_ch_start(58)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1624)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(59) | NPU_NEXT0_ch_start(59)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1652)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(60) | NPU_NEXT0_ch_start(60)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1680)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(61) | NPU_NEXT0_ch_start(61)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1708)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(62) | NPU_NEXT0_ch_start(62)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1736)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(63)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1764)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_SRC, NPU_WDMA0_SRC_sl(0)
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(7168)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(7168)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(27)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(28) | NPU_NMEM_WDMA1_w(7)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(64)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA2_SRC0, NPU_RDMA2_SRC0_sa(0xb980)
CONF 0, NPU_RDMA2_BLK, NPU_RDMA2_BLK_line(60)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(61) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 2
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3500000)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(61) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(422) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(61) | NPU_FMAP0_col(224)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(0) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(0)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1) | NPU_NEXT0_ch_start(1)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(28)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2) | NPU_NEXT0_ch_start(2)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(56)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(3) | NPU_NEXT0_ch_start(3)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(84)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(4) | NPU_NEXT0_ch_start(4)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(112)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(5) | NPU_NEXT0_ch_start(5)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(140)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(6) | NPU_NEXT0_ch_start(6)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(168)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(7) | NPU_NEXT0_ch_start(7)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(196)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(8) | NPU_NEXT0_ch_start(8)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(224)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(9) | NPU_NEXT0_ch_start(9)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(252)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(10) | NPU_NEXT0_ch_start(10)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(280)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(11) | NPU_NEXT0_ch_start(11)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(308)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(12) | NPU_NEXT0_ch_start(12)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(336)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(13) | NPU_NEXT0_ch_start(13)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(364)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(14) | NPU_NEXT0_ch_start(14)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(392)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(15) | NPU_NEXT0_ch_start(15)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(420)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(16) | NPU_NEXT0_ch_start(16)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(448)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(17) | NPU_NEXT0_ch_start(17)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(476)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(18) | NPU_NEXT0_ch_start(18)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(504)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(19) | NPU_NEXT0_ch_start(19)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(532)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(20) | NPU_NEXT0_ch_start(20)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(560)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(21) | NPU_NEXT0_ch_start(21)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(588)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(22) | NPU_NEXT0_ch_start(22)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(616)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(23) | NPU_NEXT0_ch_start(23)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(644)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(24) | NPU_NEXT0_ch_start(24)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(672)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(25) | NPU_NEXT0_ch_start(25)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(700)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(26) | NPU_NEXT0_ch_start(26)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(728)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(27) | NPU_NEXT0_ch_start(27)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(756)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(28) | NPU_NEXT0_ch_start(28)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(784)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(29) | NPU_NEXT0_ch_start(29)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(812)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(30) | NPU_NEXT0_ch_start(30)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(840)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(31) | NPU_NEXT0_ch_start(31)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(868)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(32) | NPU_NEXT0_ch_start(32)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(896)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(33) | NPU_NEXT0_ch_start(33)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(924)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(34) | NPU_NEXT0_ch_start(34)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(952)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(35) | NPU_NEXT0_ch_start(35)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(980)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(36) | NPU_NEXT0_ch_start(36)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1008)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(37) | NPU_NEXT0_ch_start(37)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1036)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(38) | NPU_NEXT0_ch_start(38)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1064)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(39) | NPU_NEXT0_ch_start(39)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1092)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(40) | NPU_NEXT0_ch_start(40)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1120)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(41) | NPU_NEXT0_ch_start(41)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1148)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(42) | NPU_NEXT0_ch_start(42)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1176)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(43) | NPU_NEXT0_ch_start(43)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1204)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(44) | NPU_NEXT0_ch_start(44)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1232)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(45) | NPU_NEXT0_ch_start(45)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1260)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(46) | NPU_NEXT0_ch_start(46)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1288)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(47) | NPU_NEXT0_ch_start(47)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1316)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(48) | NPU_NEXT0_ch_start(48)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1344)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(49) | NPU_NEXT0_ch_start(49)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1372)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(50) | NPU_NEXT0_ch_start(50)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1400)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(51) | NPU_NEXT0_ch_start(51)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1428)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(52) | NPU_NEXT0_ch_start(52)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1456)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(53) | NPU_NEXT0_ch_start(53)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1484)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(54) | NPU_NEXT0_ch_start(54)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1512)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(55) | NPU_NEXT0_ch_start(55)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1540)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(56) | NPU_NEXT0_ch_start(56)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1568)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(57) | NPU_NEXT0_ch_start(57)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1596)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(58) | NPU_NEXT0_ch_start(58)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1624)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(59) | NPU_NEXT0_ch_start(59)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1652)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(60) | NPU_NEXT0_ch_start(60)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1680)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(61) | NPU_NEXT0_ch_start(61)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1708)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(62) | NPU_NEXT0_ch_start(62)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1736)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(63)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1764)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60031000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA2_SRC0, NPU_RDMA2_SRC0_sa(0x17d80)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 2
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3500000)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(422) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(0) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(0)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1) | NPU_NEXT0_ch_start(1)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(28)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2) | NPU_NEXT0_ch_start(2)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(56)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(3) | NPU_NEXT0_ch_start(3)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(84)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(4) | NPU_NEXT0_ch_start(4)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(112)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(5) | NPU_NEXT0_ch_start(5)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(140)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(6) | NPU_NEXT0_ch_start(6)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(168)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(7) | NPU_NEXT0_ch_start(7)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(196)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(8) | NPU_NEXT0_ch_start(8)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(224)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(9) | NPU_NEXT0_ch_start(9)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(252)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(10) | NPU_NEXT0_ch_start(10)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(280)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(11) | NPU_NEXT0_ch_start(11)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(308)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(12) | NPU_NEXT0_ch_start(12)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(336)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(13) | NPU_NEXT0_ch_start(13)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(364)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(14) | NPU_NEXT0_ch_start(14)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(392)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(15) | NPU_NEXT0_ch_start(15)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(420)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(16) | NPU_NEXT0_ch_start(16)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(448)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(17) | NPU_NEXT0_ch_start(17)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(476)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(18) | NPU_NEXT0_ch_start(18)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(504)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(19) | NPU_NEXT0_ch_start(19)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(532)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(20) | NPU_NEXT0_ch_start(20)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(560)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(21) | NPU_NEXT0_ch_start(21)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(588)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(22) | NPU_NEXT0_ch_start(22)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(616)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(23) | NPU_NEXT0_ch_start(23)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(644)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(24) | NPU_NEXT0_ch_start(24)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(672)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(25) | NPU_NEXT0_ch_start(25)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(700)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(26) | NPU_NEXT0_ch_start(26)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(728)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(27) | NPU_NEXT0_ch_start(27)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(756)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(28) | NPU_NEXT0_ch_start(28)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(784)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(29) | NPU_NEXT0_ch_start(29)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(812)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(30) | NPU_NEXT0_ch_start(30)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(840)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(31) | NPU_NEXT0_ch_start(31)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(868)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(32) | NPU_NEXT0_ch_start(32)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(896)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(33) | NPU_NEXT0_ch_start(33)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(924)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(34) | NPU_NEXT0_ch_start(34)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(952)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(35) | NPU_NEXT0_ch_start(35)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(980)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(36) | NPU_NEXT0_ch_start(36)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1008)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(37) | NPU_NEXT0_ch_start(37)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1036)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(38) | NPU_NEXT0_ch_start(38)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1064)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(39) | NPU_NEXT0_ch_start(39)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1092)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(40) | NPU_NEXT0_ch_start(40)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1120)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(41) | NPU_NEXT0_ch_start(41)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1148)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(42) | NPU_NEXT0_ch_start(42)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1176)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(43) | NPU_NEXT0_ch_start(43)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1204)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(44) | NPU_NEXT0_ch_start(44)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1232)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(45) | NPU_NEXT0_ch_start(45)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1260)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(46) | NPU_NEXT0_ch_start(46)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1288)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(47) | NPU_NEXT0_ch_start(47)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1316)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(48) | NPU_NEXT0_ch_start(48)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1344)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(49) | NPU_NEXT0_ch_start(49)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1372)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(50) | NPU_NEXT0_ch_start(50)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1400)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(51) | NPU_NEXT0_ch_start(51)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1428)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(52) | NPU_NEXT0_ch_start(52)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1456)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(53) | NPU_NEXT0_ch_start(53)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1484)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(54) | NPU_NEXT0_ch_start(54)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1512)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(55) | NPU_NEXT0_ch_start(55)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1540)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(56) | NPU_NEXT0_ch_start(56)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1568)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(57) | NPU_NEXT0_ch_start(57)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1596)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(58) | NPU_NEXT0_ch_start(58)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1624)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(59) | NPU_NEXT0_ch_start(59)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1652)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(60) | NPU_NEXT0_ch_start(60)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1680)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(61) | NPU_NEXT0_ch_start(61)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1708)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(62) | NPU_NEXT0_ch_start(62)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1736)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(63)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1764)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(3) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(6) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60062000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA2_SRC0, NPU_RDMA2_SRC0_sa(0x24180)
CONF 0, NPU_RDMA2_BLK, NPU_RDMA2_BLK_line(58)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(59) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 2
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3500000)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(59) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(422) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(59) | NPU_FMAP0_col(224)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(0) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(0)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1) | NPU_NEXT0_ch_start(1)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(28)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2) | NPU_NEXT0_ch_start(2)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(56)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(3) | NPU_NEXT0_ch_start(3)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(84)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(4) | NPU_NEXT0_ch_start(4)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(112)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(5) | NPU_NEXT0_ch_start(5)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(140)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(6) | NPU_NEXT0_ch_start(6)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(168)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(7) | NPU_NEXT0_ch_start(7)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(196)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(8) | NPU_NEXT0_ch_start(8)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(224)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(9) | NPU_NEXT0_ch_start(9)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(252)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(10) | NPU_NEXT0_ch_start(10)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(280)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(11) | NPU_NEXT0_ch_start(11)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(308)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(12) | NPU_NEXT0_ch_start(12)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(336)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(13) | NPU_NEXT0_ch_start(13)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(364)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(14) | NPU_NEXT0_ch_start(14)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(392)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(15) | NPU_NEXT0_ch_start(15)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(420)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(16) | NPU_NEXT0_ch_start(16)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(448)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(17) | NPU_NEXT0_ch_start(17)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(476)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(18) | NPU_NEXT0_ch_start(18)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(504)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(19) | NPU_NEXT0_ch_start(19)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(532)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(20) | NPU_NEXT0_ch_start(20)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(560)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(21) | NPU_NEXT0_ch_start(21)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(588)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(22) | NPU_NEXT0_ch_start(22)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(616)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(23) | NPU_NEXT0_ch_start(23)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(644)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(24) | NPU_NEXT0_ch_start(24)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(672)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(25) | NPU_NEXT0_ch_start(25)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(700)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(26) | NPU_NEXT0_ch_start(26)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(728)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(27) | NPU_NEXT0_ch_start(27)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(756)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(28) | NPU_NEXT0_ch_start(28)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(784)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(29) | NPU_NEXT0_ch_start(29)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(812)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(30) | NPU_NEXT0_ch_start(30)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(840)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(31) | NPU_NEXT0_ch_start(31)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(868)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(32) | NPU_NEXT0_ch_start(32)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(896)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(33) | NPU_NEXT0_ch_start(33)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(924)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(34) | NPU_NEXT0_ch_start(34)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(952)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(35) | NPU_NEXT0_ch_start(35)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(980)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(36) | NPU_NEXT0_ch_start(36)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1008)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(37) | NPU_NEXT0_ch_start(37)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1036)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(38) | NPU_NEXT0_ch_start(38)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1064)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(39) | NPU_NEXT0_ch_start(39)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1092)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(40) | NPU_NEXT0_ch_start(40)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1120)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(41) | NPU_NEXT0_ch_start(41)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1148)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(42) | NPU_NEXT0_ch_start(42)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1176)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(43) | NPU_NEXT0_ch_start(43)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1204)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(44) | NPU_NEXT0_ch_start(44)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1232)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(45) | NPU_NEXT0_ch_start(45)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1260)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(46) | NPU_NEXT0_ch_start(46)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1288)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(47) | NPU_NEXT0_ch_start(47)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1316)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(48) | NPU_NEXT0_ch_start(48)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1344)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(49) | NPU_NEXT0_ch_start(49)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1372)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(50) | NPU_NEXT0_ch_start(50)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1400)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(51) | NPU_NEXT0_ch_start(51)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1428)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(52) | NPU_NEXT0_ch_start(52)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1456)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(53) | NPU_NEXT0_ch_start(53)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1484)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(54) | NPU_NEXT0_ch_start(54)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1512)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(55) | NPU_NEXT0_ch_start(55)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1540)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(56) | NPU_NEXT0_ch_start(56)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1568)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(57) | NPU_NEXT0_ch_start(57)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1596)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(58) | NPU_NEXT0_ch_start(58)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1624)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(59) | NPU_NEXT0_ch_start(59)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1652)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(60) | NPU_NEXT0_ch_start(60)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1680)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(61) | NPU_NEXT0_ch_start(61)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1708)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(62) | NPU_NEXT0_ch_start(62)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1736)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(63)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(1764)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONF 0, NPU_STORE, NPU_STORE_en(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(2) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(6)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(5) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(3)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(3) | NPU_ZPAD_l(9) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(6) | NPU_ZPAD_l(6) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(0) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONV 0
NOP 0, 0
CONF 0, NPU_ZPAD, NPU_ZPAD_b(8) | NPU_ZPAD_r(9) | NPU_ZPAD_l(3) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(1) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(10)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(61) | NPU_TRIM0_wc(230)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60093000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(7168)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(7168)
CONF 0, NPU_RDMA0_DST, NPU_RDMA0_DST_dl(0)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(28)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(29) | NPU_NMEM_RDMA1_w(7)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(64)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509000)
CONF 3, NPU_GETW1, NPU_GETW1_len(1024)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1856) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(29) | NPU_FMAP0_col(112)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_NEXT2, NPU_NEXT2_line(0)
CONF 0, NPU_TRIM0, NPU_TRIM0_hc(0) | NPU_TRIM0_wc(0)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(1) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(4)
CONF 0, NPU_POOL, NPU_POOL_zpad_r(1) | NPU_POOL_zpad_l(1) | NPU_POOL_zpad_b(0) | NPU_POOL_zpad_t(1) | NPU_POOL_stride(1) | NPU_POOL_size(1) | NPU_POOL_mode(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600c4000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(896)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(896)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(55)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(56) | NPU_NMEM_WDMA1_w(56)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6002f400)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(29)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(30) | NPU_NMEM_RDMA1_w(7)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509000)
CONF 3, NPU_GETW2, NPU_GETW2_back(1024)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1920) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(30) | NPU_FMAP0_col(112)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(1) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(4)
CONF 0, NPU_POOL, NPU_POOL_zpad_r(1) | NPU_POOL_zpad_l(1) | NPU_POOL_zpad_b(0) | NPU_POOL_zpad_t(0) | NPU_POOL_stride(1) | NPU_POOL_size(1) | NPU_POOL_mode(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600d0400)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60060400)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509000)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(1) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(4)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600dc800)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60091400)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(28)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(29) | NPU_NMEM_RDMA1_w(7)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509000)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1856) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(29) | NPU_FMAP0_col(112)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(1) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(4)
CONF 0, NPU_POOL, NPU_POOL_zpad_r(1) | NPU_POOL_zpad_l(1) | NPU_POOL_zpad_b(1) | NPU_POOL_zpad_t(0) | NPU_POOL_stride(1) | NPU_POOL_size(1) | NPU_POOL_mode(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600e8c00)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600c4000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(896)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(896)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(55)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(56) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509400)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_FM2, NPU_NMEM_FM2_l(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONF 0, NPU_BN, NPU_BN_mode(1)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600f5000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(16384)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(16384)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(13)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(14) | NPU_NMEM_WDMA1_w(4)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(256)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600d0400)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509400)
CONF 3, NPU_GETW2, NPU_GETW2_back(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x6012d000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600dc800)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509400)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60165000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600e8c00)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3509400)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x6019d000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600c4000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(223)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(224) | NPU_NMEM_RDMA1_w(56)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x350e400)
CONF 3, NPU_GETW1, NPU_GETW1_len(5120)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(498) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(56) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(56) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x350f800)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(496) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(64) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(896)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(896)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(223)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(224) | NPU_NMEM_WDMA1_w(56)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(55)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(56) | NPU_NMEM_RDMA1_w(56)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3519c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600f5000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(256)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x601d5000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(16384)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(16384)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(13)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(14) | NPU_NMEM_WDMA1_w(4)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(256)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6000c400)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(896)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(896)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(55)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(56) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3519c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6012d000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(256)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x6020d000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60018800)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(896)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(896)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(55)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(56) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3519c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60165000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(256)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60245000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60024c00)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(896)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(896)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(55)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(56) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3519c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6019d000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(256)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x6027d000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x601d5000)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351fc00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6020d000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351fc00)
CONF 3, NPU_GETW2, NPU_GETW2_back(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60038000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60245000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351fc00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60070000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6027d000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x351fc00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600a8000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x601d5000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3840) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3520c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(120) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3525000)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(120) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x352f400)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3534400)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600e0000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60209000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(15)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(16) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(4096) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(256) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(16) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3520c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(256) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(128) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3525000)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(128) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x352f400)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3534400)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60118000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60241000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(15)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(16) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(4096) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(256) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(16) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3520c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(256) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(128) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3525000)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(128) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x352f400)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60070000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3534400)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60150000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60279000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3840) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3520c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(120) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3525000)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(120) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x352f400)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600a8000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3534400)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60188000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600e0000)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3535400)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60118000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3535400)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60038000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60150000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3535400)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60070000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60188000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3535400)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600a8000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600e0000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3840) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3536400)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(120) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x353a800)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(120) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3544c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3549c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x601c0000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(3584)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(3584)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(55)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(56) | NPU_NMEM_WDMA1_w(56)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(4)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60114000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(15)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(16) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(4096) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(256) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(16) | NPU_FMAP0_col(56)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3536400)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(256) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(128) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x353a800)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(128) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3544c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3549c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x601f1000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6014c000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(15)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(16) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(4096) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(256) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(16) | NPU_FMAP0_col(56)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3536400)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(256) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(128) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x353a800)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(128) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3544c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60070000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3549c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60222000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60184000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3840) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(56)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3536400)
CONF 3, NPU_GETW1, NPU_GETW1_len(17408)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(120) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(63) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x353a800)
CONF 3, NPU_GETW1, NPU_GETW1_len(41984)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(120) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(64)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(64) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3544c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(20480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600a8000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3549c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4096)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(56)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60253000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x601c0000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(3584)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(3584)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(51)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(52) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x354ac00)
CONF 3, NPU_GETW1, NPU_GETW1_len(139264)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(208) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(13) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(16384)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(16384)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(6)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(7) | NPU_NMEM_WDMA1_w(2)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(512)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x601f1000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x354ac00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x6001c000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60222000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x354ac00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60038000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60253000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x354ac00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60054000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x601c0000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(55)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(56) | NPU_NMEM_RDMA1_w(56)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x356cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(34816)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(56)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3575400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(7) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x359dc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(6)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(7) | NPU_NMEM_RDMA1_w(2)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(512)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35afc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60070000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x601ed800)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(3584)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(3584)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(59)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(60) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x356cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(34816)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(56)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3575400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(7) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x359dc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6001c000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(6)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(7) | NPU_NMEM_RDMA1_w(2)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(512)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35afc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x6008c000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6021e800)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(3584)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(3584)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(59)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(60) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x356cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(34816)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(56)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3575400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(7) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x359dc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(6)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(7) | NPU_NMEM_RDMA1_w(2)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(512)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35afc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600a8000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x6024f800)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(3584)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(3584)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(59)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(60) | NPU_NMEM_RDMA1_w(56)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(4)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x356cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(34816)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(56)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(505) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(7)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(56)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3575400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(504) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(8)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(896) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(56) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(7) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x359dc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(56) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60054000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(6)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(7) | NPU_NMEM_RDMA1_w(2)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(512)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35afc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(3584) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600c4000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60070000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35b1c00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7168) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(13)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(14) | NPU_NMEM_WDMA1_w(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600a8000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35b1c00)
CONF 3, NPU_GETW2, NPU_GETW2_back(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60038000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60070000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7680) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(480) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35b3c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(67584)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(480) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35c4400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(1792) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1792) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(112) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35ecc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(112) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35fec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(7168) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7168) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600e0000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600a4000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7680) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(480) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35b3c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(67584)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(480) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35c4400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(1792) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1792) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(112) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35ecc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(112) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x35fec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(7168) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7168) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60118000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600e0000)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3600c00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60118000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3600c00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60038000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600e0000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7680) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(480) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3602c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(67584)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(480) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3613400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(1792) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1792) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(112) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x363bc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(112) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x364dc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(7168) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7168) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60070000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60114000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7680) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(480) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3602c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(67584)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(480) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3613400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(1792) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1792) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(112) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x363bc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(112) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x364dc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(7168) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7168) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600a8000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60070000)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x364fc00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600a8000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x364fc00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(0) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3, refetch
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60038000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60070000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7680) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(480) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3651c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(67584)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(480) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3662400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(1792) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1792) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(112) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x368ac00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(112) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x369cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(7168) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7168) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x600e0000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(3584)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(3584)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(55)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(56) | NPU_NMEM_WDMA1_w(28)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(8)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600a4000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(14)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(15) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7680) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(480) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(15) | NPU_FMAP0_col(28)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3651c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(67584)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(480) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(240) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(127) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3662400)
CONF 3, NPU_GETW1, NPU_GETW1_len(165888)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(240) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(1792) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(128)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(1792) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(112) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(128) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x368ac00)
CONF 3, NPU_GETW1, NPU_GETW1_len(73728)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(112) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(2)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x369cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(8192)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(7168) | NPU_NMEM_FM1_w(2)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(7168) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(28)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60111000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600e0000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(3584)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(3584)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(51)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(52) | NPU_NMEM_RDMA1_w(28)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(8)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x369ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(540672)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(416) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(7168) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(13) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1023) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(16384)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(16384)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(6)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(7) | NPU_NMEM_WDMA1_w(1)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(1024)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60111000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x369ec00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x6001c000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x600e0000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(55)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(56) | NPU_NMEM_RDMA1_w(28)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3722c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(135168)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(28)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(28)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60038000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(7168)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(7168)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(13)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(14) | NPU_NMEM_WDMA1_w(14)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(32)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60111000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3722c00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60050800)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(7168)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(7168)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(27)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(28) | NPU_NMEM_RDMA1_w(14)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(32)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3743c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(659456)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(508) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(32) | NPU_NMEM_PS1_w(4)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(3584) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(28) | NPU_FMAP0_col(28)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(3584) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(14) | NPU_FMAP0_col(14)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x37e4c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(278528)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1023) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(16384)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(16384)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(13)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(14) | NPU_NMEM_RDMA1_w(1)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(1024)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3828c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(16384)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(1024)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x382cc00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(16384)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(16384)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(14) | NPU_NMEM_WDMA1_w(1)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(1024)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3830c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(266240)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3871c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(659456)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3912c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(278528)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1023) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3956c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(16384)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(1024)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x395ac00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x395ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(266240)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x399fc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(659456)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3a40c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(278528)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1023) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3a84c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(16384)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(1024)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3a88c00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3a8cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(266240)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3acdc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(659456)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3b6ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(278528)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1023) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3bb2c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(16384)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(1024)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3bb6c00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3bbac00)
CONF 3, NPU_GETW1, NPU_GETW1_len(266240)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3bfbc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(659456)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3c9cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(278528)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1023) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3ce0c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(16384)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(1024)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3ce4c00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(1)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3ce8c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(266240)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(255) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3d29c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(659456)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(256)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(256) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3dcac00)
CONF 3, NPU_GETW1, NPU_GETW1_len(278528)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1023) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3e0ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(16384)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(1024)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(14)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(1024) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x3e12c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(2129920)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(14)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2047) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2048) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(32768)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(32768)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(6)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(7) | NPU_NMEM_WDMA1_w(1)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(2048)
WDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x401ac00)
CONF 3, NPU_GETW1, NPU_GETW1_len(532480)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x409cc00)
CONF 3, NPU_GETW1, NPU_GETW1_len(2629632)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(1) | NPU_TRIM_ho(0) | NPU_TRIM_hm(1)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x431ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(1081344)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(511) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(7) | NPU_FMAP0_col(7)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2047) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2048) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_TRIM, NPU_TRIM_wo(0) | NPU_TRIM_wv(0) | NPU_TRIM_w(0) | NPU_TRIM_ho(0) | NPU_TRIM_hm(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_RDMA0_SRC1, NPU_RDMA0_SRC1_pitch(32768)
CONF 0, NPU_RDMA0_SRC2, NPU_RDMA0_SRC2_len(32768)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(6)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(7) | NPU_NMEM_RDMA1_w(1)
CONF 0, NPU_NMEM_RDMA2, NPU_NMEM_RDMA2_l(2048)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x4426c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(32768)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(2048)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x442ec00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2048) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x4436c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(1056768)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(511) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x4538c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(2629632)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x47bac00)
CONF 3, NPU_GETW1, NPU_GETW1_len(1081344)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(511) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2047) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2048) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(1)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x48c2c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(32768)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(2048)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x48cac00)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
CONF 0, NPU_NMEM_WDMA0, NPU_NMEM_WDMA0_offset_x(0) | NPU_NMEM_WDMA0_offset_y(0) | NPU_NMEM_WDMA0_config(2)
WDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(896) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2048) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x48d2c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(1056768)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(896) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(511) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(448) | NPU_NMEM_ST1_w(4)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(511) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(9)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x49d4c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(2629632)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(448) | NPU_NMEM_FM1_w(4)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(510) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(16) | NPU_NMEM_PS1_w(2)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(224) | NPU_NMEM_ST1_w(7)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(512)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(512) | NPU_NEXT1_format(10)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(1) | NPU_ZPAD_r(1) | NPU_ZPAD_l(1) | NPU_ZPAD_t(1)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(0)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(0) | NPU_PCONV_order(2)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x4c56c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(1081344)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(2)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(224) | NPU_NMEM_FM1_w(7)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(511) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(8) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(14336) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(2047) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2048) | NPU_NEXT1_format(8)
CONF 0, NPU_ZPAD, NPU_ZPAD_b(0) | NPU_ZPAD_r(0) | NPU_ZPAD_l(0) | NPU_ZPAD_t(0)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(2)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60000000)
CONF 0, NPU_NMEM_RDMA0, NPU_NMEM_RDMA0_offset_x(0) | NPU_NMEM_RDMA0_offset_y(0) | NPU_NMEM_RDMA0_config(2)
RDMA 0, 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x4d5ec00)
CONF 3, NPU_GETW1, NPU_GETW1_len(32768)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(14336) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(1)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(14336) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(2048)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(1) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(15)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(1) | NPU_PCONV_bn(1) | NPU_PCONV_order(0)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x60000000)
WDMA 0, 0
SYNC bar
INTR 0, 0x81
SYNC wfc
CONF 0, NPU_RDMA0_SRC0, NPU_RDMA0_SRC0_sa(0x60038000)
CONF 0, NPU_RDMA0_BLK, NPU_RDMA0_BLK_line(0)
CONF 0, NPU_NMEM_RDMA1, NPU_NMEM_RDMA1_h(1) | NPU_NMEM_RDMA1_w(1)
RDMA 0, 0
NOP 0, 0
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(2)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(2048) | NPU_NMEM_PS1_w(1)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(1)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(128) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(1) | NPU_FMAP0_col(1)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2048) | NPU_NEXT1_format(10)
CONF 0, NPU_CONV, NPU_CONV_en(0) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(2) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(19)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(0) | NPU_PCONV_shift(0) | NPU_PCONV_pool(0) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(0)
CONV 0
SYNC bar
CONF 3, NPU_LWT, NPU_LWT_prefetch(0) | NPU_LWT_w16b(0) | NPU_LWT_decomp(0)
CONF 3, NPU_GETW0, NPU_GETW0_sa(0x4d66c00)
CONF 3, NPU_GETW1, NPU_GETW1_len(4128)
CONF 3, NPU_NMEM_WT, NPU_NMEM_WT_restart(1) | NPU_NMEM_WT_sa(0x0) | NPU_NMEM_WT_ea(0x1ff)
GETW 3
NOP 3, 0
CONF 0, NPU_NMEM_FM0, NPU_NMEM_FM0_offset_x(0) | NPU_NMEM_FM0_offset_y(0) | NPU_NMEM_FM0_config(1)
CONF 0, NPU_NMEM_FM1, NPU_NMEM_FM1_h(128) | NPU_NMEM_FM1_w(1)
CONF 0, NPU_NMEM_PS0, NPU_NMEM_PS0_offset_x(0) | NPU_NMEM_PS0_offset_y(0) | NPU_NMEM_PS0_config(0)
CONF 0, NPU_NMEM_PS1, NPU_NMEM_PS1_h(0) | NPU_NMEM_PS1_w(0)
CONF 0, NPU_NMEM_PS2, NPU_NMEM_PS2_l(0)
CONF 0, NPU_NMEM_ST0, NPU_NMEM_ST0_offset_x(0) | NPU_NMEM_ST0_offset_y(0) | NPU_NMEM_ST0_config(2)
CONF 0, NPU_NMEM_ST1, NPU_NMEM_ST1_h(2) | NPU_NMEM_ST1_w(1)
CONF 0, NPU_FMAP0, NPU_FMAP0_row(128) | NPU_FMAP0_col(16)
CONF 0, NPU_FMAP1, NPU_FMAP1_ch(1)
CONF 0, NPU_NEXT0, NPU_NEXT0_ch_end(1) | NPU_NEXT0_ch_start(0)
CONF 0, NPU_NEXT1, NPU_NEXT1_ch_total(2) | NPU_NEXT1_format(8)
CONF 0, NPU_CONV, NPU_CONV_en(1) | NPU_CONV_ch_resume(0) | NPU_CONV_full_ch(1) | NPU_CONV_ps_och(0) | NPU_CONV_add_shift(0) | NPU_CONV_pformat(1) | NPU_CONV_zero(0) | NPU_CONV_step(0) | NPU_CONV_hstride2(0) | NPU_CONV_mode(8)
CONF 0, NPU_STORE, NPU_STORE_en(1)
CONF 0, NPU_PCONV, NPU_PCONV_en(1) | NPU_PCONV_shift(0) | NPU_PCONV_pool(1) | NPU_PCONV_relu(0) | NPU_PCONV_bn(0) | NPU_PCONV_order(4)
CONF 0, NPU_POOL, NPU_POOL_zpad_r(0) | NPU_POOL_zpad_l(0) | NPU_POOL_zpad_b(0) | NPU_POOL_zpad_t(0) | NPU_POOL_stride(0) | NPU_POOL_size(0) | NPU_POOL_mode(3)
CONF 0, NPU_GAP, NPU_GAP_shift(9) | NPU_GAP_mul(16384)
CONV 0
NOP 0, 0
CONF 0, NPU_WDMA0_DST0, NPU_WDMA0_DST0_da(0x800000)
CONF 0, NPU_WDMA0_DST1, NPU_WDMA0_DST1_pitch(32)
CONF 0, NPU_WDMA0_DST2, NPU_WDMA0_DST2_len(32)
CONF 0, NPU_WDMA0_BLK, NPU_WDMA0_BLK_line(0)
CONF 0, NPU_NMEM_WDMA1, NPU_NMEM_WDMA1_h(1) | NPU_NMEM_WDMA1_w(1)
CONF 0, NPU_NMEM_WDMA2, NPU_NMEM_WDMA2_l(2)
WDMA 0, 0
SYNC bar
INTR 0, 0x81
NOP 0, 0
