# MIPS_CPU_pipeline

This is a CPU kernel implemented in Verilog, which can supports 17 different instructions in MIPS:
- add, sub, and, or, xor, nor, slt
- addi, andi, ori, xori, slti
- lw, sw
- beq, bne, j
It solves all kinds of hazard in circuits design.
