#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x171c770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x171c900 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x170f2d0 .functor NOT 1, L_0x176a530, C4<0>, C4<0>, C4<0>;
L_0x176a310 .functor XOR 2, L_0x176a1b0, L_0x176a270, C4<00>, C4<00>;
L_0x176a420 .functor XOR 2, L_0x176a310, L_0x176a380, C4<00>, C4<00>;
v0x1765e10_0 .net *"_ivl_10", 1 0, L_0x176a380;  1 drivers
v0x1765f10_0 .net *"_ivl_12", 1 0, L_0x176a420;  1 drivers
v0x1765ff0_0 .net *"_ivl_2", 1 0, L_0x1769180;  1 drivers
v0x17660b0_0 .net *"_ivl_4", 1 0, L_0x176a1b0;  1 drivers
v0x1766190_0 .net *"_ivl_6", 1 0, L_0x176a270;  1 drivers
v0x17662c0_0 .net *"_ivl_8", 1 0, L_0x176a310;  1 drivers
v0x17663a0_0 .net "a", 0 0, v0x1762f40_0;  1 drivers
v0x1766440_0 .net "b", 0 0, v0x1762fe0_0;  1 drivers
v0x17664e0_0 .net "c", 0 0, v0x1763080_0;  1 drivers
v0x1766580_0 .var "clk", 0 0;
v0x1766620_0 .net "d", 0 0, v0x17631c0_0;  1 drivers
v0x17666c0_0 .net "out_pos_dut", 0 0, L_0x176a030;  1 drivers
v0x1766760_0 .net "out_pos_ref", 0 0, L_0x1767c90;  1 drivers
v0x1766800_0 .net "out_sop_dut", 0 0, L_0x1768d20;  1 drivers
v0x17668a0_0 .net "out_sop_ref", 0 0, L_0x173d6f0;  1 drivers
v0x1766940_0 .var/2u "stats1", 223 0;
v0x17669e0_0 .var/2u "strobe", 0 0;
v0x1766a80_0 .net "tb_match", 0 0, L_0x176a530;  1 drivers
v0x1766b50_0 .net "tb_mismatch", 0 0, L_0x170f2d0;  1 drivers
v0x1766bf0_0 .net "wavedrom_enable", 0 0, v0x1763490_0;  1 drivers
v0x1766cc0_0 .net "wavedrom_title", 511 0, v0x1763530_0;  1 drivers
L_0x1769180 .concat [ 1 1 0 0], L_0x1767c90, L_0x173d6f0;
L_0x176a1b0 .concat [ 1 1 0 0], L_0x1767c90, L_0x173d6f0;
L_0x176a270 .concat [ 1 1 0 0], L_0x176a030, L_0x1768d20;
L_0x176a380 .concat [ 1 1 0 0], L_0x1767c90, L_0x173d6f0;
L_0x176a530 .cmp/eeq 2, L_0x1769180, L_0x176a420;
S_0x171ca90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x171c900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x170f6b0 .functor AND 1, v0x1763080_0, v0x17631c0_0, C4<1>, C4<1>;
L_0x170fa90 .functor NOT 1, v0x1762f40_0, C4<0>, C4<0>, C4<0>;
L_0x170fe70 .functor NOT 1, v0x1762fe0_0, C4<0>, C4<0>, C4<0>;
L_0x17100f0 .functor AND 1, L_0x170fa90, L_0x170fe70, C4<1>, C4<1>;
L_0x1727390 .functor AND 1, L_0x17100f0, v0x1763080_0, C4<1>, C4<1>;
L_0x173d6f0 .functor OR 1, L_0x170f6b0, L_0x1727390, C4<0>, C4<0>;
L_0x1767110 .functor NOT 1, v0x1762fe0_0, C4<0>, C4<0>, C4<0>;
L_0x1767180 .functor OR 1, L_0x1767110, v0x17631c0_0, C4<0>, C4<0>;
L_0x1767290 .functor AND 1, v0x1763080_0, L_0x1767180, C4<1>, C4<1>;
L_0x1767350 .functor NOT 1, v0x1762f40_0, C4<0>, C4<0>, C4<0>;
L_0x1767420 .functor OR 1, L_0x1767350, v0x1762fe0_0, C4<0>, C4<0>;
L_0x1767490 .functor AND 1, L_0x1767290, L_0x1767420, C4<1>, C4<1>;
L_0x1767610 .functor NOT 1, v0x1762fe0_0, C4<0>, C4<0>, C4<0>;
L_0x1767680 .functor OR 1, L_0x1767610, v0x17631c0_0, C4<0>, C4<0>;
L_0x17675a0 .functor AND 1, v0x1763080_0, L_0x1767680, C4<1>, C4<1>;
L_0x1767810 .functor NOT 1, v0x1762f40_0, C4<0>, C4<0>, C4<0>;
L_0x1767910 .functor OR 1, L_0x1767810, v0x17631c0_0, C4<0>, C4<0>;
L_0x17679d0 .functor AND 1, L_0x17675a0, L_0x1767910, C4<1>, C4<1>;
L_0x1767b80 .functor XNOR 1, L_0x1767490, L_0x17679d0, C4<0>, C4<0>;
v0x170ec00_0 .net *"_ivl_0", 0 0, L_0x170f6b0;  1 drivers
v0x170f000_0 .net *"_ivl_12", 0 0, L_0x1767110;  1 drivers
v0x170f3e0_0 .net *"_ivl_14", 0 0, L_0x1767180;  1 drivers
v0x170f7c0_0 .net *"_ivl_16", 0 0, L_0x1767290;  1 drivers
v0x170fba0_0 .net *"_ivl_18", 0 0, L_0x1767350;  1 drivers
v0x170ff80_0 .net *"_ivl_2", 0 0, L_0x170fa90;  1 drivers
v0x1710200_0 .net *"_ivl_20", 0 0, L_0x1767420;  1 drivers
v0x17614b0_0 .net *"_ivl_24", 0 0, L_0x1767610;  1 drivers
v0x1761590_0 .net *"_ivl_26", 0 0, L_0x1767680;  1 drivers
v0x1761670_0 .net *"_ivl_28", 0 0, L_0x17675a0;  1 drivers
v0x1761750_0 .net *"_ivl_30", 0 0, L_0x1767810;  1 drivers
v0x1761830_0 .net *"_ivl_32", 0 0, L_0x1767910;  1 drivers
v0x1761910_0 .net *"_ivl_36", 0 0, L_0x1767b80;  1 drivers
L_0x7f0091b7e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17619d0_0 .net *"_ivl_38", 0 0, L_0x7f0091b7e018;  1 drivers
v0x1761ab0_0 .net *"_ivl_4", 0 0, L_0x170fe70;  1 drivers
v0x1761b90_0 .net *"_ivl_6", 0 0, L_0x17100f0;  1 drivers
v0x1761c70_0 .net *"_ivl_8", 0 0, L_0x1727390;  1 drivers
v0x1761d50_0 .net "a", 0 0, v0x1762f40_0;  alias, 1 drivers
v0x1761e10_0 .net "b", 0 0, v0x1762fe0_0;  alias, 1 drivers
v0x1761ed0_0 .net "c", 0 0, v0x1763080_0;  alias, 1 drivers
v0x1761f90_0 .net "d", 0 0, v0x17631c0_0;  alias, 1 drivers
v0x1762050_0 .net "out_pos", 0 0, L_0x1767c90;  alias, 1 drivers
v0x1762110_0 .net "out_sop", 0 0, L_0x173d6f0;  alias, 1 drivers
v0x17621d0_0 .net "pos0", 0 0, L_0x1767490;  1 drivers
v0x1762290_0 .net "pos1", 0 0, L_0x17679d0;  1 drivers
L_0x1767c90 .functor MUXZ 1, L_0x7f0091b7e018, L_0x1767490, L_0x1767b80, C4<>;
S_0x1762410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x171c900;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1762f40_0 .var "a", 0 0;
v0x1762fe0_0 .var "b", 0 0;
v0x1763080_0 .var "c", 0 0;
v0x1763120_0 .net "clk", 0 0, v0x1766580_0;  1 drivers
v0x17631c0_0 .var "d", 0 0;
v0x17632b0_0 .var/2u "fail", 0 0;
v0x1763350_0 .var/2u "fail1", 0 0;
v0x17633f0_0 .net "tb_match", 0 0, L_0x176a530;  alias, 1 drivers
v0x1763490_0 .var "wavedrom_enable", 0 0;
v0x1763530_0 .var "wavedrom_title", 511 0;
E_0x171b0e0/0 .event negedge, v0x1763120_0;
E_0x171b0e0/1 .event posedge, v0x1763120_0;
E_0x171b0e0 .event/or E_0x171b0e0/0, E_0x171b0e0/1;
S_0x1762740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1762410;
 .timescale -12 -12;
v0x1762980_0 .var/2s "i", 31 0;
E_0x171af80 .event posedge, v0x1763120_0;
S_0x1762a80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1762410;
 .timescale -12 -12;
v0x1762c80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1762d60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1762410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1763710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x171c900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1767e40 .functor NOT 1, v0x1762f40_0, C4<0>, C4<0>, C4<0>;
L_0x1767ed0 .functor AND 1, L_0x1767e40, v0x1762fe0_0, C4<1>, C4<1>;
L_0x17680c0 .functor NOT 1, v0x1763080_0, C4<0>, C4<0>, C4<0>;
L_0x1768240 .functor AND 1, L_0x1767ed0, L_0x17680c0, C4<1>, C4<1>;
L_0x1768380 .functor AND 1, L_0x1768240, v0x17631c0_0, C4<1>, C4<1>;
L_0x1768550 .functor AND 1, v0x1762f40_0, v0x1762fe0_0, C4<1>, C4<1>;
L_0x1768710 .functor AND 1, L_0x1768550, v0x1763080_0, C4<1>, C4<1>;
L_0x17687d0 .functor NOT 1, v0x17631c0_0, C4<0>, C4<0>, C4<0>;
L_0x1768890 .functor AND 1, L_0x1768710, L_0x17687d0, C4<1>, C4<1>;
L_0x17689a0 .functor OR 1, L_0x1768380, L_0x1768890, C4<0>, C4<0>;
L_0x1768b10 .functor AND 1, v0x1762f40_0, v0x1762fe0_0, C4<1>, C4<1>;
L_0x1768b80 .functor AND 1, L_0x1768b10, v0x1763080_0, C4<1>, C4<1>;
L_0x1768c60 .functor AND 1, L_0x1768b80, v0x17631c0_0, C4<1>, C4<1>;
L_0x1768d20 .functor OR 1, L_0x17689a0, L_0x1768c60, C4<0>, C4<0>;
L_0x1768bf0 .functor NOT 1, v0x1762fe0_0, C4<0>, C4<0>, C4<0>;
L_0x1768f00 .functor OR 1, v0x1762f40_0, L_0x1768bf0, C4<0>, C4<0>;
L_0x1769050 .functor OR 1, L_0x1768f00, v0x1763080_0, C4<0>, C4<0>;
L_0x1769110 .functor NOT 1, v0x17631c0_0, C4<0>, C4<0>, C4<0>;
L_0x1769220 .functor OR 1, L_0x1769050, L_0x1769110, C4<0>, C4<0>;
L_0x1769330 .functor NOT 1, v0x1762fe0_0, C4<0>, C4<0>, C4<0>;
L_0x1769450 .functor OR 1, v0x1762f40_0, L_0x1769330, C4<0>, C4<0>;
L_0x1769510 .functor NOT 1, v0x1763080_0, C4<0>, C4<0>, C4<0>;
L_0x1769640 .functor OR 1, L_0x1769450, L_0x1769510, C4<0>, C4<0>;
L_0x1769750 .functor OR 1, L_0x1769640, v0x17631c0_0, C4<0>, C4<0>;
L_0x17698e0 .functor AND 1, L_0x1769220, L_0x1769750, C4<1>, C4<1>;
L_0x17699f0 .functor NOT 1, v0x1762f40_0, C4<0>, C4<0>, C4<0>;
L_0x1769b40 .functor OR 1, L_0x17699f0, v0x1762fe0_0, C4<0>, C4<0>;
L_0x1769c00 .functor NOT 1, v0x1763080_0, C4<0>, C4<0>, C4<0>;
L_0x1769d60 .functor OR 1, L_0x1769b40, L_0x1769c00, C4<0>, C4<0>;
L_0x1769e70 .functor OR 1, L_0x1769d60, v0x17631c0_0, C4<0>, C4<0>;
L_0x176a030 .functor AND 1, L_0x17698e0, L_0x1769e70, C4<1>, C4<1>;
v0x17638d0_0 .net *"_ivl_0", 0 0, L_0x1767e40;  1 drivers
v0x17639b0_0 .net *"_ivl_10", 0 0, L_0x1768550;  1 drivers
v0x1763a90_0 .net *"_ivl_12", 0 0, L_0x1768710;  1 drivers
v0x1763b80_0 .net *"_ivl_14", 0 0, L_0x17687d0;  1 drivers
v0x1763c60_0 .net *"_ivl_16", 0 0, L_0x1768890;  1 drivers
v0x1763d90_0 .net *"_ivl_18", 0 0, L_0x17689a0;  1 drivers
v0x1763e70_0 .net *"_ivl_2", 0 0, L_0x1767ed0;  1 drivers
v0x1763f50_0 .net *"_ivl_20", 0 0, L_0x1768b10;  1 drivers
v0x1764030_0 .net *"_ivl_22", 0 0, L_0x1768b80;  1 drivers
v0x17641a0_0 .net *"_ivl_24", 0 0, L_0x1768c60;  1 drivers
v0x1764280_0 .net *"_ivl_28", 0 0, L_0x1768bf0;  1 drivers
v0x1764360_0 .net *"_ivl_30", 0 0, L_0x1768f00;  1 drivers
v0x1764440_0 .net *"_ivl_32", 0 0, L_0x1769050;  1 drivers
v0x1764520_0 .net *"_ivl_34", 0 0, L_0x1769110;  1 drivers
v0x1764600_0 .net *"_ivl_36", 0 0, L_0x1769220;  1 drivers
v0x17646e0_0 .net *"_ivl_38", 0 0, L_0x1769330;  1 drivers
v0x17647c0_0 .net *"_ivl_4", 0 0, L_0x17680c0;  1 drivers
v0x17649b0_0 .net *"_ivl_40", 0 0, L_0x1769450;  1 drivers
v0x1764a90_0 .net *"_ivl_42", 0 0, L_0x1769510;  1 drivers
v0x1764b70_0 .net *"_ivl_44", 0 0, L_0x1769640;  1 drivers
v0x1764c50_0 .net *"_ivl_46", 0 0, L_0x1769750;  1 drivers
v0x1764d30_0 .net *"_ivl_48", 0 0, L_0x17698e0;  1 drivers
v0x1764e10_0 .net *"_ivl_50", 0 0, L_0x17699f0;  1 drivers
v0x1764ef0_0 .net *"_ivl_52", 0 0, L_0x1769b40;  1 drivers
v0x1764fd0_0 .net *"_ivl_54", 0 0, L_0x1769c00;  1 drivers
v0x17650b0_0 .net *"_ivl_56", 0 0, L_0x1769d60;  1 drivers
v0x1765190_0 .net *"_ivl_58", 0 0, L_0x1769e70;  1 drivers
v0x1765270_0 .net *"_ivl_6", 0 0, L_0x1768240;  1 drivers
v0x1765350_0 .net *"_ivl_8", 0 0, L_0x1768380;  1 drivers
v0x1765430_0 .net "a", 0 0, v0x1762f40_0;  alias, 1 drivers
v0x17654d0_0 .net "b", 0 0, v0x1762fe0_0;  alias, 1 drivers
v0x17655c0_0 .net "c", 0 0, v0x1763080_0;  alias, 1 drivers
v0x17656b0_0 .net "d", 0 0, v0x17631c0_0;  alias, 1 drivers
v0x17659b0_0 .net "out_pos", 0 0, L_0x176a030;  alias, 1 drivers
v0x1765a70_0 .net "out_sop", 0 0, L_0x1768d20;  alias, 1 drivers
S_0x1765bf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x171c900;
 .timescale -12 -12;
E_0x17049f0 .event anyedge, v0x17669e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17669e0_0;
    %nor/r;
    %assign/vec4 v0x17669e0_0, 0;
    %wait E_0x17049f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1762410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17632b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1763350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1762410;
T_4 ;
    %wait E_0x171b0e0;
    %load/vec4 v0x17633f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17632b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1762410;
T_5 ;
    %wait E_0x171af80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %wait E_0x171af80;
    %load/vec4 v0x17632b0_0;
    %store/vec4 v0x1763350_0, 0, 1;
    %fork t_1, S_0x1762740;
    %jmp t_0;
    .scope S_0x1762740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1762980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1762980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x171af80;
    %load/vec4 v0x1762980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1762980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1762980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1762410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x171b0e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17631c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1763080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1762fe0_0, 0;
    %assign/vec4 v0x1762f40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17632b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1763350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x171c900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1766580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17669e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x171c900;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1766580_0;
    %inv;
    %store/vec4 v0x1766580_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x171c900;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1763120_0, v0x1766b50_0, v0x17663a0_0, v0x1766440_0, v0x17664e0_0, v0x1766620_0, v0x17668a0_0, v0x1766800_0, v0x1766760_0, v0x17666c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x171c900;
T_9 ;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1766940_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x171c900;
T_10 ;
    %wait E_0x171b0e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1766940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1766940_0, 4, 32;
    %load/vec4 v0x1766a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1766940_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1766940_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1766940_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17668a0_0;
    %load/vec4 v0x17668a0_0;
    %load/vec4 v0x1766800_0;
    %xor;
    %load/vec4 v0x17668a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1766940_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1766940_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1766760_0;
    %load/vec4 v0x1766760_0;
    %load/vec4 v0x17666c0_0;
    %xor;
    %load/vec4 v0x1766760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1766940_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1766940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1766940_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response16/top_module.sv";
