<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>2014.1_doc: xilskey_epshw.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="dirs.html"><span>Directories</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>xilskey_epshw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;<a class="el" href="xilskey__utils_8h.html">xilskey_utils.h</a>&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#a776f09f86fcb833ca0c2c327553d52c">XSK_EFUSEPS_RSA_KEY_HASH_LEN_BITS</a>&nbsp;&nbsp;&nbsp;(256)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#6e2aeb115d1f551fb28ce00f309bea71">XSK_EFUSEPS_RD_STROBE_WIDTH</a>(RefClk)&nbsp;&nbsp;&nbsp;((15 * (RefClk))/100000000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#7206b5e122da256c1efef0b0b3b17efb">XSK_EFUSEPS_BASE_ADDRESS</a>&nbsp;&nbsp;&nbsp;(0xF800D000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#cffdd48508149640b0bb1d4aef5a2e28">XSK_EFUSEPS_WR_UNLOCK_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#8019b5ff7ace64fee2c748f0cce85721">XSK_EFUSEPS_WR_LOCK_STATUS_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#bb5850e6f80ea48a93adbcaf5d101a8f">XSK_EFUSEPS_CONFIG_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(0xC)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#e2ff89ef580e3a7688a90c4994865f4e">XSK_EFUSEPS_STATUS_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#1ddcef1160329c35fae5393bb2f259de">XSK_EFUSEPS_CONTROL_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#fa6845b583b0fc093bc8271d8415e3da">XSK_EFUSEPS_PGM_STBW_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#4b1c0b78292eeeb33c06ea85e5e28213">XSK_EFUSEPS_RD_STBW_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x1C)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#d74d321d5613bd030723b66acc75794c">XSK_EFUSEPS_WR_UNLOCK_REG</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_WR_UNLOCK_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#87236175c0dcafbc35f49433045a8aff">XSK_EFUSEPS_WR_LOCK_STATUS_REG</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_WR_LOCK_STATUS_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#682aa06610107811cd89f930fe3cdf63">XSK_EFUSEPS_CONFIG_REG</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_CONFIG_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#a86aa3bdaa8dd13d22f9bde34d65b88b">XSK_EFUSEPS_STATUS_REG</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_STATUS_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#92cd13cd7e589e6c7df6d504d40aace2">XSK_EFUSEPS_CONTROL_REG</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_CONTROL_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#9bdc5178c15247c68c6caab6be5a5327">XSK_EFUSEPS_PGM_STBW_REG</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_PGM_STBW_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#8e7592af152db9c4d07911e089a925b6">XSK_EFUSEPS_RD_STBW_REG</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_RD_STBW_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#1313c604ecb1e250ace866a8a0ac30c9">XSK_EFUSEPS_WR_LOCK_STATUS_BIT</a>&nbsp;&nbsp;&nbsp;(0x1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#e201e5ff94751beffdf8e786937757b5">XSK_EFUSEPS_CONFIG_REDUNDANCY</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#5ec51fa3ecbdb1ba7f1556423f5ab473">XSK_EFUSEPS_CONFIG_TSU_H_A</a>&nbsp;&nbsp;&nbsp;(0x00002000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#9f2ae0943de3baa0e3a8918ed98ab948">XSK_EFUSEPS_CONFIG_TSU_H_CS</a>&nbsp;&nbsp;&nbsp;(0x00001000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#62f8ec9bac0df9f8d5cc52fbeffdcb59">XSK_EFUSEPS_CONFIG_MARGIN_RD</a>&nbsp;&nbsp;&nbsp;(0x00000030)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#aa8ce16ef55df7e301e0ad6354734607">XSK_EFUSEPS_CONFIG_CLK_DIV</a>&nbsp;&nbsp;&nbsp;(0x00000003)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#a6c9d24cd2e0e134eb121c3c4b9e15f4">XSK_EFUSEPS_STATUS_BISR_DONE</a>&nbsp;&nbsp;&nbsp;(0x80000000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#049d78e9465c8e8237d8febb0ea6f28d">XSK_EFUSEPS_STATUS_BISR_GO</a>&nbsp;&nbsp;&nbsp;(0x40000000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#53c887667e3af60cf7f8a9e4f60839e8">XSK_EFUSEPS_STATUS_BISR_BLANK</a>&nbsp;&nbsp;&nbsp;(0x00100000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#19020beff557389855fcb4f35428e167">XSK_EFUSEPS_STATUS_SDEBUG_DIS</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#c55217da78907fafc3e3411fc3a9f848">XSK_EFUSEPS_STATUS_WR_PROTECT</a>&nbsp;&nbsp;&nbsp;(0x00003000)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#d2b8d1cb4ba9a7202318556051a27df9">XSK_EFUSEPS_STATUS_TRIM</a>&nbsp;&nbsp;&nbsp;(0x000000FC)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#45657083aee9627042bcbb32c53781f3">XSK_EFUSEPS_CONTROL_PS_EN</a>&nbsp;&nbsp;&nbsp;(0x00000010)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#b751e076b169f67807fbdb16b931584a">XSK_EFUSEPS_CONTROL_WR_DIS</a>&nbsp;&nbsp;&nbsp;(0x00000002)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#810f3919e30678f7829ac198e1298832">XSK_EFUSEPS_CONTROL_RD_DIS</a>&nbsp;&nbsp;&nbsp;(0x00000001)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#9868f2164b97c7df299f4082219b085d">XSK_EFUSEPS_APB_WRITE_PROTECTION_ADDR_1_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#e1c68619e2fcbfeef406741d110707a7">XSK_EFUSEPS_APB_WRITE_PROTECTION_ADDR_2_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#6be592b6af43db49ba4ef4846a661a6b">XSK_EFUSEPS_APB_ROM_128K_CRC_ENABLE_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#3627dce9613f30f865e1a1dde02a54a4">XSK_EFUSEPS_APB_RSA_AUTH_ENABLE_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x2C)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#152ec57a9df69fbb6d31278822e34147">XSK_EFUSEPS_APB_ROM_UART_STATUS_ENABLE_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x5C0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#2e49eac5c76207a029130b994def0261">XSK_EFUSEPS_APB_ROM_NONSECURE_INITB_ENABLE_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x5C4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#56bf11658700df371c5136428a54bc66">XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x80)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#819103d54c1afc4ec7f660f3411f14d2">XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x580)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#aade3a4ffaa252ace5cc4e220eccb225">XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x880)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#8d9f6c28e94402afec35b6acb7d5b0b3">XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_END_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;(0xE00)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#e0d66c61e065733ad89aec5be19a8969">XSK_EFUSEPS_APB_MIRROR_ADDRESS</a>(Addr)&nbsp;&nbsp;&nbsp;(Addr + 0x87C - (2*(Addr%128)))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#532a28e31891ea5eef6e90feace7e87b">XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x80)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#c36aa317cc406296b324bbd22608c417">XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x8FC)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#d98b4ce954bc1df2835bc4045609204e">XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF_OFFSET</a>&nbsp;&nbsp;&nbsp;(0x860)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#45f2f246000b3df87c6401faff123a9f">XSK_EFUSEPS_APB_START_ADDR</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_APB_START_ADDR_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#19f03516c07deea661b2f04d6b15f3ff">XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#a84562feb864ed70294035df3a850385">XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#d4c50394d9ae1b569b3188d866f54d83">XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#e0d66c61e065733ad89aec5be19a8969">XSK_EFUSEPS_APB_MIRROR_ADDRESS</a>(Addr)&nbsp;&nbsp;&nbsp;(Addr + 0x87C - (2*(Addr%128)))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#88dc7cbcd3dcb8e264aa903f1e963a92">XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#664d81f9632aa3b0e16231d8d83804bc">XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#aaf2dc5b6ffb13b52fbc452953d7b328">XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#261f62ec9cc28bb4c739c2f1e4f85476">XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF</a>&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#41dd5c3eb5d551eceb2754abe1cf82c5">XilSKey_EfusePs_IsEfuseWriteProtected</a>()&nbsp;&nbsp;&nbsp;((Xil_In32(XSK_EFUSEPS_STATUS_REG) &amp; XSK_EFUSEPS_STATUS_WR_PROTECT)? TRUE : FALSE)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#cc9480a0a1798b481f77594e83b41d42">XilSKey_EfusePs_GenerateMatrixMap</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#b4a4c6fd06c5ece30d6e316bfd33a099">XilSKey_EfusePs_EccDecode</a> (const u8 *Corrupt, u8 *Syndrome)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#24fca9c990c3b6dfd95b50e0941addfe">XilSKey_EfusePs_EccEncode</a> (const u8 *InData, u8 *Ecc)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#d45ffd29cdae8d5a2ef26d9505c8356d">XilSKey_EfusePs_ControllerConfig</a> (u8 CtrlMode, u32 RefClk, u8 ReadMode)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#bbace0cee73b00a9535a3bdcd2ec45f0">XilSKey_EfusePs_IsAddressXilRestricted</a> (u32 Addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#e534e9f97d2c9e23f35466c9c26d2fa4">XilSKey_EfusePs_ControllerSetReadWriteEnable</a> (u32 ReadWriteEnable)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#3cf2f142a7f4a91a54bcd35ff9802e7a">XilSKey_EfusePs_ReadEfuseBit</a> (u32 Addr, u8 *Data)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilskey__epshw_8h.html#584f16ed98c0c5838545cddce386ecfc">XilSKey_EfusePs_WriteEfuseBit</a> (u32 Addr)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
MODIFICATION HISTORY:<p>
Ver Who Date Changes ----- ---- -------- -------------------------------------------------------- 1.00a rpoolla 04/26/13 First release <hr><h2>Define Documentation</h2>
<a class="anchor" name="41dd5c3eb5d551eceb2754abe1cf82c5"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_IsEfuseWriteProtected" ref="41dd5c3eb5d551eceb2754abe1cf82c5" args="()" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XilSKey_EfusePs_IsEfuseWriteProtected          </td>
          <td class="md" valign="top">(&nbsp;</td>
&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;((Xil_In32(XSK_EFUSEPS_STATUS_REG) &amp; XSK_EFUSEPS_STATUS_WR_PROTECT)? TRUE : FALSE)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This macro is used to check whether eFuse is write protected or not<p>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>TRUE if eFuse is write protected.</li><li>FALSE is eFuse is not write protected. </li></ul>
</dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="a84562feb864ed70294035df3a850385"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR" ref="a84562feb864ed70294035df3a850385" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse memory APB Customer key first half end address     </td>
  </tr>
</table>
<a class="anchor" name="819103d54c1afc4ec7f660f3411f14d2"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR_OFFSET" ref="819103d54c1afc4ec7f660f3411f14d2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_END_ADDR_OFFSET&nbsp;&nbsp;&nbsp;(0x580)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse memory APB Customer key first half end address     </td>
  </tr>
</table>
<a class="anchor" name="19f03516c07deea661b2f04d6b15f3ff"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR" ref="19f03516c07deea661b2f04d6b15f3ff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
If Redundant mode is enabled only First half addresses are valid.<p>
eFuse memory APB Customer key first half start address     </td>
  </tr>
</table>
<a class="anchor" name="56bf11658700df371c5136428a54bc66"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR_OFFSET" ref="56bf11658700df371c5136428a54bc66" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_CUSTOMER_KEY_FIRST_HALF_START_ADDR_OFFSET&nbsp;&nbsp;&nbsp;(0x80)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
If Redundant mode is enabled only First half addresses are valid. eFuse memory APB Customer key first half start address     </td>
  </tr>
</table>
<a class="anchor" name="8d9f6c28e94402afec35b6acb7d5b0b3"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_END_ADDR_OFFSET" ref="8d9f6c28e94402afec35b6acb7d5b0b3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_END_ADDR_OFFSET&nbsp;&nbsp;&nbsp;(0xE00)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse memory APB Customer key second half end address     </td>
  </tr>
</table>
<a class="anchor" name="d4c50394d9ae1b569b3188d866f54d83"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR" ref="d4c50394d9ae1b569b3188d866f54d83" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
If Single mode is enabled both First and Second half addresses are valid.<p>
eFuse memory APB Customer key second half start address     </td>
  </tr>
</table>
<a class="anchor" name="aade3a4ffaa252ace5cc4e220eccb225"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR_OFFSET" ref="aade3a4ffaa252ace5cc4e220eccb225" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_CUSTOMER_KEY_SECND_HALF_START_ADDR_OFFSET&nbsp;&nbsp;&nbsp;(0x880)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
If Single mode is enabled both First and Second half addresses are valid. eFuse memory APB Customer key second half start address     </td>
  </tr>
</table>
<a class="anchor" name="e0d66c61e065733ad89aec5be19a8969"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_MIRROR_ADDRESS" ref="e0d66c61e065733ad89aec5be19a8969" args="(Addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_MIRROR_ADDRESS          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Addr + 0x87C - (2*(Addr%128)))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mirror Address = addr + 2nd half start address + mirror offset     </td>
  </tr>
</table>
<a class="anchor" name="e0d66c61e065733ad89aec5be19a8969"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_MIRROR_ADDRESS" ref="e0d66c61e065733ad89aec5be19a8969" args="(Addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_MIRROR_ADDRESS          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">Addr&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(Addr + 0x87C - (2*(Addr%128)))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mirror Address = addr + 2nd half start address + mirror offset     </td>
  </tr>
</table>
<a class="anchor" name="6be592b6af43db49ba4ef4846a661a6b"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_ROM_128K_CRC_ENABLE_OFFSET" ref="6be592b6af43db49ba4ef4846a661a6b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_ROM_128K_CRC_ENABLE_OFFSET&nbsp;&nbsp;&nbsp;(0x28)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFUSE APB address for ROM 128k CRC enable offset     </td>
  </tr>
</table>
<a class="anchor" name="2e49eac5c76207a029130b994def0261"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_ROM_NONSECURE_INITB_ENABLE_OFFSET" ref="2e49eac5c76207a029130b994def0261" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_ROM_NONSECURE_INITB_ENABLE_OFFSET&nbsp;&nbsp;&nbsp;(0x5C4)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFUSE APB address for non-secure INIT_B signaling offset     </td>
  </tr>
</table>
<a class="anchor" name="152ec57a9df69fbb6d31278822e34147"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_ROM_UART_STATUS_ENABLE_OFFSET" ref="152ec57a9df69fbb6d31278822e34147" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_ROM_UART_STATUS_ENABLE_OFFSET&nbsp;&nbsp;&nbsp;(0x5C0)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFUSE APB address for RSA uart status enable on MIO48 offset     </td>
  </tr>
</table>
<a class="anchor" name="3627dce9613f30f865e1a1dde02a54a4"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_RSA_AUTH_ENABLE_OFFSET" ref="3627dce9613f30f865e1a1dde02a54a4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_RSA_AUTH_ENABLE_OFFSET&nbsp;&nbsp;&nbsp;(0x2C)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFUSE APB address for RSA authentication enable offset     </td>
  </tr>
</table>
<a class="anchor" name="45f2f246000b3df87c6401faff123a9f"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_START_ADDR" ref="45f2f246000b3df87c6401faff123a9f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_START_ADDR&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_APB_START_ADDR_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse memory APB start address     </td>
  </tr>
</table>
<a class="anchor" name="aaf2dc5b6ffb13b52fbc452953d7b328"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR" ref="aaf2dc5b6ffb13b52fbc452953d7b328" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Following are the Xilinx reserved Tests bits in the First half of the eFUSE block.     </td>
  </tr>
</table>
<a class="anchor" name="261f62ec9cc28bb4c739c2f1e4f85476"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF" ref="261f62ec9cc28bb4c739c2f1e4f85476" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Following are the Xilinx reserved Tests bits in the Second half of the eFUSE block.     </td>
  </tr>
</table>
<a class="anchor" name="d98b4ce954bc1df2835bc4045609204e"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF_OFFSET" ref="d98b4ce954bc1df2835bc4045609204e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_TRIM_BITS_START_ADDR_2ND_HALF_OFFSET&nbsp;&nbsp;&nbsp;(0x860)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Following are the Xilinx reserved Tests bits in the Second half of the eFUSE block.     </td>
  </tr>
</table>
<a class="anchor" name="9868f2164b97c7df299f4082219b085d"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_WRITE_PROTECTION_ADDR_1_OFFSET" ref="9868f2164b97c7df299f4082219b085d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_WRITE_PROTECTION_ADDR_1_OFFSET&nbsp;&nbsp;&nbsp;(0x20)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse memory APB Customer key second half start address offset     </td>
  </tr>
</table>
<a class="anchor" name="e1c68619e2fcbfeef406741d110707a7"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_WRITE_PROTECTION_ADDR_2_OFFSET" ref="e1c68619e2fcbfeef406741d110707a7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_WRITE_PROTECTION_ADDR_2_OFFSET&nbsp;&nbsp;&nbsp;(0x24)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse memory APB Customer key second half start address offset     </td>
  </tr>
</table>
<a class="anchor" name="88dc7cbcd3dcb8e264aa903f1e963a92"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20" ref="88dc7cbcd3dcb8e264aa903f1e963a92" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Following are the Xilinx reserved Tests bits in the First half of the eFUSE block.     </td>
  </tr>
</table>
<a class="anchor" name="532a28e31891ea5eef6e90feace7e87b"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20_OFFSET" ref="532a28e31891ea5eef6e90feace7e87b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x20_OFFSET&nbsp;&nbsp;&nbsp;(0x80)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Following are the Xilinx reserved Tests bits in the First half of the eFUSE block.     </td>
  </tr>
</table>
<a class="anchor" name="664d81f9632aa3b0e16231d8d83804bc"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F" ref="664d81f9632aa3b0e16231d8d83804bc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_APB_START_ADDR + XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Following are the Xilinx reserved Tests bits in the First half of the eFUSE block.     </td>
  </tr>
</table>
<a class="anchor" name="c36aa317cc406296b324bbd22608c417"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F_OFFSET" ref="c36aa317cc406296b324bbd22608c417" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_APB_XILINX_RSVD_TEST_BIT_x23F_OFFSET&nbsp;&nbsp;&nbsp;(0x8FC)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Following are the Xilinx reserved Tests bits in the First half of the eFUSE block.     </td>
  </tr>
</table>
<a class="anchor" name="7206b5e122da256c1efef0b0b3b17efb"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_BASE_ADDRESS" ref="7206b5e122da256c1efef0b0b3b17efb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_BASE_ADDRESS&nbsp;&nbsp;&nbsp;(0xF800D000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse base address     </td>
  </tr>
</table>
<a class="anchor" name="aa8ce16ef55df7e301e0ad6354734607"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONFIG_CLK_DIV" ref="aa8ce16ef55df7e301e0ad6354734607" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONFIG_CLK_DIV&nbsp;&nbsp;&nbsp;(0x00000003)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reference clock scaler 2 b00 bypass clock divider 2 b01 div 2 2 b10 div 4 2 h11 div 8 XSK_EFUSEPS_STATUS_REG (Status Register)     </td>
  </tr>
</table>
<a class="anchor" name="62f8ec9bac0df9f8d5cc52fbeffdcb59"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONFIG_MARGIN_RD" ref="62f8ec9bac0df9f8d5cc52fbeffdcb59" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONFIG_MARGIN_RD&nbsp;&nbsp;&nbsp;(0x00000030)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse read margin control: 00 normal, 01 margin 1, 10 margin 2, 11 - undefined     </td>
  </tr>
</table>
<a class="anchor" name="e201e5ff94751beffdf8e786937757b5"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONFIG_REDUNDANCY" ref="e201e5ff94751beffdf8e786937757b5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONFIG_REDUNDANCY&nbsp;&nbsp;&nbsp;(0x00010000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Redundancy mode, if set, else single mode. This bit only applies to APB access. BISR and eFuse reader always work in redundancy mode.     </td>
  </tr>
</table>
<a class="anchor" name="682aa06610107811cd89f930fe3cdf63"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONFIG_REG" ref="682aa06610107811cd89f930fe3cdf63" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONFIG_REG&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_CONFIG_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CFG Configuration register     </td>
  </tr>
</table>
<a class="anchor" name="bb5850e6f80ea48a93adbcaf5d101a8f"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONFIG_REG_OFFSET" ref="bb5850e6f80ea48a93adbcaf5d101a8f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONFIG_REG_OFFSET&nbsp;&nbsp;&nbsp;(0xC)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CFG Configuration register offset     </td>
  </tr>
</table>
<a class="anchor" name="5ec51fa3ecbdb1ba7f1556423f5ab473"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONFIG_TSU_H_A" ref="5ec51fa3ecbdb1ba7f1556423f5ab473" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONFIG_TSU_H_A&nbsp;&nbsp;&nbsp;(0x00002000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse read/program setup/hold control between address and strobe assert 1 b0 1 ref clock cycle 1 b1 2 ref clock cycles     </td>
  </tr>
</table>
<a class="anchor" name="9f2ae0943de3baa0e3a8918ed98ab948"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONFIG_TSU_H_CS" ref="9f2ae0943de3baa0e3a8918ed98ab948" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONFIG_TSU_H_CS&nbsp;&nbsp;&nbsp;(0x00001000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse read/program setup/hold control between csb and strobe assert 1 b0 1 ref clock cycle 1 b1 2 ref clock cycles eFuse program setup/hold control between ps and csb active.     </td>
  </tr>
</table>
<a class="anchor" name="45657083aee9627042bcbb32c53781f3"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONTROL_PS_EN" ref="45657083aee9627042bcbb32c53781f3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONTROL_PS_EN&nbsp;&nbsp;&nbsp;(0x00000010)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
XSK_EFUSEPS_CONTROL_REG (Control register for eFuse program, read and write control) eFuse ps control, enable programming if set.     </td>
  </tr>
</table>
<a class="anchor" name="810f3919e30678f7829ac198e1298832"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONTROL_RD_DIS" ref="810f3919e30678f7829ac198e1298832" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONTROL_RD_DIS&nbsp;&nbsp;&nbsp;(0x00000001)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse read disable, if set     </td>
  </tr>
</table>
<a class="anchor" name="92cd13cd7e589e6c7df6d504d40aace2"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONTROL_REG" ref="92cd13cd7e589e6c7df6d504d40aace2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONTROL_REG&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_CONTROL_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CONTROL Control register     </td>
  </tr>
</table>
<a class="anchor" name="1ddcef1160329c35fae5393bb2f259de"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONTROL_REG_OFFSET" ref="1ddcef1160329c35fae5393bb2f259de" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONTROL_REG_OFFSET&nbsp;&nbsp;&nbsp;(0x14)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CONTROL Control register offset     </td>
  </tr>
</table>
<a class="anchor" name="b751e076b169f67807fbdb16b931584a"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_CONTROL_WR_DIS" ref="b751e076b169f67807fbdb16b931584a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_CONTROL_WR_DIS&nbsp;&nbsp;&nbsp;(0x00000002)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse write disable, if set.     </td>
  </tr>
</table>
<a class="anchor" name="9bdc5178c15247c68c6caab6be5a5327"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_PGM_STBW_REG" ref="9bdc5178c15247c68c6caab6be5a5327" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_PGM_STBW_REG&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_PGM_STBW_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PGM_STBW eFuse program strobe width register     </td>
  </tr>
</table>
<a class="anchor" name="fa6845b583b0fc093bc8271d8415e3da"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_PGM_STBW_REG_OFFSET" ref="fa6845b583b0fc093bc8271d8415e3da" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_PGM_STBW_REG_OFFSET&nbsp;&nbsp;&nbsp;(0x18)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PGM_STBW eFuse program strobe width register offset     </td>
  </tr>
</table>
<a class="anchor" name="8e7592af152db9c4d07911e089a925b6"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_RD_STBW_REG" ref="8e7592af152db9c4d07911e089a925b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_RD_STBW_REG&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_RD_STBW_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RD_STBW eFuse read strobe width register PSS eFUSE register bit defines &amp; description XSK_EFUSEPS_WR_LOCK_STATUS_REG (Write Protection Status Register)     </td>
  </tr>
</table>
<a class="anchor" name="4b1c0b78292eeeb33c06ea85e5e28213"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_RD_STBW_REG_OFFSET" ref="4b1c0b78292eeeb33c06ea85e5e28213" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_RD_STBW_REG_OFFSET&nbsp;&nbsp;&nbsp;(0x1C)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RD_STBW eFuse read strobe width register offset     </td>
  </tr>
</table>
<a class="anchor" name="6e2aeb115d1f551fb28ce00f309bea71"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_RD_STROBE_WIDTH" ref="6e2aeb115d1f551fb28ce00f309bea71" args="(RefClk)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_RD_STROBE_WIDTH          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">RefClk&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;((15 * (RefClk))/100000000)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Modified to have max of 32 bit value     </td>
  </tr>
</table>
<a class="anchor" name="a776f09f86fcb833ca0c2c327553d52c"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_RSA_KEY_HASH_LEN_BITS" ref="a776f09f86fcb833ca0c2c327553d52c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_RSA_KEY_HASH_LEN_BITS&nbsp;&nbsp;&nbsp;(256)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rsa Key hash length in bytes     </td>
  </tr>
</table>
<a class="anchor" name="53c887667e3af60cf7f8a9e4f60839e8"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_BISR_BLANK" ref="53c887667e3af60cf7f8a9e4f60839e8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_BISR_BLANK&nbsp;&nbsp;&nbsp;(0x00100000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse box is blank, i.e., not yet been written to, if set     </td>
  </tr>
</table>
<a class="anchor" name="a6c9d24cd2e0e134eb121c3c4b9e15f4"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_BISR_DONE" ref="a6c9d24cd2e0e134eb121c3c4b9e15f4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_BISR_DONE&nbsp;&nbsp;&nbsp;(0x80000000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Build in self test finished at boot time     </td>
  </tr>
</table>
<a class="anchor" name="049d78e9465c8e8237d8febb0ea6f28d"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_BISR_GO" ref="049d78e9465c8e8237d8febb0ea6f28d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_BISR_GO&nbsp;&nbsp;&nbsp;(0x40000000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Build in self test finished successfully     </td>
  </tr>
</table>
<a class="anchor" name="a86aa3bdaa8dd13d22f9bde34d65b88b"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_REG" ref="a86aa3bdaa8dd13d22f9bde34d65b88b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_REG&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_STATUS_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
STATUS Status register     </td>
  </tr>
</table>
<a class="anchor" name="e2ff89ef580e3a7688a90c4994865f4e"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_REG_OFFSET" ref="e2ff89ef580e3a7688a90c4994865f4e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_REG_OFFSET&nbsp;&nbsp;&nbsp;(0x10)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
STATUS Status register offset     </td>
  </tr>
</table>
<a class="anchor" name="19020beff557389855fcb4f35428e167"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_SDEBUG_DIS" ref="19020beff557389855fcb4f35428e167" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_SDEBUG_DIS&nbsp;&nbsp;&nbsp;(0x00010000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Security debug status, with authentication 0 security debug enabled 1 security debug disabled     </td>
  </tr>
</table>
<a class="anchor" name="d2b8d1cb4ba9a7202318556051a27df9"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_TRIM" ref="d2b8d1cb4ba9a7202318556051a27df9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_TRIM&nbsp;&nbsp;&nbsp;(0x000000FC)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Analog trim value     </td>
  </tr>
</table>
<a class="anchor" name="c55217da78907fafc3e3411fc3a9f848"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_STATUS_WR_PROTECT" ref="c55217da78907fafc3e3411fc3a9f848" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_STATUS_WR_PROTECT&nbsp;&nbsp;&nbsp;(0x00003000)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
eFuse write protection, if either bit is set, writes to the eFuse box are disabled     </td>
  </tr>
</table>
<a class="anchor" name="1313c604ecb1e250ace866a8a0ac30c9"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_WR_LOCK_STATUS_BIT" ref="1313c604ecb1e250ace866a8a0ac30c9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_WR_LOCK_STATUS_BIT&nbsp;&nbsp;&nbsp;(0x1)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Current state of write protection mode of eFuse subsystem:- 0 Region is writable 1 Region is not writable. Any attempted writes are ignored, but reads will complete as normal. XSK_EFUSEPS_CONFIG_REG (Configuration Register)     </td>
  </tr>
</table>
<a class="anchor" name="87236175c0dcafbc35f49433045a8aff"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_WR_LOCK_STATUS_REG" ref="87236175c0dcafbc35f49433045a8aff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_WR_LOCK_STATUS_REG&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_WR_LOCK_STATUS_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
WR_LOCKSTA Write protection status     </td>
  </tr>
</table>
<a class="anchor" name="8019b5ff7ace64fee2c748f0cce85721"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_WR_LOCK_STATUS_REG_OFFSET" ref="8019b5ff7ace64fee2c748f0cce85721" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_WR_LOCK_STATUS_REG_OFFSET&nbsp;&nbsp;&nbsp;(0x8)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
WR_LOCKSTA Write protection status offset     </td>
  </tr>
</table>
<a class="anchor" name="d74d321d5613bd030723b66acc75794c"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_WR_UNLOCK_REG" ref="d74d321d5613bd030723b66acc75794c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_WR_UNLOCK_REG&nbsp;&nbsp;&nbsp;(XSK_EFUSEPS_BASE_ADDRESS + XSK_EFUSEPS_WR_UNLOCK_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
WR_UNLOCK Write 0xDF0D to allow write     </td>
  </tr>
</table>
<a class="anchor" name="cffdd48508149640b0bb1d4aef5a2e28"></a><!-- doxytag: member="xilskey_epshw.h::XSK_EFUSEPS_WR_UNLOCK_REG_OFFSET" ref="cffdd48508149640b0bb1d4aef5a2e28" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSK_EFUSEPS_WR_UNLOCK_REG_OFFSET&nbsp;&nbsp;&nbsp;(0x4)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
WR_UNLOCK Write 0xDF0D to allow write offset     </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="d45ffd29cdae8d5a2ef26d9505c8356d"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_ControllerConfig" ref="d45ffd29cdae8d5a2ef26d9505c8356d" args="(u8 CtrlMode, u32 RefClk, u8 ReadMode)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 XilSKey_EfusePs_ControllerConfig           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u8&nbsp;</td>
          <td class="mdname" nowrap> <em>CtrlMode</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u32&nbsp;</td>
          <td class="mdname" nowrap> <em>RefClk</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>ReadMode</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to set the controller mode, read mode along with the read and program strobe width values based on the reference clock.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>CtrlMode</em>&nbsp;</td><td>is the mode of the controller<ul>
<li>XSK_EFUSEPS_REDUNDANCY_MODE</li><li>XSK_EFUSEPS_SINGLE_MODE</li></ul>
</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RefClk</em>&nbsp;</td><td>is the CPU 1x reference clock frequency. Clock frequency can be between 20MHz to 100MHz specified in Hz</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ReadMode</em>&nbsp;</td><td>is the read mode of the controller<ul>
<li>XSK_EFUSEPS_READ_MODE_NORMAL</li><li>XSK_EFUSEPS_READ_MODE_MARGIN_1</li><li>XSK_EFUSEPS_READ_MODE_MARGIN_2</li></ul>
</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS no errors occured.</li><li>an error when controller mode is not supported</li><li>an error when reference clock is not supported</li><li>an error when read mode is not supported</li></ul>
</dd></dl>
Test Cases: Check single mode in CFG Reg Check redundancy mode in CFG Reg Check strobe width values for write mode Check strobe width values for various read mode Check Normal Read mode setting in CFG Reg Check Margin 1 Read mode setting in CFG Reg Check Margin 2 Read mode setting in CFG Reg Boundary Conditions<p>
Check the parameters Mode can be Single or Redundancy mode<p>
Ref Clock should be between 20MHz - 60MHz<p>
3 read modes are supported<p>
Set the controller mode<p>
Set the controller read mode<p>
Program the Strobe width values for read and write 12ms is required for write and 150ns is required for read PGM_STBW = ceiling(12us/ref_clk period) RD_STBW = ceiling(150ns/ref_clk period)     </td>
  </tr>
</table>
<a class="anchor" name="e534e9f97d2c9e23f35466c9c26d2fa4"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_ControllerSetReadWriteEnable" ref="e534e9f97d2c9e23f35466c9c26d2fa4" args="(u32 ReadWriteEnable)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XilSKey_EfusePs_ControllerSetReadWriteEnable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>ReadWriteEnable</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to enable the read/write/program the eFUSE array.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>ReadWriteEnable</em>&nbsp;</td><td>0x1 - Enable programming 0x2 - Enable read 0x4 - Enable write </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd></dd></dl>
Test Cases<p>
Reset the values Disable programming Disable reading Disable writing     </td>
  </tr>
</table>
<a class="anchor" name="b4a4c6fd06c5ece30d6e316bfd33a099"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_EccDecode" ref="b4a4c6fd06c5ece30d6e316bfd33a099" args="(const u8 *Corrupt, u8 *Syndrome)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u8 XilSKey_EfusePs_EccDecode           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>Corrupt</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>Syndrome</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to decode the incoming encoded byte.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Corrupt</em>&nbsp;</td><td>is the input encoded data. It has 26 bit data with 5 bit parity data</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Syndrome</em>&nbsp;</td><td>is the output updated with the parity error information.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>position of the error in the data byte</dd></dl>
TDD Cases: Check the parameters Check the decode with out any error Check the decode with 1 bit error Check the decode with 2 bit error Check the decode for boundary cases Check for memory corruption     </td>
  </tr>
</table>
<a class="anchor" name="24fca9c990c3b6dfd95b50e0941addfe"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_EccEncode" ref="24fca9c990c3b6dfd95b50e0941addfe" args="(const u8 *InData, u8 *Ecc)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XilSKey_EfusePs_EccEncode           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>InData</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>Ecc</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to encode the incoming data byte. It uses hamming (31,26) algorithm. 26 bits are encoded to 31 bits<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>InData</em>&nbsp;</td><td>is 26 bit input data with each bit represented in one byte</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Ecc</em>&nbsp;</td><td>is the 31 bit encoded data with each bit represented in one byte</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None</dd></dl>
TDD Cases: Check the parameters Check the encoded data for different input data Check the input data for boundary cases Check for memory corruption     </td>
  </tr>
</table>
<a class="anchor" name="cc9480a0a1798b481f77594e83b41d42"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_GenerateMatrixMap" ref="cc9480a0a1798b481f77594e83b41d42" args="()" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XilSKey_EfusePs_GenerateMatrixMap           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to generate the matrix map of the G and H for hamming code (31,26). G is [31,5] and defined as [A|I], I is identity matrix of [5,5].<p>
<dl compact><dt><b>Returns:</b></dt><dd>None</dd></dl>
TDD Cases: Check the generated matrix Check the memory corruption of the generated matrix     </td>
  </tr>
</table>
<a class="anchor" name="bbace0cee73b00a9535a3bdcd2ec45f0"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_IsAddressXilRestricted" ref="bbace0cee73b00a9535a3bdcd2ec45f0" args="(u32 Addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u8 XilSKey_EfusePs_IsAddressXilRestricted           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>Addr</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to check whether eFuse bit is xilinx reserved bit or not<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Addr</em>&nbsp;</td><td>is the address of the eFuse bit.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS if address corresponds to restricted eFuse bit.</li><li>XST_FAILURE is address corresponds to non-restricted eFuse bit.</li></ul>
</dd></dl>
Test Cases: with different address values Boundary values for addr<p>
Check for xilinx test bits<p>
Check for xilinx reserved bits     </td>
  </tr>
</table>
<a class="anchor" name="3cf2f142a7f4a91a54bcd35ff9802e7a"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_ReadEfuseBit" ref="3cf2f142a7f4a91a54bcd35ff9802e7a" args="(u32 Addr, u8 *Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 XilSKey_EfusePs_ReadEfuseBit           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8 *&nbsp;</td>
          <td class="mdname" nowrap> <em>Data</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to read the eFuse bit value. Before using this function set the controller mode and read mode as required. Also, strobe width values are to be set properly based on the reference clock for successful reading<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Addr</em>&nbsp;</td><td>is the address of the eFuse bit.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>has the read eFuse value stored in it.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS for succesfully reading the value.</li><li>an error when addr is restricted</li></ul>
</dd></dl>
Test Cases Read in Single mode Read in redundancy mode Read for restricted address Boundary Checks for address     </td>
  </tr>
</table>
<a class="anchor" name="584f16ed98c0c5838545cddce386ecfc"></a><!-- doxytag: member="xilskey_epshw.h::XilSKey_EfusePs_WriteEfuseBit" ref="584f16ed98c0c5838545cddce386ecfc" args="(u32 Addr)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 XilSKey_EfusePs_WriteEfuseBit           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>Addr</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function is used to program the eFuse bit value. Before using this function set the controller mode and read mode as required. Also, strobe width values are to be set properly based on the reference clock for successful programming<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>Addr</em>&nbsp;</td><td>is the address of the eFuse bit.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd><ul>
<li>XST_SUCCESS after successful writing.</li><li>an error when addr is restricted</li></ul>
</dd></dl>
Test Cases Write in Single mode Write in redundancy mode Write for restricted address Boundary Checks for address Strobe width are not proper (Check if it makes sense)<p>
Check if Address is restricted<p>
Send success when bit is already programmed<p>
Providing 15us delay Timer takes 100ns as slice. 15us = 150 * 100ns     </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Thu Feb 13 14:41:49 2014 for 2014.1_doc by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.5 </small></address>
</body>
</html>
