/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module la_dffnq(d, clk, q);
  wire _0_;
  input clk;
  wire clk;
  input d;
  wire d;
  output q;
  wire q;
  INVx2_ASAP7_75t_SL _1_ (
    .A(_0_),
    .Y(q)
  );
  DFFLQNx2_ASAP7_75t_SL \q_$_DFF_N__Q  (
    .CLK(clk),
    .D(d),
    .QN(_0_)
  );
endmodule
