info:
  cols: 1
  length: 1
  rows: 1
  type: ntap
  vlsir:
    model: ntap1
    params:
      l: 0.0
      w: 0.0
    port_map: {}
    port_order:
    - '1'
    - '2'
    spice_lib: resistors_mod.lib
    spice_type: SUBCKT
  width: 1
name: ntap1_W1_L1_R1_C1_LNNWelldrawing_LAActivdrawing_LNnSDdr_50c693a9
settings:
  cols: 1
  layer_activ: Activdrawing
  layer_cont: Contdrawing
  layer_metal1: Metal1drawing
  layer_nsd: nSDdrawing
  layer_nwell: NWelldrawing
  length: 1
  rows: 1
  width: 1
