#-----------------------------------------------------------
# Webtalk v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 16 18:22:34 2020
# Process ID: 11490
# Current directory: /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.sim/sim_1/behav/xsim/xsim.dir/full_add_one_test_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/timmy/Git/Digital-Logic-Design/Verilog_Digital_Logic_Design_Practice/CH3/full_adder_one/full_adder_one.sim/sim_1/behav/xsim/xsim.dir/full_add_one_test_behav/webtalk/xsim_webtalk.tcl -notrace
