// Auto-generated using DDR Utility

//micron 2RX8 16G 1600 add SI PCB message

#include <drivers/sophgo/mango_ddr_register.h>
uint32_t ctl_registers[CTRL_REG_COUNT] = {
	0x00000A00,   //    0:  CONTROLLER_ID:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x0a START:RW:0:1:=0x00
	0x00000000,   //    1:  CONTROLLER_VERSION:RD:0:64:=0x00000000
	0x00000000,   //    2:  CONTROLLER_VERSION:RD:0:64:=0x00000000
	0x00000000,   //    3:  WRITE_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:2:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
	0x00000000,   //    4:  MEMCD_RMODW_FIFO_PTR_WIDTH:RD:24:8:=0x00 MEMCD_RMODW_FIFO_DEPTH:RD:8:16:=0x0000 WRITE_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
	0x00000000,   //    5:  AXI0_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 ASYNC_CDC_STAGES:RD:0:8:=0x00
	0x00000000,   //    6:  AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
	0x00000008,   //    7:  TINIT_F0:RW:0:24:=0x000010
	0x01000008,   //    8:  PHY_INDEP_TRAIN_MODE:RW:24:1:=0x01 TINIT_F1:RW:0:24:=0x000010
	0x01000010,   //    9:  DFIBUS_FREQ_F1:RW:24:5:=0x01 DFIBUS_FREQ_F0:RW:16:5:=0x00 PHY_INDEP_INIT_MODE:RW:8:1:=0x00 TSREF2PHYMSTR:RW:0:6:=0x10
	0x00000100,   //   10:  FREQ_CHANGE_TYPE_F1:RW:8:1:=0x01 FREQ_CHANGE_TYPE_F0:RW:0:1:=0x00
	0x00027100,   //   11:  TRST_PWRON:RW:0:32:=0x0004e200
	0x00061A80,   //   12:  CKE_INACTIVE:RW:0:32:=0x000c3500
	0x02550255,   //   13:  TDLL_F1:RW:16:16:=0x0400 TDLL_F0:RW:0:16:=0x0400
	0x04000918,   //   14:  CA_PARITY_LAT_F0:RW:24:4:=0x06 ADDITIVE_LAT_F0:RW:16:5:=0x00 WRLAT_F0:RW:8:5:=0x10 CASLAT_LIN_F0:RW:0:6:=0x2c
	0x1C1C1C1C,   //   15:  TMRD_PAR_MAX_PL_F0:RW:24:8:=0x1e TMOD_PAR_MAX_PL_F0:RW:16:8:=0x1e TMRD_PAR_F0:RW:8:8:=0x1e TMOD_PAR_F0:RW:0:8:=0x1e
	0x04000918,   //   16:  CA_PARITY_LAT_F1:RW:24:4:=0x06 ADDITIVE_LAT_F1:RW:16:5:=0x00 WRLAT_F1:RW:8:5:=0x10 CASLAT_LIN_F1:RW:0:6:=0x2c
	0x1C1C1C1C,   //   17:  TMRD_PAR_MAX_PL_F1:RW:24:8:=0x1e TMOD_PAR_MAX_PL_F1:RW:16:8:=0x1e TMRD_PAR_F1:RW:8:8:=0x1e TMOD_PAR_F1:RW:0:8:=0x1e
	0x05050404,   //   18:  TRRD_F0:RW:24:8:=0x05 TCCD_L_F0:RW:16:5:=0x08 TCCD:RW:8:5:=0x04 TBST_INT_INTERVAL:RW:0:3:=0x04
	0x00250004,   //   19:  TRC_F0:RW:16:9:=0x004a TRRD_DLR_F0:RW:8:8:=0x00 TRRD_L_F0:RW:0:8:=0x08
	0x0602001B,   //   20:  TWTR_L_F0:RW:24:6:=0x0c TWTR_F0:RW:16:6:=0x04 TRAS_MIN_F0:RW:0:9:=0x0035
	0x0000150C,   //   21:  TFAW_F0:RW:8:9:=0x0011 TRP_F0:RW:0:8:=0x16
	0x05050000,   //   22:  TRRD_F1:RW:24:8:=0x05 TCCD_L_F1:RW:16:5:=0x08 TFAW_DLR_F0:RW:0:9:=0x0000
	0x00250004,   //   23:  TRC_F1:RW:16:9:=0x004a TRRD_DLR_F1:RW:8:8:=0x00 TRRD_L_F1:RW:0:8:=0x08
	0x0602001B,   //   24:  TWTR_L_F1:RW:24:6:=0x0c TWTR_F1:RW:16:6:=0x04 TRAS_MIN_F1:RW:0:9:=0x0035
	0x0000150C,   //   25:  TFAW_F1:RW:8:9:=0x0011 TRP_F1:RW:0:8:=0x16
	0x07000000,   //   26:  TRTP_F0:RW:24:8:=0x0d TCCD_DLR:RW:16:5:=0x00 TFAW_DLR_F1:RW:0:9:=0x0000
	0x00180907,   //   27:  TMOD_F0:RW:16:8:=0x18 TMRD_F0:RW:8:8:=0x08 TRTP_AP_F0:RW:0:8:=0x0d
	0x0400DBB0,   //   28:  TCKE_F0:RW:24:4:=0x08 TRAS_MAX_F0:RW:0:20:=0x01b6c0
	0x09070709,   //   29:  TMRD_F1:RW:24:8:=0x08 TRTP_AP_F1:RW:16:8:=0x0d TRTP_F1:RW:8:8:=0x0d TCKESR_F0:RW:0:8:=0x0f
	0x00DBB018,   //   30:  TRAS_MAX_F1:RW:8:20:=0x01b6c0 TMOD_F1:RW:0:8:=0x18
	0x03030904,   //   31:  RESERVED:RW:24:3:=0x03 RESERVED:RW:16:3:=0x03 TCKESR_F1:RW:8:8:=0x0f TCKE_F1:RW:0:4:=0x08
	0x0C0D0C00,   //   32:  TRCD_F1:RW:24:8:=0x17 TWR_F0:RW:16:8:=0x19 TRCD_F0:RW:8:8:=0x17 WRITEINTERP:RW:0:1:=0x00
	0x1800780D,   //   33:  TMRD_PDA:RW:24:8:=0x18 TVREF:RW:8:16:=0x00f0 TWR_F1:RW:0:8:=0x19
	0x1A010100,   //   34:  TDAL_F0:RW:24:8:=0x30 TRAS_LOCKOUT:RW:16:1:=0x01 CONCURRENTAP:RW:8:1:=0x01 AP:RW:0:1:=0x00
	0x0C0C031A,   //   35:  TRP_AB_F1_0:RW:24:8:=0x16 TRP_AB_F0_0:RW:16:8:=0x16 BSTLEN:RW_D:8:3:=0x03 TDAL_F1:RW:0:8:=0x30
	0x03000C0C,   //   36:  LOGICAL_CS_MAP:RW:24:2:=0x00 MEM_3DS_SUPPORT_EN:RW:16:1:=0x00 TRP_AB_F1_1:RW:8:8:=0x16 TRP_AB_F0_1:RW:0:8:=0x16
	0x00020108,   //   37:  ADDRESS_INVERSION:RW:24:2:=0x00 ADDRESS_MIRRORING:RW:16:2:=0x00 REG_DIMM_ENABLE:RW:8:1:=0x01 PRECHARGE_DLR:RW:0:8:=0x08
	0x00000000,   //   38:  PDA_INVERT_DEV_CS1:RW:16:16:=0x0000 PDA_INVERT_DEV_CS0:RW:0:16:=0x0000
	0x01010000,   //   39:  RESERVED:RW:24:1:=0x01 OPTIMAL_RMODW_EN:RW:16:1:=0x01 PDA_INVERT_ECC_DEV_CS1:RW:8:2:=0x00 PDA_INVERT_ECC_DEV_CS0:RW:0:2:=0x00
	0x00000000,   //   40:  CWW_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 RDIMM_CWW_ERROR_STATUS:RD:8:1:=0x00 NO_MEMORY_DM:RW:0:1:=0x01
	0x09000000,   //   41:  RDIMM_TMRD:RW:24:8:=0x08 RDIMM_CWW_REQ:WR:16:1:=0x00 CWW_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
	0x00000000,   //   42:  RDIMM_CTL_F0_0:RW:0:152:=0x00000000
	0x40400008,   //   43:  RDIMM_CTL_F0_0:RW:0:152:=0x40400600
	0x00110100,   //   44:  RDIMM_CTL_F0_0:RW:0:152:=0x00610100
	0x00000000,   //   45:  RDIMM_CTL_F0_0:RW:0:152:=0x00000000
	0x00000000,   //   46:  RDIMM_CTL_F0_0:RW:0:152:=0x000000
	0x00000000,   //   47:  RDIMM_CTL_F1_0:RW:0:152:=0x00000000
	0x40400008,   //   48:  RDIMM_CTL_F1_0:RW:0:152:=0x40400600
	0x00110100,   //   49:  RDIMM_CTL_F1_0:RW:0:152:=0x00610100
	0x00000000,   //   50:  RDIMM_CTL_F1_0:RW:0:152:=0x00000000
	0x00000000,   //   51:  RDIMM_CTL_F1_0:RW:0:152:=0x000000
	0x00000000,   //   52:  RDIMM_CTL_F0_1:RW:0:152:=0x00000000
	0x40400008,   //   53:  RDIMM_CTL_F0_1:RW:0:152:=0x40400608
	0x00110100,   //   54:  RDIMM_CTL_F0_1:RW:0:152:=0x00610100
	0x00000000,   //   55:  RDIMM_CTL_F0_1:RW:0:152:=0x00000000
	0x00000000,   //   56:  RDIMM_CTL_F0_1:RW:0:152:=0x000000
	0x00000000,   //   57:  RDIMM_CTL_F1_1:RW:0:152:=0x00000000
	0x40400008,   //   58:  RDIMM_CTL_F1_1:RW:0:152:=0x40400608
	0x00110100,   //   59:  RDIMM_CTL_F1_1:RW:0:152:=0x00610100
	0x00000000,   //   60:  RDIMM_CTL_F1_1:RW:0:152:=0x00000000
	0x00000000,   //   61:  RDIMM_CTL_F1_1:RW:0:152:=0x000000
	0x07FBFF3F,   //   62:  RDIMM_DFS_CW_MAP_F0:RW:0:27:=0x07fbff3f
	0x07FBFF3F,   //   63:  RDIMM_DFS_CW_MAP_F1:RW:0:27:=0x07fbff3f
	0x00000001,   //   64:  RDIMM_DFS_SKIP_PWR_DN_WAIT:RW:0:1:=0x01
	0x07FBFF3F,   //   65:  RDIMM_CW_MAP:RW:0:27:=0x07fbff3f
	0x000FA000,   //   66:  RDIMM_TSTAB_F0:RW:8:24:=0x001f40 RDIMM_CW_HOLD_CKE_EN:RW:0:1:=0x00
	0x03000FA0,   //   67:  CS_MAP_DIMM_0:RW:24:2:=0x03 RDIMM_TSTAB_F1:RW:0:24:=0x001f40
	0x00000000,   //   68:  DDR4_DIMM_CID1_MAP:RW:24:2:=0x00 DDR4_DIMM_CID0_MAP:RW:16:2:=0x00 DDR4_DIMM_3DS_PIN_MUXING_EN:RW:8:1:=0x00 CS_MAP_DIMM_1:RW:0:2:=0x00
	0x20100001,   //   69:  RDIMM_TMRD_L2:RW:24:6:=0x20 RDIMM_TMRD_L:RW:16:5:=0x10 RANK0_MAP_DIMM_1:RW:8:2:=0x00 RANK0_MAP_DIMM_0:RW:0:2:=0x01
	0x00000110,   //   70:  RDIMM_TCPDED:RW:8:4:=0x01 RDIMM_TMRC:RW:0:5:=0x10
	0x00040400,   //   71:  RDIMM_CWW_INIT_MAP_CKE_LOW:RW:0:27:=0x00040400
	0x00000010,   //   72:  RDIMM_CKE_PWR_DN_DFS_DELAY:RW:0:16:=0x0010
	0x00000000,   //   73:  CA_PARITY_ERROR_INJECT:RW:0:27:=0x00000000
	0x01000000,   //   74:  TREF_ENABLE:RW:24:1:=0x01 AREF_STATUS:RD:16:1:=0x00 AREFRESH:WR:8:1:=0x00 CA_PARITY_ERROR:RD:0:1:=0x00
	0x01181003,   //   75:  TRFC_F0:RW:16:10:=0x0370 CS_COMPARISON_FOR_REFRESH_DEPTH:RW:8:6:=0x10 RESERVED:RW:0:3:=0x03
	0x00001860,   //   76:  TREF_F0:RW:0:20:=0x0030c0
	0x0118008C,   //   77:  TRFC_F1:RW:16:10:=0x0370 TRFC_DLR_F0:RW:0:10:=0x01b8
	0x00001860,   //   78:  TREF_F1:RW:0:20:=0x0030c0
	0x0000008C,   //   79:  TRFC_DLR_F1:RW:0:10:=0x01b8
	0x00000005,   //   80:  TREF_INTERVAL:RW:0:20:=0x000005
	0x00090009,   //   81:  TPDEX_F1:RW:16:16:=0x0010 TPDEX_F0:RW:0:16:=0x0010
	0x00140014,   //   82:  TXPDLL_F1:RW:16:16:=0x0027 TXPDLL_F0:RW:0:16:=0x0027
	0x01200356,   //   83:  TXSNR_F0:RW:16:16:=0x0380 TXSR_F0:RW:0:16:=0x0400
	0x01200356,   //   84:  TXSNR_F1:RW:16:16:=0x0380 TXSR_F1:RW:0:16:=0x0400
	0x01200120,   //   85:  TXPR_F1:RW:16:16:=0x0380 TXPR_F0:RW:0:16:=0x0380
	0x03010000,   //   86:  CKE_DELAY:RW:24:3:=0x03 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
	0x00010000,   //   87:  DFS_ZQ_EN:RW:16:1:=0x01 DFS_STATUS:RD:8:2:=0x00 RESERVED:WR:0:4:=0x00
	0x00000000,   //   88:  DFS_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 DFS_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
	0x40020100,   //   89:  RESERVED:RW:24:8:=0x40 RESERVED:RW:16:3:=0x02 RESERVED:RW:8:3:=0x01 ZQ_STATUS_LOG:RD:0:1:=0x00
	0x00038010,   //   90:  UPD_CTRLUPD_NORM_THRESHOLD_F0:RW:16:16:=0x0003 RESERVED:RW:8:8:=0x80 RESERVED:RW:0:8:=0x10
	0x00050004,   //   91:  UPD_CTRLUPD_TIMEOUT_F0:RW:16:16:=0x0005 UPD_CTRLUPD_HIGH_THRESHOLD_F0:RW:0:16:=0x0004
	0x00000004,   //   92:  UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0004
	0x00040003,   //   93:  UPD_CTRLUPD_HIGH_THRESHOLD_F1:RW:16:16:=0x0004 UPD_CTRLUPD_NORM_THRESHOLD_F1:RW:0:16:=0x0003
	0x00040005,   //   94:  UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0004 UPD_CTRLUPD_TIMEOUT_F1:RW:0:16:=0x0005
	0x00000000,   //   95:  UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
	0x00061800,   //   96:  TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x000c3000
	0x00061800,   //   97:  TDFI_PHYMSTR_MAX_TYPE0_F0:RW:0:32:=0x000c3000
	0x00061800,   //   98:  TDFI_PHYMSTR_MAX_TYPE1_F0:RW:0:32:=0x000c3000
	0x00061800,   //   99:  TDFI_PHYMSTR_MAX_TYPE2_F0:RW:0:32:=0x000c3000
	0x00061800,   //  100:  TDFI_PHYMSTR_MAX_TYPE3_F0:RW:0:32:=0x000c3000
	0x00000000,   //  101:  PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
	0x0000AAA0,   //  102:  TDFI_PHYMSTR_RESP_F0:RW:0:20:=0x015540
	0x00061800,   //  103:  TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x000c3000
	0x00061800,   //  104:  TDFI_PHYMSTR_MAX_TYPE0_F1:RW:0:32:=0x000c3000
	0x00061800,   //  105:  TDFI_PHYMSTR_MAX_TYPE1_F1:RW:0:32:=0x000c3000
	0x00061800,   //  106:  TDFI_PHYMSTR_MAX_TYPE2_F1:RW:0:32:=0x000c3000
	0x00061800,   //  107:  TDFI_PHYMSTR_MAX_TYPE3_F1:RW:0:32:=0x000c3000
	0x00000000,   //  108:  PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
	0x0000AAA0,   //  109:  PHYMSTR_NO_AREF:RW:24:1:=0x00 TDFI_PHYMSTR_RESP_F1:RW:0:20:=0x015540
	0x00000000,   //  110:  PPR_CONTROL:RW:24:1:=0x00 PHYMSTR_TRAIN_AFTER_INIT_COMPLETE:RW:16:1:=0x00 PHYMSTR_DFI_VERSION_4P0V1:RW:8:1:=0x00 PHYMSTR_ERROR_STATUS:RD:0:2:=0x00
	0x00000000,   //  111:  PPR_COMMAND_MRW:RW:8:4:=0x00 PPR_COMMAND:WR:0:3:=0x00
	0x00000000,   //  112:  PPR_BANK_ADDRESS:RW:24:4:=0x00 PPR_ROW_ADDRESS:RW:0:18:=0x000000
	0x00000000,   //  113:  PPR_CID_ADDRESS:RW:8:2:=0x00 PPR_CS_ADDRESS:RW:0:1:=0x00
	0x00000000,   //  114:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  115:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  116:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  117:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  118:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  119:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  120:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  121:  PPR_DATA:RW:0:256:=0x00000000
	0x00000000,   //  122:  PPR_ECC:RW:0:32:=0x00000000
	0x080C0000,   //  123:  CKSRX_F0:RW:24:8:=0x10 CKSRE_F0:RW:16:8:=0x16 LOWPOWER_REFRESH_ENABLE:RW:8:2:=0x00 PPR_STATUS:RD:0:2:=0x00
	0x0000080C,   //  124:  LPI_CTRL_IDLE_WAKEUP_F0:RW:24:4:=0x00 LP_CMD:WR:16:7:=0x00 CKSRX_F1:RW:8:8:=0x10 CKSRE_F1:RW:0:8:=0x16
	0x010A0907,   //  125:  LPI_PD_WAKEUP_F0:RW:24:4:=0x01 LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0:RW:16:4:=0x0a LPI_SR_LONG_WAKEUP_F0:RW:8:4:=0x09 LPI_SR_SHORT_WAKEUP_F0:RW:0:4:=0x07
	0x0907000E,   //  126:  LPI_SR_LONG_WAKEUP_F1:RW:24:4:=0x09 LPI_SR_SHORT_WAKEUP_F1:RW:16:4:=0x07 LPI_CTRL_IDLE_WAKEUP_F1:RW:8:4:=0x00 LPI_TIMER_WAKEUP_F0:RW:0:4:=0x0e
	0x000E010A,   //  127:  LPI_WAKEUP_EN:RW:24:6:=0x2f LPI_TIMER_WAKEUP_F1:RW:16:4:=0x0e LPI_PD_WAKEUP_F1:RW:8:4:=0x01 LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1:RW:0:4:=0x0a
	0x00000301,   //  128:  LPI_TIMER_COUNT:RW:8:12:=0x0003 LPI_CTRL_REQ_EN:RW:0:1:=0x01
	0x00070004,   //  129:  LP_STATE:RD:24:7:=0x00 TDFI_LP_RESP:RW:16:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:0:12:=0x0004
	0x00000000,   //  130:  LP_AUTO_MEM_GATE_EN:RW:16:3:=0x00 LP_AUTO_EXIT_EN:RW:8:4:=0x00 LP_AUTO_ENTRY_EN:RW:0:4:=0x00
	0x00000000,   //  131:  LP_AUTO_SR_SHORT_IDLE:RW:16:12:=0x0000 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
	0x00000000,   //  132:  HW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 LP_AUTO_SR_LONG_MC_GATE_IDLE:RW:8:8:=0x00 LP_AUTO_SR_LONG_IDLE:RW:0:8:=0x00
	0x00000000,   //  133:  LPC_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 HW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
	0x00000000,   //  134:  LPC_SR_PHYUPD_EN:RW:24:1:=0x00 LPC_SR_CTRLUPD_EN:RW:16:1:=0x00 LPC_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
	0x00000100,   //  135:  DFS_ENABLE:RW:24:1:=0x01 RESERVED:RW:16:8:=0x00 LPC_SR_ZQ_EN:RW:8:1:=0x01 LPC_SR_PHYMSTR_EN:RW:0:1:=0x00
	0x0000C000,   //  136:  TDFI_INIT_START_F0:RW_D:8:10:=0x00c0 DFS_DLL_OFF:RW:0:2:=0x00
	0x00C08000,   //  137:  TDFI_INIT_START_F1:RW_D:16:10:=0x00c0 TDFI_INIT_COMPLETE_F0:RW_D:0:16:=0x8000
	0x00008000,   //  138:  DFS_PHY_REG_WRITE_EN:RW:24:1:=0x00 CURRENT_REG_COPY:RD:16:1:=0x00 TDFI_INIT_COMPLETE_F1:RW_D:0:16:=0x8000
	0x00001900,   //  139:  DFS_PHY_REG_WRITE_ADDR:RW:0:32:=0x00001900
	0x00000000,   //  140:  DFS_PHY_REG_WRITE_DATA_F0:RW:0:32:=0x00000000
	0x00000001,   //  141:  DFS_PHY_REG_WRITE_DATA_F1:RW:0:32:=0x00000001
	0x0000100E,   //  142:  DFS_PHY_REG_WRITE_WAIT:RW:8:16:=0x0010 DFS_PHY_REG_WRITE_MASK:RW:0:4:=0x0e
	0x00000000,   //  143:  WRITE_MODEREG:RW+:0:27:=0x00000000
	0x00000000,   //  144:  MRW_PROMOTE_THRESHOLD_F0:RW:8:16:=0x0000 MRW_STATUS:RD:0:8:=0x00
	0x00000000,   //  145:  RESERVED:RW:16:1:=0x00 MRW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
	0x00000414,   //  146:  MR0_DATA_F0_0:RW:0:18:=0x002050
	0x00000301,   //  147:  MR1_DATA_F0_0:RW:0:18:=0x000201
	0x00000400,   //  148:  MR2_DATA_F0_0:RW:0:18:=0x000028
	0x00000414,   //  149:  MR0_DATA_F1_0:RW:0:18:=0x002050
	0x00000301,   //  150:  MR1_DATA_F1_0:RW:0:18:=0x000201
	0x00000400,   //  151:  MR2_DATA_F1_0:RW:0:18:=0x000028
	0x00000000,   //  152:  MRSINGLE_DATA_0:RW:0:18:=0x000000
	0x00000000,   //  153:  MR3_DATA_F0_0:RW:0:18:=0x000400
	0x00000000,   //  154:  MR3_DATA_F1_0:RW:0:18:=0x000400
	0x00000000,   //  155:  MR4_DATA_F0_0:RW:0:18:=0x000000
	0x00000000,   //  156:  MR4_DATA_F1_0:RW:0:18:=0x000000
	0x00000501,   //  157:  MR5_DATA_F0_0:RW:0:18:=0x000483
	0x00000501,   //  158:  MR5_DATA_F1_0:RW:0:18:=0x000483
	0x00000493,   //  159:  MR6_DATA_F0_0:RW:0:18:=0x001000
	0x00000493,   //  160:  MR6_DATA_F1_0:RW:0:18:=0x001000
	0x00000414,   //  161:  MR0_DATA_F0_1:RW:0:18:=0x002050
	0x00000301,   //  162:  MR1_DATA_F0_1:RW:0:18:=0x000201
	0x00000400,   //  163:  MR2_DATA_F0_1:RW:0:18:=0x000028
	0x00000414,   //  164:  MR0_DATA_F1_1:RW:0:18:=0x002050
	0x00000201,   //  165:  MR1_DATA_F1_1:RW:0:18:=0x000201
	0x00000000,   //  166:  MR2_DATA_F1_1:RW:0:18:=0x000028
	0x00000000,   //  167:  MRSINGLE_DATA_1:RW:0:18:=0x000000
	0x00000000,   //  168:  MR3_DATA_F0_1:RW:0:18:=0x000400
	0x00000000,   //  169:  MR3_DATA_F1_1:RW:0:18:=0x000400
	0x00000000,   //  170:  MR4_DATA_F0_1:RW:0:18:=0x000000
	0x00000000,   //  171:  MR4_DATA_F1_1:RW:0:18:=0x000000
	0x00000501,   //  172:  MR5_DATA_F0_1:RW:0:18:=0x000483
	0x00000501,   //  173:  MR5_DATA_F1_1:RW:0:18:=0x000483
	0x00000493,   //  174:  MR6_DATA_F0_1:RW:0:18:=0x001000
	0x00000493,   //  175:  BIST_GO:WR:24:1:=0x00 MR6_DATA_F1_1:RW:0:18:=0x001000
	0x01010000,   //  176:  BIST_ADDR_CHECK:RW:24:1:=0x01 BIST_DATA_CHECK:RW:16:1:=0x01 ADDR_SPACE:RW:8:6:=0x00 BIST_RESULT:RD:0:2:=0x00
	0x00000001,   //  177:  BIST_ECC_LANE_CHECK:RW:0:1:=0x01
	0x00000000,   //  178:  BIST_START_ADDRESS:RW:0:40:=0x00000000
	0x00000000,   //  179:  BIST_START_ADDRESS:RW:0:40:=0x00
	0x00000000,   //  180:  BIST_DATA_MASK:RW:0:144:=0x00000000
	0x00000000,   //  181:  BIST_DATA_MASK:RW:0:144:=0x00000000
	0x00000000,   //  182:  BIST_DATA_MASK:RW:0:144:=0x00000000
	0x00000000,   //  183:  BIST_DATA_MASK:RW:0:144:=0x00000000
	0x00000000,   //  184:  BIST_TEST_MODE:RW:16:3:=0x00 BIST_DATA_MASK:RW:0:144:=0x0000
	0x00000000,   //  185:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  186:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  187:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  188:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  189:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  190:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  191:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  192:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  193:  BIST_DATA_PATTERN:RW:0:288:=0x00000000
	0x00000000,   //  194:  BIST_ERR_STOP:RW:16:12:=0x0000 BIST_RET_STATE:RD:8:1:=0x00 BIST_RET_STATE_EXIT:WR:0:1:=0x00
	0x00000000,   //  195:  FWC:RW+:24:1:=0x00 ECC_ENABLE:RW:16:2:=0x03 BIST_ERR_COUNT:RD:0:12:=0x0000
	0x00000000,   //  196:  XOR_CHECK_BITS:RW:0:32:=0x00000000
	0x00000000,   //  197:  ECC_DISABLE_W_UC_ERR:RW:8:1:=0x00 ECC_WRITEBACK_EN:RW:0:1:=0x00
	0x00000000,   //  198:  ECC_U_ADDR:RD:0:40:=0x00000000
	0x00000000,   //  199:  ECC_U_SYND:RD:8:8:=0x00 ECC_U_ADDR:RD:0:40:=0x00
	0x00000000,   //  200:  ECC_U_DATA:RD:0:64:=0x00000000
	0x00000000,   //  201:  ECC_U_DATA:RD:0:64:=0x00000000
	0x00000000,   //  202:  ECC_C_ADDR:RD:0:40:=0x00000000
	0x00000000,   //  203:  ECC_C_SYND:RD:8:8:=0x00 ECC_C_ADDR:RD:0:40:=0x00
	0x00000000,   //  204:  ECC_C_DATA:RD:0:64:=0x00000000
	0x00000000,   //  205:  ECC_C_DATA:RD:0:64:=0x00000000
	0x00000000,   //  206:  ECC_C_ID:RD:16:16:=0x0000 ECC_U_ID:RD:0:16:=0x0000
	0x00000000,   //  207:  NON_ECC_REGION_START_ADDR_0:RW:0:20:=0x000000
	0x00000000,   //  208:  NON_ECC_REGION_END_ADDR_0:RW:0:20:=0x000000
	0x00000000,   //  209:  NON_ECC_REGION_START_ADDR_1:RW:0:20:=0x000000
	0x00000000,   //  210:  NON_ECC_REGION_ENABLE:RW:24:2:=0x00 NON_ECC_REGION_END_ADDR_1:RW:0:20:=0x000000
	0x00200000,   //  211:  ECC_SCRUB_LEN:RW:16:13:=0x0020 ECC_SCRUB_IN_PROGRESS:RD:8:1:=0x00 ECC_SCRUB_START:WR:0:1:=0x00
	0x0003E800,   //  212:  ECC_SCRUB_INTERVAL:RW:8:16:=0x03e8 ECC_SCRUB_MODE:RW:0:1:=0x00
	0x00000064,   //  213:  ECC_SCRUB_IDLE_CNT:RW:0:16:=0x0064
	0x00000000,   //  214:  ECC_SCRUB_START_ADDR:RW:0:40:=0x00000000
	0x00000000,   //  215:  ECC_SCRUB_START_ADDR:RW:0:40:=0x00
	0x00000000,   //  216:  ECC_SCRUB_END_ADDR:RW:0:40:=0x00000000
	0x00000000,   //  217:  CRC_MODE:RW:8:2:=0x00 ECC_SCRUB_END_ADDR:RW:0:40:=0x00
	0x00000000,   //  218:  DQ_MAP_0:RW:0:144:=0x00000000
	0x00000000,   //  219:  DQ_MAP_0:RW:0:144:=0x00000000
	0x00000000,   //  220:  DQ_MAP_0:RW:0:144:=0x00000000
	0x00000000,   //  221:  DQ_MAP_0:RW:0:144:=0x00000000
	0x00000000,   //  222:  DQ_MAP_ODD_RANK_SWAP_0:RW:16:2:=0x00 DQ_MAP_0:RW:0:144:=0x0000
	0x00000000,   //  223:  DQ_MAP_1:RW:0:144:=0x00000000
	0x00000000,   //  224:  DQ_MAP_1:RW:0:144:=0x00000000
	0x00000000,   //  225:  DQ_MAP_1:RW:0:144:=0x00000000
	0x00000000,   //  226:  DQ_MAP_1:RW:0:144:=0x00000000
	0x1D000000,   //  227:  TDFI_PHY_CRC_MAX_LAT_F0:RW:24:6:=0x2f DQ_MAP_ODD_RANK_SWAP_1:RW:16:2:=0x00 DQ_MAP_1:RW:0:144:=0x0000
	0x0005011D,   //  228:  CRC_RETRY_IN_PROGRESS:RD:24:1:=0x00 CRC_ALERT_N_MAX_PW:RW:16:4:=0x05 CRC_RETRY_EN:RW:8:1:=0x01 TDFI_PHY_CRC_MAX_LAT_F1:RW:0:6:=0x2f
	0x15110000,   //  229:  AREF_HIGH_THRESHOLD:RW:24:5:=0x15 AREF_NORM_THRESHOLD:RW:16:5:=0x11 LONG_COUNT_MASK:RW:8:5:=0x00 CMD_BLK_SPLIT_SIZE:RW:0:1:=0x00
	0x00040C18,   //  230:  AREF_CMD_MAX_PER_TREFI:RW:16:4:=0x04 AREF_MAX_CREDIT:RW:8:5:=0x0c AREF_MAX_DEFICIT:RW:0:5:=0x18
	0x00000000,   //  231:  ZQ_CS_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CS_NORM_THRESHOLD_F0:RW:0:16:=0x0000
	0x00000000,   //  232:  ZQ_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CS_TIMEOUT_F0:RW:0:16:=0x0000
	0x00000000,   //  233:  ZQ_CS_HIGH_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CS_NORM_THRESHOLD_F1:RW:0:16:=0x0000
	0x00000000,   //  234:  ZQ_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CS_TIMEOUT_F1:RW:0:16:=0x0000
	0x04000003,   //  235:  ZQINIT_F0:RW_D:16:12:=0x0400 TIMEOUT_TIMER_LOG:RD:8:4:=0x00 RESERVED:RW:0:3:=0x03
	0x00800200,   //  236:  ZQCS_F0:RW:16:12:=0x0080 ZQCL_F0:RW:0:12:=0x0200
	0x02000400,   //  237:  ZQCL_F1:RW:16:12:=0x0200 ZQINIT_F1:RW_D:0:12:=0x0400
	0x00000080,   //  238:  ZQ_REQ_PENDING:RD:24:1:=0x00 ZQ_REQ:WR:16:2:=0x00 ZQCS_F1:RW:0:12:=0x0080
	0x02000001,   //  239:  ROW_DIFF_0:RW:24:3:=0x00 BANK_DIFF_1:RW:16:2:=0x00 BANK_DIFF_0:RW:8:2:=0x00 ZQCS_ROTATE:RW:0:1:=0x01
	0x02020202,   //  240:  CID_DIFF_0:RW:24:2:=0x02 COL_DIFF_1:RW:16:4:=0x02 COL_DIFF_0:RW:8:4:=0x02 ROW_DIFF_1:RW:0:3:=0x00
	0x00000002,   //  241:  CS_VAL_0:RW:8:16:=0x0000 CID_DIFF_1:RW:0:2:=0x02
	0x01FF0200,   //  242:  CS_MSK_0:RW:16:16:=0x07ff CS_VAL_1:RW:0:16:=0x0800
	0x000001FF,   //  243:  RESERVED:RW:24:5:=0x00 CS_LOWER_ADDR_EN:RW:16:1:=0x00 CS_MSK_1:RW:0:16:=0x07ff
	0xFFFF0A00,   //  244:  COMMAND_AGE_COUNT:RW:24:8:=0xff AGE_COUNT:RW:16:8:=0xff APREBIT:RW_D:8:5:=0x0a RESERVED:RW:0:1:=0x00
	0x01010101,   //  245:  PLACEMENT_EN:RW:24:1:=0x01 BANK_SPLIT_EN:RW:16:1:=0x01 RESERVED:RW:8:1:=0x01 ADDR_CMP_EN:RW:0:1:=0x01
	0x01010101,   //  246:  CS_SAME_EN:RW:24:1:=0x01 RW_SAME_PAGE_EN:RW:16:1:=0x01 RW_SAME_EN:RW:8:1:=0x01 PRIORITY_EN:RW:0:1:=0x01
	0x01100101,   //  247:  SWAP_EN:RW:24:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:16:5:=0x10 DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:8:2:=0x01 W2R_SPLIT_EN:RW:0:1:=0x01
	0x0C030000,   //  248:  BURST_ON_FLY_BIT:RW:24:4:=0x0c CS_MAP:RW:16:2:=0x03 INHIBIT_DRAM_CMD:RW:8:1:=0x00 DISABLE_RD_INTERLEAVE:RW:0:1:=0x00
	0x01030300,   //  249:  MDQS_MULT:RW:24:2:=0x00 MEMDATA_RATIO_1:RW:16:3:=0x04 MEMDATA_RATIO_0:RW:8:3:=0x04 REDUC:RW:0:1:=0x00
	0x00000000,   //  250:  CONTROLLER_BUSY:RD:24:1:=0x00 WR_ORDER_REQ:RW:16:2:=0x00 IN_ORDER_ACCEPT:RW:8:1:=0x00 Q_FULLNESS:RW:0:5:=0x00
	0x00010100,   //  251:  PREAMBLE_SUPPORT_F0:RW:24:2:=0x00 CTRLUPD_AREF_HP_ENABLE:RW:16:1:=0x01 CTRLUPD_REQ_PER_AREF_EN:RW:8:1:=0x01 CTRLUPD_REQ:WR:0:1:=0x00
	0x00000100,   //  252:  RD_DBI_EN:RW:24:1:=0x00 WR_DBI_EN:RW:16:1:=0x00 RD_PREAMBLE_TRAINING_EN:RW:8:1:=0x01 PREAMBLE_SUPPORT_F1:RW:0:2:=0x00
	0x00000000,   //  253:  DFI_ERROR:RD:0:19:=0x000000
	0x00000000,   //  254:  DFI_ERROR_INFO:RD:0:76:=0x00000000
	0x00000000,   //  255:  DFI_ERROR_INFO:RD:0:76:=0x00000000
	0x00010000,   //  256:  RESERVED:WR:24:1:=0x00 BG_ROTATE_EN:RW:16:1:=0x01 DFI_ERROR_INFO:RD:0:76:=0x0000
	0x00000000,   //  257:  INT_STATUS_MASTER:RD:0:32:=0x00000000
	0x00000000,   //  258:  INT_MASK_MASTER:RW:0:32:=0x00000000
	0x00000000,   //  259:  INT_STATUS_TIMEOUT:RD:0:32:=0x00000000
	0x00000000,   //  260:  INT_STATUS_LOWPOWER:RD:16:16:=0x0000 INT_STATUS_ECC:RD:0:16:=0x0000
	0x00000000,   //  261:  RESERVED:RD:16:16:=0x0000 RESERVED:RD:0:16:=0x0000
	0x00000000,   //  262:  INT_STATUS_USERIF:RD:16:16:=0x0000 INT_STATUS_TRAINING:RD:0:16:=0x0000
	0x00000000,   //  263:  INT_STATUS_DIMM:RD:24:8:=0x00 INT_STATUS_DFI:RD:16:8:=0x00 INT_STATUS_CRC:RD:8:8:=0x00 INT_STATUS_BIST:RD:0:8:=0x00
	0x00000000,   //  264:  INT_STATUS_MODE:RD:24:8:=0x00 INT_STATUS_MISC:RD:16:8:=0x00 INT_STATUS_INIT:RD:8:8:=0x00 INT_STATUS_FREQ:RD:0:8:=0x00
	0x00000000,   //  265:  INT_STATUS_PARITY:RD:0:8:=0x00
	0x00000000,   //  266:  INT_ACK_TIMEOUT:WR:0:32:=0x00000000
	0x00000000,   //  267:  INT_ACK_LOWPOWER:WR:16:16:=0x0000 INT_ACK_ECC:WR:0:16:=0x0000
	0x00000000,   //  268:  RESERVED:WR:16:16:=0x0000 RESERVED:WR:0:16:=0x0000
	0x00000000,   //  269:  INT_ACK_USERIF:WR:16:16:=0x0000 INT_ACK_TRAINING:WR:0:16:=0x0000
	0x00000000,   //  270:  INT_ACK_DIMM:WR:24:8:=0x00 INT_ACK_DFI:WR:16:8:=0x00 INT_ACK_CRC:WR:8:8:=0x00 INT_ACK_BIST:WR:0:8:=0x00
	0x00000000,   //  271:  INT_ACK_MODE:WR:24:8:=0x00 INT_ACK_MISC:WR:16:8:=0x00 INT_ACK_INIT:WR:8:8:=0x00 INT_ACK_FREQ:WR:0:8:=0x00
	0x00000000,   //  272:  INT_ACK_PARITY:WR:0:8:=0x00
	0x00000000,   //  273:  INT_MASK_TIMEOUT:RW:0:32:=0x00000000
	0x00000000,   //  274:  INT_MASK_LOWPOWER:RW:16:16:=0x0000 INT_MASK_ECC:RW:0:16:=0x0000
	0x00000000,   //  275:  RESERVED:RW:16:16:=0x0000 RESERVED:RW:0:16:=0x0000
	0x00000000,   //  276:  INT_MASK_USERIF:RW:16:16:=0x0000 INT_MASK_TRAINING:RW:0:16:=0x0000
	0x00000000,   //  277:  INT_MASK_DIMM:RW:24:8:=0x00 INT_MASK_DFI:RW:16:8:=0x00 INT_MASK_CRC:RW:8:8:=0x00 INT_MASK_BIST:RW:0:8:=0x00
	0x00000000,   //  278:  INT_MASK_MODE:RW:24:8:=0x00 INT_MASK_MISC:RW:16:8:=0x00 INT_MASK_INIT:RW:8:8:=0x00 INT_MASK_FREQ:RW:0:8:=0x00
	0x00000000,   //  279:  INT_MASK_PARITY:RW:0:8:=0x00
	0x00000000,   //  280:  OUT_OF_RANGE_ADDR:RD:0:40:=0x00000000
	0x00000000,   //  281:  OUT_OF_RANGE_TYPE:RD:24:7:=0x00 OUT_OF_RANGE_LENGTH:RD:8:13:=0x0000 OUT_OF_RANGE_ADDR:RD:0:40:=0x00
	0x00000000,   //  282:  OUT_OF_RANGE_SOURCE_ID:RD:0:16:=0x0000
	0x00000000,   //  283:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  284:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  285:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  286:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  287:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  288:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  289:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  290:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  291:  BIST_EXP_DATA:RD:0:288:=0x00000000
	0x00000000,   //  292:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  293:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  294:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  295:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  296:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  297:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  298:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  299:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  300:  BIST_FAIL_DATA:RD:0:288:=0x00000000
	0x00000000,   //  301:  BIST_FAIL_ADDR:RD:0:40:=0x00000000
	0x00000000,   //  302:  BIST_FAIL_ADDR:RD:0:40:=0x00
	0x00000000,   //  303:  PORT_CMD_ERROR_ADDR:RD:0:40:=0x00000000
	0x00000000,   //  304:  PORT_CMD_ERROR_TYPE:RD:24:3:=0x00 PORT_CMD_ERROR_ID:RD:8:16:=0x0000 PORT_CMD_ERROR_ADDR:RD:0:40:=0x00
	0x01000200,   //  305:  ODT_WR_MAP_CS1:RW:24:2:=0x02 ODT_RD_MAP_CS1:RW:16:2:=0x01 ODT_WR_MAP_CS0:RW:8:2:=0x01 ODT_RD_MAP_CS0:RW:0:2:=0x02
	0x0C06060C,   //  306:  TODTL_2CMD_F1:RW:24:8:=0x15 TODTH_RD_F0:RW:16:4:=0x06 TODTH_WR_F0:RW:8:4:=0x06 TODTL_2CMD_F0:RW:0:8:=0x15
	0x01010606,   //  307:  ODT_EN_F1:RW:24:1:=0x01 ODT_EN_F0:RW:16:1:=0x01 TODTH_RD_F1:RW:8:4:=0x06 TODTH_WR_F1:RW:0:4:=0x06
	0x03030300,   //  308:  R2R_DIFFCS_DLY_F0:RW_D:24:5:=0x03 RD_TO_ODTH_F1:RW:16:5:=0x06 RD_TO_ODTH_F0:RW:8:5:=0x06 RESERVED:RW:0:5:=0x00
	0x03050303,   //  309:  R2R_DIFFCS_DLY_F1:RW_D:24:5:=0x03 W2W_DIFFCS_DLY_F0:RW_D:16:5:=0x05 W2R_DIFFCS_DLY_F0:RW_D:8:5:=0x01 R2W_DIFFCS_DLY_F0:RW_D:0:5:=0x03
	0x00050303,   //  310:  R2R_SAMECS_DLY:RW:24:5:=0x00 W2W_DIFFCS_DLY_F1:RW_D:16:5:=0x05 W2R_DIFFCS_DLY_F1:RW_D:8:5:=0x01 R2W_DIFFCS_DLY_F1:RW_D:0:5:=0x03
	0x00000202,   //  311:  W2W_SAMECS_DLY:RW:24:5:=0x00 W2R_SAMECS_DLY:RW:16:5:=0x00 R2W_SAMECS_DLY_F1:RW_D:8:5:=0x02 R2W_SAMECS_DLY_F0:RW_D:0:5:=0x02
	0x00000000,   //  312:  SWLVL_EXIT:WR:24:1:=0x00 SWLVL_START:WR:16:1:=0x00 SWLVL_LOAD:WR:8:1:=0x00 SW_LEVELING_MODE:RW:0:3:=0x00
	0x00000100,   //  313:  VREF_PDA_EN:RW:24:1:=0x00 VREF_EN:RW:16:1:=0x00 VREF_CS:RW:8:1:=0x01 SWLVL_OP_DONE:RD:0:1:=0x00
	0x67676700,   //  314:  VREF_VAL_DEV1_0_F0:RW:24:7:=0x67 VREF_VAL_DEV0_1_F0:RW:16:7:=0x67 VREF_VAL_DEV0_0_F0:RW:8:7:=0x67 VREF_DFS_EN:RW:0:1:=0x00
	0x67676767,   //  315:  VREF_VAL_DEV3_0_F0:RW:24:7:=0x67 VREF_VAL_DEV2_1_F0:RW:16:7:=0x67 VREF_VAL_DEV2_0_F0:RW:8:7:=0x67 VREF_VAL_DEV1_1_F0:RW:0:7:=0x67
	0x67676767,   //  316:  VREF_VAL_DEV5_0_F0:RW:24:7:=0x67 VREF_VAL_DEV4_1_F0:RW:16:7:=0x67 VREF_VAL_DEV4_0_F0:RW:8:7:=0x67 VREF_VAL_DEV3_1_F0:RW:0:7:=0x67
	0x67676767,   //  317:  VREF_VAL_DEV7_0_F0:RW:24:7:=0x67 VREF_VAL_DEV6_1_F0:RW:16:7:=0x67 VREF_VAL_DEV6_0_F0:RW:8:7:=0x67 VREF_VAL_DEV5_1_F0:RW:0:7:=0x67
	0x67676767,   //  318:  VREF_VAL_DEV9_0_F0:RW:24:7:=0x67 VREF_VAL_DEV8_1_F0:RW:16:7:=0x67 VREF_VAL_DEV8_0_F0:RW:8:7:=0x67 VREF_VAL_DEV7_1_F0:RW:0:7:=0x67
	0x67676767,   //  319:  VREF_VAL_DEV11_0_F0:RW:24:7:=0x67 VREF_VAL_DEV10_1_F0:RW:16:7:=0x67 VREF_VAL_DEV10_0_F0:RW:8:7:=0x67 VREF_VAL_DEV9_1_F0:RW:0:7:=0x67
	0x67676767,   //  320:  VREF_VAL_DEV13_0_F0:RW:24:7:=0x67 VREF_VAL_DEV12_1_F0:RW:16:7:=0x67 VREF_VAL_DEV12_0_F0:RW:8:7:=0x67 VREF_VAL_DEV11_1_F0:RW:0:7:=0x67
	0x67676767,   //  321:  VREF_VAL_DEV15_0_F0:RW:24:7:=0x67 VREF_VAL_DEV14_1_F0:RW:16:7:=0x67 VREF_VAL_DEV14_0_F0:RW:8:7:=0x67 VREF_VAL_DEV13_1_F0:RW:0:7:=0x67
	0x67676767,   //  322:  VREF_VAL_ECC_DEV1_0_F0:RW:24:7:=0x67 VREF_VAL_ECC_DEV0_1_F0:RW:16:7:=0x67 VREF_VAL_ECC_DEV0_0_F0:RW:8:7:=0x67 VREF_VAL_DEV15_1_F0:RW:0:7:=0x67
	0x67676767,   //  323:  VREF_VAL_DEV1_0_F1:RW:24:7:=0x67 VREF_VAL_DEV0_1_F1:RW:16:7:=0x67 VREF_VAL_DEV0_0_F1:RW:8:7:=0x67 VREF_VAL_ECC_DEV1_1_F0:RW:0:7:=0x67
	0x67676767,   //  324:  VREF_VAL_DEV3_0_F1:RW:24:7:=0x67 VREF_VAL_DEV2_1_F1:RW:16:7:=0x67 VREF_VAL_DEV2_0_F1:RW:8:7:=0x67 VREF_VAL_DEV1_1_F1:RW:0:7:=0x67
	0x67676767,   //  325:  VREF_VAL_DEV5_0_F1:RW:24:7:=0x67 VREF_VAL_DEV4_1_F1:RW:16:7:=0x67 VREF_VAL_DEV4_0_F1:RW:8:7:=0x67 VREF_VAL_DEV3_1_F1:RW:0:7:=0x67
	0x67676767,   //  326:  VREF_VAL_DEV7_0_F1:RW:24:7:=0x67 VREF_VAL_DEV6_1_F1:RW:16:7:=0x67 VREF_VAL_DEV6_0_F1:RW:8:7:=0x67 VREF_VAL_DEV5_1_F1:RW:0:7:=0x67
	0x67676767,   //  327:  VREF_VAL_DEV9_0_F1:RW:24:7:=0x67 VREF_VAL_DEV8_1_F1:RW:16:7:=0x67 VREF_VAL_DEV8_0_F1:RW:8:7:=0x67 VREF_VAL_DEV7_1_F1:RW:0:7:=0x67
	0x67676767,   //  328:  VREF_VAL_DEV11_0_F1:RW:24:7:=0x67 VREF_VAL_DEV10_1_F1:RW:16:7:=0x67 VREF_VAL_DEV10_0_F1:RW:8:7:=0x67 VREF_VAL_DEV9_1_F1:RW:0:7:=0x67
	0x67676767,   //  329:  VREF_VAL_DEV13_0_F1:RW:24:7:=0x67 VREF_VAL_DEV12_1_F1:RW:16:7:=0x67 VREF_VAL_DEV12_0_F1:RW:8:7:=0x67 VREF_VAL_DEV11_1_F1:RW:0:7:=0x67
	0x67676767,   //  330:  VREF_VAL_DEV15_0_F1:RW:24:7:=0x67 VREF_VAL_DEV14_1_F1:RW:16:7:=0x67 VREF_VAL_DEV14_0_F1:RW:8:7:=0x67 VREF_VAL_DEV13_1_F1:RW:0:7:=0x67
	0x67676767,   //  331:  VREF_VAL_ECC_DEV1_0_F1:RW:24:7:=0x67 VREF_VAL_ECC_DEV0_1_F1:RW:16:7:=0x67 VREF_VAL_ECC_DEV0_0_F1:RW:8:7:=0x67 VREF_VAL_DEV15_1_F1:RW:0:7:=0x67
	0x00000067,   //  332:  VREF_SW_PROMOTE_THRESHOLD_F0:RW:8:16:=0x0000 VREF_VAL_ECC_DEV1_1_F1:RW:0:7:=0x67
	0x00000000,   //  333:  AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:24:1:=0x00 AXI0_ALL_STROBES_USED_ENABLE:RW:16:1:=0x00 VREF_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
	0x01000808,   //  334:  PORT_ADDR_PROTECTION_EN:RW:24:1:=0x01 AXI0_FIFO_TYPE_REG:RW:16:2:=0x00 AXI0_W_PRIORITY:RW:8:4:=0x08 AXI0_R_PRIORITY:RW:0:4:=0x08
	0x00000000,   //  335:  AXI0_ADDRESS_RANGE_ENABLE:RW:0:1:=0x00
	0x00000000,   //  336:  AXI0_START_ADDR_0:RW:0:26:=0x00000000
	0x03FFFFFF,   //  337:  AXI0_END_ADDR_0:RW:0:26:=0x03ffffff
	0x00000000,   //  338:  AXI0_START_ADDR_1:RW:0:26:=0x00000000
	0x03FFFFFF,   //  339:  AXI0_END_ADDR_1:RW:0:26:=0x03ffffff
	0x00000000,   //  340:  AXI0_START_ADDR_2:RW:0:26:=0x00000000
	0x03FFFFFF,   //  341:  AXI0_END_ADDR_2:RW:0:26:=0x03ffffff
	0x00000000,   //  342:  AXI0_START_ADDR_3:RW:0:26:=0x00000000
	0x03FFFFFF,   //  343:  AXI0_END_ADDR_3:RW:0:26:=0x03ffffff
	0x00000000,   //  344:  AXI0_START_ADDR_4:RW:0:26:=0x00000000
	0x03FFFFFF,   //  345:  AXI0_END_ADDR_4:RW:0:26:=0x03ffffff
	0x00000000,   //  346:  AXI0_START_ADDR_5:RW:0:26:=0x00000000
	0x03FFFFFF,   //  347:  AXI0_END_ADDR_5:RW:0:26:=0x03ffffff
	0x00000000,   //  348:  AXI0_START_ADDR_6:RW:0:26:=0x00000000
	0x03FFFFFF,   //  349:  AXI0_END_ADDR_6:RW:0:26:=0x03ffffff
	0x00000000,   //  350:  AXI0_START_ADDR_7:RW:0:26:=0x00000000
	0x03FFFFFF,   //  351:  AXI0_END_ADDR_7:RW:0:26:=0x03ffffff
	0x00000000,   //  352:  AXI0_START_ADDR_8:RW:0:26:=0x00000000
	0x03FFFFFF,   //  353:  AXI0_END_ADDR_8:RW:0:26:=0x03ffffff
	0x00000000,   //  354:  AXI0_START_ADDR_9:RW:0:26:=0x00000000
	0x03FFFFFF,   //  355:  AXI0_END_ADDR_9:RW:0:26:=0x03ffffff
	0x00000000,   //  356:  AXI0_START_ADDR_10:RW:0:26:=0x00000000
	0x03FFFFFF,   //  357:  AXI0_END_ADDR_10:RW:0:26:=0x03ffffff
	0x00000000,   //  358:  AXI0_START_ADDR_11:RW:0:26:=0x00000000
	0x03FFFFFF,   //  359:  AXI0_END_ADDR_11:RW:0:26:=0x03ffffff
	0x00000000,   //  360:  AXI0_START_ADDR_12:RW:0:26:=0x00000000
	0x03FFFFFF,   //  361:  AXI0_END_ADDR_12:RW:0:26:=0x03ffffff
	0x00000000,   //  362:  AXI0_START_ADDR_13:RW:0:26:=0x00000000
	0x03FFFFFF,   //  363:  AXI0_END_ADDR_13:RW:0:26:=0x03ffffff
	0x00000000,   //  364:  AXI0_START_ADDR_14:RW:0:26:=0x00000000
	0x03FFFFFF,   //  365:  AXI0_END_ADDR_14:RW:0:26:=0x03ffffff
	0x00000000,   //  366:  AXI0_START_ADDR_15:RW:0:26:=0x00000000
	0x03FFFFFF,   //  367:  AXI0_END_ADDR_15:RW:0:26:=0x03ffffff
	0x00FFFF03,   //  368:  AXI0_RANGE_RID_CHECK_BITS_0:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_0:RW:0:2:=0x03
	0x000FFFFF,   //  369:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_0:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_0:RW:0:16:=0xffff
	0x0003000F,   //  370:  AXI0_RANGE_PROT_BITS_1:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_0:RW:0:16:=0x000f
	0xFFFFFFFF,   //  371:  AXI0_RANGE_WID_CHECK_BITS_1:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_1:RW:0:16:=0xffff
	0x000F000F,   //  372:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_1:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_1:RW:0:16:=0x000f
	0x00FFFF03,   //  373:  AXI0_RANGE_RID_CHECK_BITS_2:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_2:RW:0:2:=0x03
	0x000FFFFF,   //  374:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_2:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_2:RW:0:16:=0xffff
	0x0003000F,   //  375:  AXI0_RANGE_PROT_BITS_3:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_2:RW:0:16:=0x000f
	0xFFFFFFFF,   //  376:  AXI0_RANGE_WID_CHECK_BITS_3:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_3:RW:0:16:=0xffff
	0x000F000F,   //  377:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_3:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_3:RW:0:16:=0x000f
	0x00FFFF03,   //  378:  AXI0_RANGE_RID_CHECK_BITS_4:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_4:RW:0:2:=0x03
	0x000FFFFF,   //  379:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_4:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_4:RW:0:16:=0xffff
	0x0003000F,   //  380:  AXI0_RANGE_PROT_BITS_5:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_4:RW:0:16:=0x000f
	0xFFFFFFFF,   //  381:  AXI0_RANGE_WID_CHECK_BITS_5:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_5:RW:0:16:=0xffff
	0x000F000F,   //  382:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_5:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_5:RW:0:16:=0x000f
	0x00FFFF03,   //  383:  AXI0_RANGE_RID_CHECK_BITS_6:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_6:RW:0:2:=0x03
	0x000FFFFF,   //  384:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_6:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_6:RW:0:16:=0xffff
	0x0003000F,   //  385:  AXI0_RANGE_PROT_BITS_7:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_6:RW:0:16:=0x000f
	0xFFFFFFFF,   //  386:  AXI0_RANGE_WID_CHECK_BITS_7:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_7:RW:0:16:=0xffff
	0x000F000F,   //  387:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_7:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_7:RW:0:16:=0x000f
	0x00FFFF03,   //  388:  AXI0_RANGE_RID_CHECK_BITS_8:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_8:RW:0:2:=0x03
	0x000FFFFF,   //  389:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_8:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_8:RW:0:16:=0xffff
	0x0003000F,   //  390:  AXI0_RANGE_PROT_BITS_9:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_8:RW:0:16:=0x000f
	0xFFFFFFFF,   //  391:  AXI0_RANGE_WID_CHECK_BITS_9:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_9:RW:0:16:=0xffff
	0x000F000F,   //  392:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_9:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_9:RW:0:16:=0x000f
	0x00FFFF03,   //  393:  AXI0_RANGE_RID_CHECK_BITS_10:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_10:RW:0:2:=0x03
	0x000FFFFF,   //  394:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_10:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_10:RW:0:16:=0xffff
	0x0003000F,   //  395:  AXI0_RANGE_PROT_BITS_11:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_10:RW:0:16:=0x000f
	0xFFFFFFFF,   //  396:  AXI0_RANGE_WID_CHECK_BITS_11:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_11:RW:0:16:=0xffff
	0x000F000F,   //  397:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_11:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_11:RW:0:16:=0x000f
	0x00FFFF03,   //  398:  AXI0_RANGE_RID_CHECK_BITS_12:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_12:RW:0:2:=0x03
	0x000FFFFF,   //  399:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_12:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_12:RW:0:16:=0xffff
	0x0003000F,   //  400:  AXI0_RANGE_PROT_BITS_13:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_12:RW:0:16:=0x000f
	0xFFFFFFFF,   //  401:  AXI0_RANGE_WID_CHECK_BITS_13:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_13:RW:0:16:=0xffff
	0x000F000F,   //  402:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_13:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_13:RW:0:16:=0x000f
	0x00FFFF03,   //  403:  AXI0_RANGE_RID_CHECK_BITS_14:RW:8:16:=0xffff AXI0_RANGE_PROT_BITS_14:RW:0:2:=0x03
	0x000FFFFF,   //  404:  AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_14:RW:16:16:=0x000f AXI0_RANGE_WID_CHECK_BITS_14:RW:0:16:=0xffff
	0x0003000F,   //  405:  AXI0_RANGE_PROT_BITS_15:RW:16:2:=0x03 AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_14:RW:0:16:=0x000f
	0xFFFFFFFF,   //  406:  AXI0_RANGE_WID_CHECK_BITS_15:RW:16:16:=0xffff AXI0_RANGE_RID_CHECK_BITS_15:RW:0:16:=0xffff
	0x000F000F,   //  407:  AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_15:RW:16:16:=0x000f AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_15:RW:0:16:=0x000f
	0x00000000,   //  408:  DLL_RST_DELAY:RW:16:16:=0x0000 MEM_RST_VALID:RD:8:1:=0x00 CKE_STATUS:RD:0:2:=0x00
	0x1F000000,   //  409:  TDFI_PHY_RDLAT_F0:RW_D:24:7:=0x26 UPDATE_ERROR_STATUS:RD:16:7:=0x00 TDFI_PHY_WRLAT:RD:8:7:=0x00 DLL_RST_ADJ_DLY:RW:0:8:=0x00
	0x0000001F,   //  410:  DRAM_CLK_DISABLE:RW:16:2:=0x00 TDFI_RDDATA_EN:RD:8:7:=0x00 TDFI_PHY_RDLAT_F1:RW_D:0:7:=0x26
	0x0000000A,   //  411:  TDFI_CTRLUPD_MIN:RW:0:16:=0x000a
	0x000030C0,   //  412:  TDFI_CTRLUPD_MAX_F0:RW:0:21:=0x006180
	0x00000200,   //  413:  TDFI_PHYUPD_TYPE0_F0:RW:0:32:=0x00000200
	0x00000200,   //  414:  TDFI_PHYUPD_TYPE1_F0:RW:0:32:=0x00000200
	0x00000200,   //  415:  TDFI_PHYUPD_TYPE2_F0:RW:0:32:=0x00000200
	0x00000200,   //  416:  TDFI_PHYUPD_TYPE3_F0:RW:0:32:=0x00000200
	0x00009240,   //  417:  TDFI_PHYUPD_RESP_F0:RW:0:23:=0x012480
	0x0001E780,   //  418:  TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x0003cf00
	0x00000A0B,   //  419:  WRLAT_ADJ_F0:RW:8:7:=0x13 RDLAT_ADJ_F0:RW:0:7:=0x11
	0x000030C0,   //  420:  TDFI_CTRLUPD_MAX_F1:RW:0:21:=0x006180
	0x00000200,   //  421:  TDFI_PHYUPD_TYPE0_F1:RW:0:32:=0x00000200
	0x00000200,   //  422:  TDFI_PHYUPD_TYPE1_F1:RW:0:32:=0x00000200
	0x00000200,   //  423:  TDFI_PHYUPD_TYPE2_F1:RW:0:32:=0x00000200
	0x00000200,   //  424:  TDFI_PHYUPD_TYPE3_F1:RW:0:32:=0x00000200
	0x00009240,   //  425:  TDFI_PHYUPD_RESP_F1:RW:0:23:=0x012480
	0x0001E780,   //  426:  TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0003cf00
	0x02020A0B,   //  427:  TDFI_CTRL_DELAY_F1:RW_D:24:4:=0x02 TDFI_CTRL_DELAY_F0:RW_D:16:4:=0x02 WRLAT_ADJ_F1:RW:8:7:=0x13 RDLAT_ADJ_F1:RW:0:7:=0x11
	0x03030302,   //  428:  TDFI_PHY_WRDATA_F1:RW:24:3:=0x03 TDFI_PHY_WRDATA_F0:RW:16:3:=0x03 TDFI_DRAM_CLK_ENABLE:RW:8:4:=0x03 TDFI_DRAM_CLK_DISABLE:RW:0:4:=0x02
	0x060B060B,   //  429:  TDFI_WRCSLAT_F1:RW:24:7:=0x0f TDFI_RDCSLAT_F1:RW:16:7:=0x17 TDFI_WRCSLAT_F0:RW:8:7:=0x0f TDFI_RDCSLAT_F0:RW:0:7:=0x17
	0x00000500,   //  430:  TDFI_WRDATA_DELAY:RW:8:8:=0x05 TDFI_PARIN_LAT:RW:0:3:=0x00
};

uint32_t pi_registers[PI_REG_COUNT] = {
	0x00000A00,   //    0: PI_DRAM_CLASS:RW:8:4:=0x0a PI_START:RW:0:1:=0x00
	0x00000000,   //    1: PI_VERSION:RD:0:64:=0x00000000
	0x00000000,   //    2: PI_VERSION:RD:0:64:=0x00000000
	0x00000000,   //    3: PI_ID:RD:0:16:=0x0000
	0x00000000,   //    4:
	0x00000101,   //    5: PI_NOTCARE_PHYUPD:RW:16:2:=0x00 PI_INIT_LVL_EN:RW:8:1:=0x01 PI_NORMAL_LVL_SEQ:RW:0:1:=0x01
	0x01640000,   //    6: PI_DFI_VERSION:RW:24:1:=0x01 RESERVED:RW_D:16:8:=0x64 PI_TCMD_GAP:RW:0:16:=0x0000
	0x00000000,   //    7: PI_DFI_PHYMSTR_STATE_SEL_R:RW:16:1:=0x00 PI_DFI_PHYMSTR_CS_STATE_R:RW:8:1:=0x00 PI_DFI_PHYMSTR_TYPE:RW:0:2:=0x00
	0x00000000,   //    8: PI_TDFI_PHYMSTR_MAX:RD:0:32:=0x00000000
	0x00000000,   //    9: PI_TDFI_PHYMSTR_RESP:RD:0:20:=0x000000
	0x00000000,   //   10: PI_TDFI_PHYUPD_RESP:RD:0:20:=0x000000
	0x00000000,   //   11: PI_TDFI_PHYUPD_MAX:RD:0:32:=0x00000000
	0x00030001,   //   12: PI_RANK_NUM_PER_CKE:RW:24:5:=0x00 PI_CS_MAP:RW_D:16:2:=0x03 RESERVED:RW:8:1:=0x00 PI_SW_RST_N:RW_D:0:1:=0x01
	0x00000000,   //   13: PI_DDR4_DIMM_CID1_MAP:RW:24:2:=0x00 PI_DDR4_DIMM_CID0_MAP:RW:16:2:=0x00 PI_DDR4_DIMM_3DS_PIN_MUXING_EN:RW:8:1:=0x00 PI_SRX_LVL_TARGET_CS_EN:RW:0:1:=0x00
	0x01000100,   //   14: PI_MCAREF_FORWARD_ONLY:RW:24:1:=0x01 PI_PREAMBLE_SUPPORT:RW:16:2:=0x00 PI_TMPRR:RW:8:4:=0x01 PI_LOGICAL_CS_MAP:RW:0:2:=0x00
	0x00000500,   //   15: PI_TREF_INTERVAL:RW:8:20:=0x000005 RESERVED:RW:0:1:=0x00
	0x00000001,   //   16: PI_SWLVL_OP_DONE:RD:24:1:=0x00 PI_SWLVL_LOAD:WR:16:1:=0x00 PI_ON_DFIBUS:RD:8:1:=0x00 PI_3DS_AREF_MODE:RW:0:1:=0x01
	0x00000000,   //   17: PI_SW_WRLVL_RESP_3:RD:24:1:=0x00 PI_SW_WRLVL_RESP_2:RD:16:1:=0x00 PI_SW_WRLVL_RESP_1:RD:8:1:=0x00 PI_SW_WRLVL_RESP_0:RD:0:1:=0x00
	0x00000000,   //   18: PI_SW_WRLVL_RESP_7:RD:24:1:=0x00 PI_SW_WRLVL_RESP_6:RD:16:1:=0x00 PI_SW_WRLVL_RESP_5:RD:8:1:=0x00 PI_SW_WRLVL_RESP_4:RD:0:1:=0x00
	0x00000000,   //   19: PI_SW_WRLVL_RESP_11:RD:24:1:=0x00 PI_SW_WRLVL_RESP_10:RD:16:1:=0x00 PI_SW_WRLVL_RESP_9:RD:8:1:=0x00 PI_SW_WRLVL_RESP_8:RD:0:1:=0x00
	0x00000000,   //   20: PI_SW_WRLVL_RESP_15:RD:24:1:=0x00 PI_SW_WRLVL_RESP_14:RD:16:1:=0x00 PI_SW_WRLVL_RESP_13:RD:8:1:=0x00 PI_SW_WRLVL_RESP_12:RD:0:1:=0x00
	0x00000000,   //   21: PI_SW_RDLVL_RESP_1:RD:24:2:=0x00 PI_SW_RDLVL_RESP_0:RD:16:2:=0x00 PI_SW_WRLVL_RESP_17:RD:8:1:=0x00 PI_SW_WRLVL_RESP_16:RD:0:1:=0x00
	0x00000000,   //   22: PI_SW_RDLVL_RESP_5:RD:24:2:=0x00 PI_SW_RDLVL_RESP_4:RD:16:2:=0x00 PI_SW_RDLVL_RESP_3:RD:8:2:=0x00 PI_SW_RDLVL_RESP_2:RD:0:2:=0x00
	0x00000000,   //   23: PI_SW_RDLVL_RESP_9:RD:24:2:=0x00 PI_SW_RDLVL_RESP_8:RD:16:2:=0x00 PI_SW_RDLVL_RESP_7:RD:8:2:=0x00 PI_SW_RDLVL_RESP_6:RD:0:2:=0x00
	0x00000000,   //   24: PI_SW_RDLVL_RESP_13:RD:24:2:=0x00 PI_SW_RDLVL_RESP_12:RD:16:2:=0x00 PI_SW_RDLVL_RESP_11:RD:8:2:=0x00 PI_SW_RDLVL_RESP_10:RD:0:2:=0x00
	0x00000000,   //   25: PI_SW_RDLVL_RESP_17:RD:24:2:=0x00 PI_SW_RDLVL_RESP_16:RD:16:2:=0x00 PI_SW_RDLVL_RESP_15:RD:8:2:=0x00 PI_SW_RDLVL_RESP_14:RD:0:2:=0x00
	0x00000000,   //   26: PI_SWLVL_WR_SLICE_0:WR:24:1:=0x00 PI_SWLVL_EXIT:WR:16:1:=0x00 PI_SWLVL_START:WR:8:1:=0x00 PI_SW_LEVELING_MODE:RW:0:3:=0x00
	0x00000000,   //   27: PI_SWLVL_WR_SLICE_1:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_0:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_0:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_0:WR:0:1:=0x00
	0x00000000,   //   28: PI_SWLVL_WR_SLICE_2:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_1:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_1:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_1:WR:0:1:=0x00
	0x00000000,   //   29: PI_SWLVL_WR_SLICE_3:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_2:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_2:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_2:WR:0:1:=0x00
	0x00000000,   //   30: PI_SWLVL_WR_SLICE_4:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_3:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_3:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_3:WR:0:1:=0x00
	0x00000000,   //   31: PI_SWLVL_WR_SLICE_5:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_4:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_4:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_4:WR:0:1:=0x00
	0x00000000,   //   32: PI_SWLVL_WR_SLICE_6:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_5:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_5:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_5:WR:0:1:=0x00
	0x00000000,   //   33: PI_SWLVL_WR_SLICE_7:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_6:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_6:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_6:WR:0:1:=0x00
	0x00000000,   //   34: PI_SWLVL_WR_SLICE_8:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_7:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_7:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_7:WR:0:1:=0x00
	0x00000000,   //   35: PI_SWLVL_WR_SLICE_9:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_8:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_8:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_8:WR:0:1:=0x00
	0x00000000,   //   36: PI_SWLVL_WR_SLICE_10:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_9:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_9:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_9:WR:0:1:=0x00
	0x00000000,   //   37: PI_SWLVL_WR_SLICE_11:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_10:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_10:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_10:WR:0:1:=0x00
	0x00000000,   //   38: PI_SWLVL_WR_SLICE_12:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_11:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_11:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_11:WR:0:1:=0x00
	0x00000000,   //   39: PI_SWLVL_WR_SLICE_13:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_12:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_12:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_12:WR:0:1:=0x00
	0x00000000,   //   40: PI_SWLVL_WR_SLICE_14:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_13:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_13:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_13:WR:0:1:=0x00
	0x00000000,   //   41: PI_SWLVL_WR_SLICE_15:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_14:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_14:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_14:WR:0:1:=0x00
	0x00000000,   //   42: PI_SWLVL_WR_SLICE_16:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_15:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_15:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_15:WR:0:1:=0x00
	0x00000000,   //   43: PI_SWLVL_WR_SLICE_17:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_16:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_16:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_16:WR:0:1:=0x00
	0x00000000,   //   44: PI_SWLVL_SM2_START:WR:24:1:=0x00 PI_SW_WDQLVL_RESP_17:RD:16:2:=0x00 PI_SWLVL_VREF_UPDATE_SLICE_17:WR:8:1:=0x00 PI_SWLVL_RD_SLICE_17:WR:0:1:=0x00
	0x00000000,   //   45: PI_DFI40_POLARITY:RW:24:1:=0x00 PI_SEQUENTIAL_LVL_REQ:WR:16:1:=0x00 PI_SWLVL_SM2_RD:WR:8:1:=0x00 PI_SWLVL_SM2_WR:WR:0:1:=0x00
	0x280D0000,   //   46: PI_WLMRD:RW:24:6:=0x28 PI_WLDQSEN:RW:16:6:=0x0d PI_WRLVL_CS:RW:8:1:=0x00 PI_WRLVL_REQ:WR:0:1:=0x00
	0x00000000,   //   47: PI_WRLVL_DISABLE_DFS:RW:24:1:=0x00 PI_WRLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_WRLVL_INTERVAL:RW:0:16:=0x0000
	0x00000000,   //   48: PI_WRLVL_ROTATE:RW:24:1:=0x00 PI_WRLVL_RESP_MASK:RW:0:18:=0x000000
	0x32000003,   //   49: PI_TDFI_WRLVL_EN:RW:24:8:=0x32 PI_WRLVL_ERROR_STATUS:RD:16:1:=0x00 PI_WRLVL_ON_MPD_EXIT:RW:8:1:=0x00 PI_WRLVL_CS_MAP:RW:0:2:=0x03
	0x00000000,   //   50: PI_TDFI_WRLVL_RESP:RW:0:32:=0x00000000
	0x00000000,   //   51: PI_TDFI_WRLVL_MAX:RW:0:32:=0x00000000
	0x02060602,   //   52: PI_ADDRESS_MIRRORING:RW:24:2:=0x00 PI_TODTH_RD:RW:16:4:=0x06 PI_TODTH_WR:RW:8:4:=0x06 PI_WRLVL_STROBE_NUM:RW:0:5:=0x02
	0x00000000,   //   53: RESERVED:RW:0:2:=0x00
	0x00000000,   //   54: PI_CA_PARITY_ERROR_INJECT:RW:0:27:=0x00000000
	0x00000000,   //   55: PI_RDLVL_GATE_REQ:WR:24:1:=0x00 PI_RDLVL_REQ:WR:16:1:=0x00 RESERVED:RW:8:4:=0x00 RESERVED:RW+:0:3:=0x00
	0xADAA5500,   //   56: PI_RDLVL_PAT_2:RW:24:8:=0xad PI_RDLVL_PAT_1:RW:16:8:=0xaa PI_RDLVL_PAT_0:RW:8:8:=0x55 PI_RDLVL_CS:RW:0:1:=0x00
	0x95956A52,   //   57: PI_RDLVL_PAT_6:RW:24:8:=0x95 PI_RDLVL_PAT_5:RW:16:8:=0x95 PI_RDLVL_PAT_4:RW:8:8:=0x6a PI_RDLVL_PAT_3:RW:0:8:=0x52
	0x000000AD,   //   58: PI_RDLVL_DISABLE_DFS:RW:24:1:=0x00 PI_RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_RDLVL_SEQ_EN:RW:8:4:=0x00 PI_RDLVL_PAT_7:RW:0:8:=0xad
	0x00000000,   //   59: PI_RDLVL_GATE_ON_MPD_EXIT:RW:24:1:=0x00 PI_RDLVL_ON_MPD_EXIT:RW:16:1:=0x00 PI_RDLVL_GATE_DISABLE_DFS:RW:8:1:=0x00 PI_RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
	0x03030000,   //   60: PI_RDLVL_GATE_CS_MAP:RW:24:2:=0x03 PI_RDLVL_CS_MAP:RW:16:2:=0x03 PI_RDLVL_GATE_ROTATE:RW:8:1:=0x00 PI_RDLVL_ROTATE:RW:0:1:=0x00
	0x00000014,   //   61: PI_TDFI_RDLVL_RR:RW:0:10:=0x0014
	0x000007D0,   //   62: PI_TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
	0x03000000,   //   63: PI_TDFI_RDLVL_EN:RW:24:8:=0x03 PI_RDLVL_RESP_MASK:RW:0:18:=0x000000
	0x00000000,   //   64: PI_TDFI_RDLVL_MAX:RW:0:32:=0x00000000
	0x00000000,   //   65: PI_RDLVL_INTERVAL:RW:8:16:=0x0000 PI_RDLVL_ERROR_STATUS:RD:0:1:=0x00
	0x01000000,   //   66: PI_RDLVL_PATTERN_NUM:RW:24:4:=0x01 PI_RDLVL_PATTERN_START:RW:16:4:=0x00 PI_RDLVL_GATE_INTERVAL:RW:0:16:=0x0000
	0x01010101,   //   67: PI_REG_DIMM_ENABLE:RW:24:1:=0x01 PI_RD_PREAMBLE_TRAINING_EN:RW:16:1:=0x01 PI_RDLVL_GATE_STROBE_NUM:RW:8:5:=0x01 PI_RDLVL_STROBE_NUM:RW:0:5:=0x01
	0x00010000,   //   68: PI_VREF_PDA_EN:RW:24:1:=0x00 PI_VREF_CS:RW:16:1:=0x01 PI_TDFI_PHY_WRLAT:RD:8:7:=0x00 PI_TDFI_RDDATA_EN:RD:0:7:=0x00
	0x000E0000,   //   69: PI_ECC_EN:RW:24:1:=0x01 PI_INIT_COMPLETE_TO_MC_DELAY_COUNT:RW:16:8:=0x0e PI_MC_DFS_PI_SET_VREF_ENABLE:RW:8:1:=0x00 PI_VREFLVL_DISABLE_DFS:RW:0:1:=0x00
	0x00000101,   //   70: PI_WDQLVL_BST_NUM:RW:8:3:=0x01 PI_WDQLVL_VREF_EN:RW:0:1:=0x01
	0x00000000,   //   71: PI_WDQLVL_ROTATE:RW:24:1:=0x00 PI_WDQLVL_RESP_MASK:RW:0:18:=0x000000
	0x00020403,   //   72: PI_WDQLVL_REQ:WR:24:1:=0x00 PI_WDQLVL_VREF_NORMAL_STEPSIZE:RW:16:5:=0x02 PI_WDQLVL_VREF_INITIAL_STEPSIZE:RW:8:5:=0x04 PI_WDQLVL_CS_MAP:RW:0:2:=0x03
	0x00003400,   //   73: PI_TDFI_WDQLVL_EN:RW:8:8:=0x34 PI_WDQLVL_CS:RW:0:1:=0x00
	0x00000000,   //   74: PI_TDFI_WDQLVL_RESP:RW:0:32:=0x00000000
	0x00000000,   //   75: PI_TDFI_WDQLVL_MAX:RW:0:32:=0x00000000
	0x00000000,   //   76: PI_WDQLVL_ON_MPD_EXIT:RW:24:1:=0x00 PI_WDQLVL_ON_SREF_EXIT:RW:16:1:=0x00 PI_WDQLVL_INTERVAL:RW:0:16:=0x0000
	0x00000000,   //   77: PI_WDQLVL_NEED_SAVE_RESTORE:RW:16:2:=0x00 PI_WDQLVL_ERROR_STATUS:RD:8:2:=0x00 PI_WDQLVL_DISABLE_DFS:RW:0:1:=0x00
	0x00000000,   //   78: PI_WDQLVL_DRAM_LVL_START_ADDR:RW:0:40:=0x00000000
	0x00000000,   //   79: PI_NO_MEMORY_DM:RW:16:1:=0x01 PI_WDQLVL_DM_LEVEL_EN:RW:8:1:=0x00 PI_WDQLVL_DRAM_LVL_START_ADDR:RW:0:40:=0x00
	0x00000005,   //   80: PI_WDQLVL_NIBBLE_MODE:RW:24:1:=0x00 PI_SWLVL_SM2_DM_NIBBLE_START:WR:16:1:=0x00 PI_TDFI_WDQLVL_WW:RW:0:10:=0x0008
	0x00000100,   //   81: PI_WDQLVL_PDA_VREF_TRAIN:RW:8:1:=0x01 PI_WDQLVL_PDA_EN:RW:0:1:=0x00
	0x00000000,   //   82: PI_BANK_DIFF:RW:24:2:=0x00 PI_DBILVL_RESP_MASK:RW:0:18:=0x000000
	0x00000402,   //   83: PI_TCCD:RW:8:5:=0x04 PI_ROW_DIFF:RW:0:3:=0x00
	0x00000000,   //   84: PI_INT_STATUS:RD:0:19:=0x000000
	0x00000000,   //   85: PI_INT_ACK:WR:0:18:=0x000000
	0x03000000,   //   86: PI_BSTLEN:RW_D:24:3:=0x03 PI_INT_MASK:RW:0:19:=0x000000
	0x0B000100,   //   87: PI_A15_MUX:RW_D:24:5:=0x0b PI_PARITY_IN_MUX:RW_D:16:5:=0x0c PI_CMD_SWAP_EN:RW_D:8:1:=0x00 PI_LONG_COUNT_MASK:RW:0:5:=0x00
	0x050C090A,   //   88: PI_WE_N_MUX:RW_D:24:5:=0x07 PI_CAS_N_MUX:RW_D:16:5:=0x08 PI_RAS_N_MUX:RW_D:8:5:=0x09 PI_A14_MUX:RW_D:0:5:=0x0a
	0x00060F10,   //   89: PI_DATA_BYTE_SWAP_EN:RW_D:24:1:=0x00 PI_BANK_MUX_2:RW_D:16:5:=0x06 PI_BANK_MUX_1:RW_D:8:5:=0x05 PI_BANK_MUX_0:RW_D:0:5:=0x04
	0x03020100,   //   90: PI_DATA_BYTE_SWAP_SLICE3:RW_D:24:5:=0x03 PI_DATA_BYTE_SWAP_SLICE2:RW_D:16:5:=0x02 PI_DATA_BYTE_SWAP_SLICE1:RW_D:8:5:=0x01 PI_DATA_BYTE_SWAP_SLICE0:RW_D:0:5:=0x00
	0x07060504,   //   91: PI_DATA_BYTE_SWAP_SLICE7:RW_D:24:5:=0x07 PI_DATA_BYTE_SWAP_SLICE6:RW_D:16:5:=0x06 PI_DATA_BYTE_SWAP_SLICE5:RW_D:8:5:=0x05 PI_DATA_BYTE_SWAP_SLICE4:RW_D:0:5:=0x04
	0x0B0A0908,   //   92: PI_DATA_BYTE_SWAP_SLICE11:RW_D:24:5:=0x0b PI_DATA_BYTE_SWAP_SLICE10:RW_D:16:5:=0x0a PI_DATA_BYTE_SWAP_SLICE9:RW_D:8:5:=0x09 PI_DATA_BYTE_SWAP_SLICE8:RW_D:0:5:=0x08
	0x0F0E0D0C,   //   93: PI_DATA_BYTE_SWAP_SLICE15:RW_D:24:5:=0x0f PI_DATA_BYTE_SWAP_SLICE14:RW_D:16:5:=0x0e PI_DATA_BYTE_SWAP_SLICE13:RW_D:8:5:=0x0d PI_DATA_BYTE_SWAP_SLICE12:RW_D:0:5:=0x0c
	0x00011110,   //   94: PI_CTRLUPD_REQ_PER_AREF_EN:RW:16:1:=0x01 PI_DATA_BYTE_SWAP_SLICE17:RW_D:8:5:=0x11 PI_DATA_BYTE_SWAP_SLICE16:RW_D:0:5:=0x10
	0x00000008,   //   95: PI_TDFI_PARIN_LAT:RW:24:3:=0x00 PI_UPDATE_ERROR_STATUS:RD:16:2:=0x00 PI_TDFI_CTRLUPD_MIN:RW:0:16:=0x0008
	0x00000102,   //   96: PI_MONITOR_SRC_SEL_0:RW:24:5:=0x00 PI_MC_PWRUP_SREFRESH_EXIT:RW+:16:1:=0x00 PI_BG_ROTATE_EN:RW:8:1:=0x01 PI_COL_DIFF:RW:0:4:=0x02
	0x01010001,   //   97: PI_MONITOR_CAP_SEL_1:RW:24:1:=0x01 PI_MONITOR_SRC_SEL_1:RW:16:5:=0x01 PI_MONITOR_0:RD:8:8:=0x00 PI_MONITOR_CAP_SEL_0:RW:0:1:=0x01
	0x00010200,   //   98: PI_MONITOR_2:RD:24:8:=0x00 PI_MONITOR_CAP_SEL_2:RW:16:1:=0x01 PI_MONITOR_SRC_SEL_2:RW:8:5:=0x02 PI_MONITOR_1:RD:0:8:=0x00
	0x04000103,   //   99: PI_MONITOR_SRC_SEL_4:RW:24:5:=0x04 PI_MONITOR_3:RD:16:8:=0x00 PI_MONITOR_CAP_SEL_3:RW:8:1:=0x01 PI_MONITOR_SRC_SEL_3:RW:0:5:=0x03
	0x01050001,   //  100: PI_MONITOR_CAP_SEL_5:RW:24:1:=0x01 PI_MONITOR_SRC_SEL_5:RW:16:5:=0x05 PI_MONITOR_4:RD:8:8:=0x00 PI_MONITOR_CAP_SEL_4:RW:0:1:=0x01
	0x00010600,   //  101: PI_MONITOR_6:RD:24:8:=0x00 PI_MONITOR_CAP_SEL_6:RW:16:1:=0x01 PI_MONITOR_SRC_SEL_6:RW:8:5:=0x06 PI_MONITOR_5:RD:0:8:=0x00
	0x00000107,   //  102: PI_MONITOR_7:RD:16:8:=0x00 PI_MONITOR_CAP_SEL_7:RW:8:1:=0x01 PI_MONITOR_SRC_SEL_7:RW:0:5:=0x07
	0x00000000,   //  103: PI_MONITOR_STROBE:WR:0:8:=0x00
	0x00000000,   //  104: PI_PHYMSTR_TYPE:RW:24:2:=0x00 RESERVED:RW:16:1:=0x00 PI_FREQ_NUMBER_STATUS:RD:8:5:=0x00 PI_DLL_LOCK:RD:0:1:=0x00
	0x00000100,   //  105: RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 PI_POWER_REDUC_EN:RW:8:1:=0x01 RESERVED:RW:0:1:=0x00
	0x00000000,   //  106: RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
	0x00000000,   //  107: RESERVED:RW:24:1:=0x00 RESERVED:RW:16:1:=0x00 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
	0x00010000,   //  108: PI_WRLVL_MAX_STROBE_PEND:RW:16:8:=0x01 RESERVED:RW:8:1:=0x00 RESERVED:RW:0:1:=0x00
	0x00000004,   //  109: PI_TREFBW_THR:RW:0:9:=0x0004
	0x00000000,   //  110: PI_FREQ_CHANGE_REG_COPY:RW:0:5:=0x00
	0x00000000,   //  111: PI_DISABLE_PHYMSTR_REQ:RW:24:1:=0x00 PI_DISCONNECT_MC:RW:16:1:=0x00 PI_MASK_INIT_COMPLETE:RW:8:1:=0x00 PI_FREQ_SEL_FROM_REGIF:RW:0:1:=0x00
	0x00780078,   //  112: PI_TVREF_F1:RW:16:16:=0x00f0 PI_TVREF_F0:RW:0:16:=0x00f0
	0x00001414,   //  113: PI_TSDO_F1:RW:8:8:=0x27 PI_TSDO_F0:RW:0:8:=0x27
	0x0000003A,   //  114: PI_TDELAY_RDWR_2_BUS_IDLE_F0:RW:0:8:=0x47
	0x0400093A,   //  115: PI_CA_PARITY_LAT_F0:RW:24:4:=0x06 PI_ADDITIVE_LAT_F0:RW:16:5:=0x00 PI_WRLAT_F0:RW:8:5:=0x10 PI_TDELAY_RDWR_2_BUS_IDLE_F1:RW:0:8:=0x47
	0x000918A8,   //  116: PI_ADDITIVE_LAT_F1:RW:24:5:=0x00 PI_WRLAT_F1:RW:16:5:=0x10 PI_CASLAT_LIN_F0:RW:8:6:=0x2c PI_TPARITY_ERROR_CMD_INHIBIT_F0:RW:0:8:=0xcd
	0x0018A804,   //  117: PI_CASLAT_LIN_F1:RW:16:6:=0x2c PI_TPARITY_ERROR_CMD_INHIBIT_F1:RW:8:8:=0xcd PI_CA_PARITY_LAT_F1:RW:0:4:=0x06
	0x00000118,   //  118: PI_TRFC_F0:RW:0:10:=0x0370
	0x00001860,   //  119: PI_TREF_F0:RW:0:20:=0x0030c0
	0x00000118,   //  120: PI_TRFC_F1:RW:0:10:=0x0370
	0x00001860,   //  121: PI_TREF_F1:RW:0:20:=0x0030c0
	0x008C008C,   //  122: PI_TRFC_DLR_F1:RW:16:10:=0x01b8 PI_TRFC_DLR_F0:RW:0:10:=0x01b8
	0x01010404,   //  123: PI_WRLVL_EN_F1:RW:24:2:=0x01 PI_WRLVL_EN_F0:RW:16:2:=0x01 PI_TDFI_CTRL_DELAY_F1:RW_D:8:4:=0x04 PI_TDFI_CTRL_DELAY_F0:RW_D:0:4:=0x04
	0x00190019,   //  124: PI_TDFI_WRLVL_WW_F1:RW:16:10:=0x001c PI_TDFI_WRLVL_WW_F0:RW:0:10:=0x001c
	0x010C010C,   //  125: PI_ODT_EN_F1:RW:24:1:=0x01 PI_TODTL_2CMD_F1:RW:16:8:=0x15 PI_ODT_EN_F0:RW:8:1:=0x01 PI_TODTL_2CMD_F0:RW:0:8:=0x15
	0x01030300,   //  126: PI_RDLVL_EN_F0:RW:24:2:=0x01 PI_RD_TO_ODTH_F1:RW:16:5:=0x06 PI_RD_TO_ODTH_F0:RW:8:5:=0x06 RESERVED:RW:0:5:=0x00
	0x18010101,   //  127: PI_TWR_MPR_F0:RW:24:8:=0x18 PI_RDLVL_GATE_EN_F1:RW:16:2:=0x01 PI_RDLVL_EN_F1:RW:8:2:=0x01 PI_RDLVL_GATE_EN_F0:RW:0:2:=0x01
	0x00000018,   //  128: PI_RDLVL_DFE_EN_F0:RW:24:2:=0x00 PI_RDLVL_RXCAL_EN_F0:RW:16:2:=0x00 PI_RDLVL_PAT0_EN_F0:RW:8:2:=0x00 PI_TWR_MPR_F1:RW:0:8:=0x18
	0x00000000,   //  129: PI_RDLVL_DFE_EN_F1:RW:24:2:=0x00 PI_RDLVL_RXCAL_EN_F1:RW:16:2:=0x00 PI_RDLVL_PAT0_EN_F1:RW:8:2:=0x00 PI_RDLVL_MULTI_EN_F0:RW:0:2:=0x00
	0x0A0B0B00,   //  130: PI_WRLAT_ADJ_F0:RW:24:7:=0x13 PI_RDLAT_ADJ_F1:RW:16:7:=0x11 PI_RDLAT_ADJ_F0:RW:8:7:=0x11 PI_RDLVL_MULTI_EN_F1:RW:0:2:=0x00
	0x0103030A,   //  131: PI_VREF_EN_F0:RW:24:2:=0x01 PI_TDFI_PHY_WRDATA_F1:RW:16:3:=0x03 PI_TDFI_PHY_WRDATA_F0:RW:8:3:=0x03 PI_WRLAT_ADJ_F1:RW:0:7:=0x13
	0x00001B01,   //  132: PI_TDFI_WDQLVL_WR_F0:RW:8:10:=0x002a PI_VREF_EN_F1:RW:0:2:=0x01
	0x1E1A0051,   //  133: PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0:RW:24:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F0:RW:16:7:=0x1a PI_TDFI_WDQLVL_RW_F0:RW:0:10:=0x004e
	0x0B030101,   //  134: PI_WDQLVL_RDLAT_ADJ_F0:RW:24:7:=0x11 PI_WDQLVL_CL_F0:RW:16:5:=0x0a PI_WDQLVL_EN_F0:RW:8:2:=0x00 PI_WDQLVL_VREF_DELTA_F0:RW:0:4:=0x01
	0x00001B0A,   //  135: PI_TDFI_WDQLVL_WR_F1:RW:8:10:=0x002a PI_WDQLVL_WRLAT_ADJ_F0:RW:0:7:=0x13
	0x1E1A0051,   //  136: PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1:RW:24:7:=0x1e PI_WDQLVL_VREF_INITIAL_START_POINT_F1:RW:16:7:=0x1a PI_TDFI_WDQLVL_RW_F1:RW:0:10:=0x004e
	0x0B030101,   //  137: PI_WDQLVL_RDLAT_ADJ_F1:RW:24:7:=0x11 PI_WDQLVL_CL_F1:RW:16:5:=0x0a PI_WDQLVL_EN_F1:RW:8:2:=0x00 PI_WDQLVL_VREF_DELTA_F1:RW:0:4:=0x01
	0x0700000A,   //  138: PI_TRTP_F0:RW:24:8:=0x0d PI_RD_DBI_LEVEL_EN_F1:RW:16:2:=0x00 PI_RD_DBI_LEVEL_EN_F0:RW:8:2:=0x00 PI_WDQLVL_WRLAT_ADJ_F1:RW:0:7:=0x13
	0x06050C0C,   //  139: PI_TWTR_F0:RW:24:6:=0x0c PI_TCCD_L_F0:RW:16:5:=0x08 PI_TRCD_F0:RW:8:8:=0x17 PI_TRP_F0:RW:0:8:=0x16
	0x00C5B80D,   //  140: PI_TRAS_MAX_F0:RW:8:20:=0x018ae0 PI_TWR_F0:RW:0:8:=0x19
	0x1809001B,   //  141: PI_TMOD_F0:RW:24:8:=0x18 PI_TMRD_F0:RW:16:8:=0x08 PI_TRAS_MIN_F0:RW:0:9:=0x0035
	0x0C071C1C,   //  142: PI_TRP_F1:RW:24:8:=0x16 PI_TRTP_F1:RW:16:8:=0x0d PI_TMRD_PAR_F0:RW:8:8:=0x1e PI_TMOD_PAR_F0:RW:0:8:=0x1e
	0x0D06050C,   //  143: PI_TWR_F1:RW:24:8:=0x19 PI_TWTR_F1:RW:16:6:=0x0c PI_TCCD_L_F1:RW:8:5:=0x08 PI_TRCD_F1:RW:0:8:=0x17
	0x0000C5B8,   //  144: PI_TRAS_MAX_F1:RW:0:20:=0x018ae0
	0x1809001B,   //  145: PI_TMOD_F1:RW:24:8:=0x18 PI_TMRD_F1:RW:16:8:=0x08 PI_TRAS_MIN_F1:RW:0:9:=0x0035
	0x00001C1C,   //  146: PI_TMRD_PAR_F1:RW:8:8:=0x1e PI_TMOD_PAR_F1:RW:0:8:=0x1e
	0x000030C0,   //  147: PI_TDFI_CTRLUPD_MAX_F0:RW:0:21:=0x006180
	0x0001E780,   //  148: PI_TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x0003cf00
	0x000030C0,   //  149: PI_TDFI_CTRLUPD_MAX_F1:RW:0:21:=0x006180
	0x0001E780,   //  150: PI_TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0003cf00
	0x02000303,   //  151: PI_ODT_WR_MAP_CS0:RW:24:2:=0x01 PI_ODT_RD_MAP_CS0:RW:16:2:=0x02 PI_MEMDATA_RATIO_1:RW:8:3:=0x04 PI_MEMDATA_RATIO_0:RW:0:3:=0x04
	0x00000100,   //  152: PI_PDA_INVERT_DEV_CS0:RW:16:16:=0x0000 PI_ODT_WR_MAP_CS1:RW:8:2:=0x02 PI_ODT_RD_MAP_CS1:RW:0:2:=0x01
	0x00000000,   //  153: PI_PDA_INVERT_ECC_DEV_CS1:RW:24:2:=0x00 PI_PDA_INVERT_DEV_CS1:RW:8:16:=0x0000 PI_PDA_INVERT_ECC_DEV_CS0:RW:0:2:=0x00
	0x67676767,   //  154: PI_VREF_VAL_DEV1_1:RW:24:7:=0x67 PI_VREF_VAL_DEV1_0:RW:16:7:=0x67 PI_VREF_VAL_DEV0_1:RW:8:7:=0x67 PI_VREF_VAL_DEV0_0:RW:0:7:=0x67
	0x67676767,   //  155: PI_VREF_VAL_DEV3_1:RW:24:7:=0x67 PI_VREF_VAL_DEV3_0:RW:16:7:=0x67 PI_VREF_VAL_DEV2_1:RW:8:7:=0x67 PI_VREF_VAL_DEV2_0:RW:0:7:=0x67
	0x67676767,   //  156: PI_VREF_VAL_DEV5_1:RW:24:7:=0x67 PI_VREF_VAL_DEV5_0:RW:16:7:=0x67 PI_VREF_VAL_DEV4_1:RW:8:7:=0x67 PI_VREF_VAL_DEV4_0:RW:0:7:=0x67
	0x67676767,   //  157: PI_VREF_VAL_DEV7_1:RW:24:7:=0x67 PI_VREF_VAL_DEV7_0:RW:16:7:=0x67 PI_VREF_VAL_DEV6_1:RW:8:7:=0x67 PI_VREF_VAL_DEV6_0:RW:0:7:=0x67
	0x67676767,   //  158: PI_VREF_VAL_DEV9_1:RW:24:7:=0x67 PI_VREF_VAL_DEV9_0:RW:16:7:=0x67 PI_VREF_VAL_DEV8_1:RW:8:7:=0x67 PI_VREF_VAL_DEV8_0:RW:0:7:=0x67
	0x67676767,   //  159: PI_VREF_VAL_DEV11_1:RW:24:7:=0x67 PI_VREF_VAL_DEV11_0:RW:16:7:=0x67 PI_VREF_VAL_DEV10_1:RW:8:7:=0x67 PI_VREF_VAL_DEV10_0:RW:0:7:=0x67
	0x67676767,   //  160: PI_VREF_VAL_DEV13_1:RW:24:7:=0x67 PI_VREF_VAL_DEV13_0:RW:16:7:=0x67 PI_VREF_VAL_DEV12_1:RW:8:7:=0x67 PI_VREF_VAL_DEV12_0:RW:0:7:=0x67
	0x67676767,   //  161: PI_VREF_VAL_DEV15_1:RW:24:7:=0x67 PI_VREF_VAL_DEV15_0:RW:16:7:=0x67 PI_VREF_VAL_DEV14_1:RW:8:7:=0x67 PI_VREF_VAL_DEV14_0:RW:0:7:=0x67
	0x67676767,   //  162: PI_VREF_VAL_ECC_DEV1_1:RW:24:7:=0x67 PI_VREF_VAL_ECC_DEV1_0:RW:16:7:=0x67 PI_VREF_VAL_ECC_DEV0_1:RW:8:7:=0x67 PI_VREF_VAL_ECC_DEV0_0:RW:0:7:=0x67
	0x00000101,   //  163: PI_MR6_VREF_0_1:RD:24:6:=0x00 PI_MR6_VREF_0_0:RD:16:6:=0x00 PI_SLICE_PER_DEV_1:RW:8:2:=0x00 PI_SLICE_PER_DEV_0:RW:0:2:=0x00
	0x00000000,   //  164: PI_MR6_VREF_2_1:RD:24:6:=0x00 PI_MR6_VREF_2_0:RD:16:6:=0x00 PI_MR6_VREF_1_1:RD:8:6:=0x00 PI_MR6_VREF_1_0:RD:0:6:=0x00
	0x00000000,   //  165: PI_MR6_VREF_4_1:RD:24:6:=0x00 PI_MR6_VREF_4_0:RD:16:6:=0x00 PI_MR6_VREF_3_1:RD:8:6:=0x00 PI_MR6_VREF_3_0:RD:0:6:=0x00
	0x00000000,   //  166: PI_MR6_VREF_6_1:RD:24:6:=0x00 PI_MR6_VREF_6_0:RD:16:6:=0x00 PI_MR6_VREF_5_1:RD:8:6:=0x00 PI_MR6_VREF_5_0:RD:0:6:=0x00
	0x00000000,   //  167: PI_MR6_VREF_8_1:RD:24:6:=0x00 PI_MR6_VREF_8_0:RD:16:6:=0x00 PI_MR6_VREF_7_1:RD:8:6:=0x00 PI_MR6_VREF_7_0:RD:0:6:=0x00
	0x00000000,   //  168: PI_MR6_VREF_10_1:RD:24:6:=0x00 PI_MR6_VREF_10_0:RD:16:6:=0x00 PI_MR6_VREF_9_1:RD:8:6:=0x00 PI_MR6_VREF_9_0:RD:0:6:=0x00
	0x00000000,   //  169: PI_MR6_VREF_12_1:RD:24:6:=0x00 PI_MR6_VREF_12_0:RD:16:6:=0x00 PI_MR6_VREF_11_1:RD:8:6:=0x00 PI_MR6_VREF_11_0:RD:0:6:=0x00
	0x00000000,   //  170: PI_MR6_VREF_14_1:RD:24:6:=0x00 PI_MR6_VREF_14_0:RD:16:6:=0x00 PI_MR6_VREF_13_1:RD:8:6:=0x00 PI_MR6_VREF_13_0:RD:0:6:=0x00
	0x00000000,   //  171: PI_MR6_VREF_16_1:RD:24:6:=0x00 PI_MR6_VREF_16_0:RD:16:6:=0x00 PI_MR6_VREF_15_1:RD:8:6:=0x00 PI_MR6_VREF_15_0:RD:0:6:=0x00
	0x18020000,   //  172: PI_CKE_MUX_1:RW_D:24:5:=0x10 PI_CKE_MUX_0:RW_D:16:5:=0x0f PI_MR6_VREF_17_1:RD:8:6:=0x00 PI_MR6_VREF_17_0:RD:0:6:=0x00
	0x1211030D,   //  173: PI_CID_MUX_1:RW_D:24:5:=0x12 PI_CID_MUX_0:RW_D:16:5:=0x11 PI_CS_MUX_1:RW_D:8:5:=0x0e PI_CS_MUX_0:RW_D:0:5:=0x0d
	0x010E0407,   //  174: PI_RESET_N_MUX_1:RW_D:24:5:=0x01 PI_RESET_N_MUX_0:RW_D:16:5:=0x00 PI_ODT_MUX_1:RW_D:8:5:=0x03 PI_ODT_MUX_0:RW_D:0:5:=0x02
	0x00010003,   //  175: PI_RANK0_MAP_DIMM_1:RW:24:2:=0x00 PI_RANK0_MAP_DIMM_0:RW:16:2:=0x01 PI_CS_MAP_DIMM_1:RW:8:2:=0x00 PI_CS_MAP_DIMM_0:RW:0:2:=0x03
	0x00000414,   //  176: PI_MR0_DATA_F0_0:RW:0:18:=0x002050
	0x00000301,   //  177: PI_MR1_DATA_F0_0:RW:0:18:=0x000201
	0x00000400,   //  178: PI_MR2_DATA_F0_0:RW:0:18:=0x000028
	0x00000000,   //  179: PI_MR3_DATA_F0_0:RW:0:18:=0x000400
	0x00000000,   //  180: PI_MR4_DATA_F0_0:RW:0:18:=0x000000
	0x00000501,   //  181: PI_MR5_DATA_F0_0:RW:0:18:=0x000483
	0x00000493,   //  182: PI_MR6_DATA_F0_0:RW+:0:18:=0x001000
	0x00000414,   //  183: PI_MR0_DATA_F1_0:RW:0:18:=0x002050
	0x00000301,   //  184: PI_MR1_DATA_F1_0:RW:0:18:=0x000201
	0x00000400,   //  185: PI_MR2_DATA_F1_0:RW:0:18:=0x000028
	0x00000000,   //  186: PI_MR3_DATA_F1_0:RW:0:18:=0x000400
	0x00000000,   //  187: PI_MR4_DATA_F1_0:RW:0:18:=0x000000
	0x00000501,   //  188: PI_MR5_DATA_F1_0:RW:0:18:=0x000483
	0x00000493,   //  189: PI_MR6_DATA_F1_0:RW+:0:18:=0x001000
	0x00000414,   //  190: PI_MR0_DATA_F0_1:RW:0:18:=0x002050
	0x00000301,   //  191: PI_MR1_DATA_F0_1:RW:0:18:=0x000201
	0x00000400,   //  192: PI_MR2_DATA_F0_1:RW:0:18:=0x000028
	0x00000000,   //  193: PI_MR3_DATA_F0_1:RW:0:18:=0x000400
	0x00000000,   //  194: PI_MR4_DATA_F0_1:RW:0:18:=0x000000
	0x00000501,   //  195: PI_MR5_DATA_F0_1:RW:0:18:=0x000483
	0x00000493,   //  196: PI_MR6_DATA_F0_1:RW+:0:18:=0x001000
	0x00000414,   //  197: PI_MR0_DATA_F1_1:RW:0:18:=0x002050
	0x00000301,   //  198: PI_MR1_DATA_F1_1:RW:0:18:=0x000201
	0x00000400,   //  199: PI_MR2_DATA_F1_1:RW:0:18:=0x000028
	0x00000000,   //  200: PI_MR3_DATA_F1_1:RW:0:18:=0x000400
	0x00000000,   //  201: PI_MR4_DATA_F1_1:RW:0:18:=0x000000
	0x00000501,   //  202: PI_MR5_DATA_F1_1:RW:0:18:=0x000483
	0x00000493,   //  203: PI_MR6_DATA_F1_1:RW+:0:18:=0x001000
};

uint32_t phy_registers[PHY_REG_COUNT] = {
	0x000004C0,   //    0: PHY_IO_PAD_DELAY_TIMING_BYPASS_0:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_0:RW:0:11:=0x04c0
	0x00000000,   //    1: PHY_WRITE_PATH_LAT_ADD_BYPASS_0:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0:RW:0:10:=0x0000
	0x00000200,   //    2: PHY_CLK_BYPASS_OVERRIDE_0:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_0:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x0200
	0x00000000,   //    3: PHY_SW_WRDQ3_SHIFT_0:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_0:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_0:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_0:RW:0:6:=0x00
	0x00000000,   //    4: PHY_SW_WRDQ7_SHIFT_0:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_0:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_0:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_0:RW:0:6:=0x00
	0x01030000,   //    5: PHY_PER_CS_TRAINING_MULTICAST_EN_0:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_0:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_0:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_0:RW:0:6:=0x00
	0x00000000,   //    6: PHY_LPBK_CONTROL_0:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_0:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_0:RW+:0:2:=0x00
	0x00000001,   //    7: PHY_GATE_DELAY_COMP_DISABLE_0:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_0:RW:0:1:=0x01
	0x00000000,   //    8: PHY_AUTO_TIMING_MARGIN_CONTROL_0:RW:0:32:=0x00000000
	0x00000000,   //    9: PHY_AUTO_TIMING_MARGIN_OBS_0:RD:0:28:=0x00000000
	0x0101FF01,   //   10: PHY_PRBS_PATTERN_START_0:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_0:RW:8:9:=0x01ff PHY_PDA_MODE_EN_0:RW:0:1:=0x01
	0x00000000,   //   11: PHY_RDLVL_MULTI_PATT_RST_DISABLE_0:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_0:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_0:RW:0:9:=0x0000
	0x00000004,   //   12: PHY_X4_VREF_TRAIN_OBS_0:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_0:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_0:RW:0:6:=0x04
	0x010800C0,   //   13: SC_PHY_SNAP_OBS_REGS_0:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_0:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0:RW:0:10:=0x00c0
	0x00000002,   //   14: PHY_DFI40_POLARITY_0:RW:8:1:=0x00 PHY_MEM_CLASS_0:RW:0:3:=0x02
	0x0000AAAA,   //   15: PHY_RDLVL_PATT8_0:RW:0:32:=0x0000AAAA
	0x00005555,   //   16: PHY_RDLVL_PATT9_0:RW:0:32:=0x00005555
	0x0000B5B5,   //   17: PHY_RDLVL_PATT10_0:RW:0:32:=0x0000B5B5
	0x00004A4A,   //   18: PHY_RDLVL_PATT11_0:RW:0:32:=0x00004A4A
	0x00005656,   //   19: PHY_RDLVL_PATT12_0:RW:0:32:=0x00005656
	0x0000A9A9,   //   20: PHY_RDLVL_PATT13_0:RW:0:32:=0x0000A9A9
	0x0000B7B7,   //   21: PHY_RDLVL_PATT14_0:RW:0:32:=0x0000B7B7
	0x00004848,   //   22: PHY_RDLVL_PATT15_0:RW:0:32:=0x00004848
	0x00000000,   //   23: PHY_RDLVL_PATT0_3_MASK_0:RW:0:32:=0x00000000
	0xBFBF0000,   //   24: PHY_RDLVL_PATT8_11_MASK_0:RW:0:32:=0xbfbf0000
	0x3333F7F7,   //   25: PHY_RDLVL_PATT12_15_MASK_0:RW:0:32:=0x3333f7f7
	0x00000000,   //   26: PHY_RDDQ_ENC_OBS_SELECT_0:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_0:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_0:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_0:RW:0:3:=0x00
	0x09000000,   //   27: PHY_FIFO_PTR_OBS_SELECT_0:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_0:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_0:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_0:RW:0:5:=0x00
	0x08000000,   //   28: PHY_WRLVL_CAPTURE_CNT_0:RW:24:6:=0x08 PHY_WRLVL_ALGO_0:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_0:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_0:RW:0:1:=0x00
	0x04010008,   //   29: PHY_GTLVL_UPDT_WAIT_CNT_0:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_0:RW:16:6:=0x00 PHY_DQ_MASK_0:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_0:RW:0:4:=0x08
	0x08000408,   //   30: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_0:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_0:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_0:RW:0:6:=0x08
	0x0005BB00,   //   31: PHY_RDLVL_DATA_SWIZZLE_0:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_0:RW:0:8:=0x00
	0x00030820,   //   32: PHY_WDQLVL_PATT_0:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_0:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_0:RW:0:8:=0x20
	0x080C0020,   //   33: PHY_WDQLVL_DQDM_OBS_SELECT_0:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_0:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0:RW:0:11:=0x0020
	0x00000620,   //   34: SC_PHY_WDQLVL_CLR_PREV_RESULTS_0:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_0:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_0:RW:0:8:=0x20
	0x00000100,   //   35: PHY_WDQLVL_DATADM_MASK_0:RW:0:9:=0x0100
	0x55555555,   //   36: PHY_USER_PATT0_0:RW:0:32:=0x55555555
	0xAAAAAAAA,   //   37: PHY_USER_PATT1_0:RW:0:32:=0xAAAAAAAA
	0x55555555,   //   38: PHY_USER_PATT2_0:RW:0:32:=0x55555555
	0xAAAAAAAA,   //   39: PHY_USER_PATT3_0:RW:0:32:=0xAAAAAAAA
	0x00005555,   //   40: PHY_NTP_MULT_TRAIN_0:RW:16:1:=0x00 PHY_USER_PATT4_0:RW:0:16:=0x5555
	0x01000100,   //   41: PHY_NTP_PERIOD_THRESHOLD_0:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_0:RW:0:10:=0x0100
	0x00800180,   //   42: PHY_NTP_PERIOD_THRESHOLD_MAX_0:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_0:RW:0:10:=0x0180
	0x00000000,   //   43: PHY_FIFO_PTR_OBS_0:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_0:WR:0:5:=0x00
	0x00000000,   //   44: PHY_LPBK_RESULT_OBS_0:RD:0:32:=0x00000000
	0x00000000,   //   45: PHY_MASTER_DLY_LOCK_OBS_0:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_0:RD:0:16:=0x0000
	0x00000000,   //   46: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_0:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_0:RD:0:7:=0x00
	0x00000000,   //   47: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
	0x00000000,   //   48: PHY_WR_SHIFT_OBS_0:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_0:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0:RD:0:8:=0x00
	0x00000000,   //   49: PHY_WRLVL_HARD1_DELAY_OBS_0:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_0:RD:0:10:=0x0000
	0x00000000,   //   50: PHY_WRLVL_STATUS_OBS_0:RD:0:23:=0x000000
	0x00000000,   //   51: PHY_WRLVL_ERROR_OBS_0:RD:0:32:=0x00000000
	0x00000000,   //   52: PHY_GTLVL_HARD1_DELAY_OBS_0:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_0:RD:0:14:=0x0000
	0x00000000,   //   53: PHY_GTLVL_STATUS_OBS_0:RD:0:21:=0x000000
	0x00000000,   //   54: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0:RD:0:10:=0x0000
	0x00000000,   //   55: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0:RD:0:2:=0x00
	0x00000000,   //   56: PHY_RDLVL_STATUS_OBS_0:RD:0:32:=0x00000000
	0x00000000,   //   57: PHY_WDQLVL_DQDM_TE_DLY_OBS_0:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_0:RD:0:11:=0x0000
	0x00000000,   //   58: PHY_WDQLVL_STATUS_OBS_0:RD:0:32:=0x00000000
	0x00010000,   //   59: PHY_DQS_RATIO_X8_0:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_0:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_0:RW:0:4:=0x00
	0x00000000,   //   60: PHY_DDL_MODE_0:RW:0:31:=0x00000000
	0x00000000,   //   61: PHY_DDL_MASK_0:RW:0:6:=0x00
	0x00000000,   //   62: PHY_DDL_TEST_OBS_0:RD:0:32:=0x00000000
	0x00000000,   //   63: PHY_DDL_TEST_MSTR_DLY_OBS_0:RD:0:32:=0x00000000
	0x00000004,   //   64: PHY_RX_CAL_DQS_0:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_0:RW:0:8:=0x04
	0x00000000,   //   65: PHY_RX_CAL_X4_FDBK_0:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_0:RW_D+:0:9:=0x0000
	0x1F0FFF01,   //   66: PHY_STATIC_TOG_DISABLE_0:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_0:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_0:RW:0:1:=0x01
	0x010F0301,   //   67: PHY_DFE_EN_0:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_0:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_0:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_0:RW:0:1:=0x01
	0x20008008,   //   68: PHY_DATA_DC_ADJUST_START_0:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_0:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_0:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
	0x00000810,   //   69: PHY_DATA_DC_CAL_POLARITY_0:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_0:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_0:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_0:RW:0:8:=0x10
	0x00040100,   //   70: PHY_SLV_DLY_CTRL_GATE_DISABLE_0:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_0:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_0:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_0:RW+:0:1:=0x00
	0x00000000,   //   71: PHY_SLICE_PWR_RDC_DISABLE_0:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_0:RW_D:0:1:=0x00
	0x01FFC001,   //   72: PHY_DQS_TSEL_ENABLE_0:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_0:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_0:RW+:0:3:=0x01
	0x3000FFC0,   //   73: PHY_VREF_INITIAL_START_POINT_0:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_0:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_0:RW+:0:16:=0xff08
	0x20000151,   //   74: PHY_NTP_WDQ_STEP_SIZE_0:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_0:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_0:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_0:RW+:0:7:=0x25
	0x07FF0200,   //   75: PHY_NTP_WDQ_STOP_0:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_0:RW+:0:11:=0x0200
	0x03010000,   //   76: PHY_FAST_LVL_EN_0:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_0:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_0:RW+:0:11:=0x0000
	0x00000000,   //   77: PHY_PAD_RX_DCD_2_0:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_0:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_0:RW+:8:5:=0x00 PHY_PAD_TX_DCD_0:RW+:0:5:=0x00
	0x00000000,   //   78: PHY_PAD_RX_DCD_6_0:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_0:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_0:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_0:RW+:0:5:=0x00
	0x00000000,   //   79: PHY_PAD_DQS_RX_DCD_0:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_0:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_0:RW+:0:5:=0x00
	0x00000000,   //   80: PHY_PAD_DSLICE_IO_CFG_0:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_0:RW+:0:10:=0x0000
	0x00000000,   //   81: PHY_RDDQ1_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_0:RW+:0:10:=0x0000
	0x00000000,   //   82: PHY_RDDQ3_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_0:RW+:0:10:=0x0000
	0x00000000,   //   83: PHY_RDDQ5_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_0:RW+:0:10:=0x0000
	0x00000000,   //   84: PHY_RDDQ7_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_0:RW+:0:10:=0x0000
	0x02000000,   //   85: PHY_RX_CAL_ALL_DLY_0:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_0:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_0:RW+:0:10:=0x0000
	0x01100103,   //   86: PHY_RX_OFF_FIRST_STEP_0:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_0:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_0:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_0:RW+:0:8:=0x03
	0x02102004,   //   87: PHY_DATA_DC_CAL_CLK_SEL_0:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_0:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_0:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_0:RW+:0:6:=0x04
	0x51514042,   //   88: PHY_DQS_OE_TIMING_0:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_0:RW+:0:8:=0x42
	0x00314000,   //   89: PHY_DQS_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_0:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_0:RW+:0:4:=0x00
	0x04C00140,   //   90: PHY_PAD_VREF_CTRL_DQ_0:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_0:RW+:0:16:=0x0140
	0x800104C0,   //   91: PHY_DQ_IE_TIMING_0:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_0:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_0:RW+:0:12:=0x041f
	0x00000080,   //   92: PHY_DBI_MODE_0:RW+:24:2:=0x00 PHY_IE_MODE_0:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_0:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_0:RW+:0:8:=0x80
	0x040A0B00,   //   93: PHY_RDDATA_EN_TSEL_DLY_0:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_0:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_0:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_0:RW+:0:1:=0x00
	0x10001000,   //   94: PHY_MASTER_DELAY_STEP_0:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_0:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_0:RW+:0:4:=0x00
	0x0C053E42,   //   95: PHY_WRLVL_DLY_STEP_0:RW+:24:8:=0x0c PHY_RPTR_UPDATE_0:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_0:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_0:RW+:0:8:=0x42
	0x0F0C1B01,   //   96: PHY_GTLVL_RESP_WAIT_CNT_0:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_0:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_0:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_0:RW+:0:4:=0x01
	0x01000140,   //   97: PHY_GTLVL_FINAL_STEP_0:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_0:RW+:0:10:=0x0140
	0x00F50120,   //   98: PHY_WDQLVL_DM_SEARCH_RANGE_0:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_0:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_0:RW+:0:8:=0x20
	0x80314042,   //   99: PHY_X4_DQ_IE_TIMING_0:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_0:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_0:RW+:0:8:=0x42
	0x80314051,   //  100: PHY_X4_DQS_IE_TIMING_0:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_0:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_0:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_0:RW+:0:8:=0x51
	0x00000C05,   //  101: PHY_RDLVL_DLY_STEP_0:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_0:RW+:0:4:=0x06
	0x00000299,   //  102: PHY_RDLVL_MAX_EDGE_0:RW+:0:10:=0x0299
	0x00000200,   //  103: PHY_DATA_DC_INIT_DISABLE_0:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_0:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_0:RW+:0:2:=0x00
	0x02800000,   //  104: PHY_DATA_DC_DQ_INIT_SLV_DELAY_0:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_0:RW+:0:10:=0x0000
	0x80800100,   //  105: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_0:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_0:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_0:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_0:RW+:0:1:=0x01
	0x00000520,   //  106: PHY_RDDATA_EN_DLY_0:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_0:RW+:0:7:=0x20
	0x40516327,   //  107: PHY_DQ_DM_SWIZZLE0_0:RW+:0:32:=0x76543210
	0x00000008,   //  108: PHY_DQ_DM_SWIZZLE1_0:RW+:0:4:=0x08
	0x02800280,   //  109: PHY_CLK_WRDQ1_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_0:RW+:0:11:=0x0280
	0x02800280,   //  110: PHY_CLK_WRDQ3_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_0:RW+:0:11:=0x0280
	0x02800280,   //  111: PHY_CLK_WRDQ5_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_0:RW+:0:11:=0x0280
	0x02800280,   //  112: PHY_CLK_WRDQ7_SLAVE_DELAY_0:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_0:RW+:0:11:=0x0280
	0x00000280,   //  113: PHY_CLK_WRDQS_SLAVE_DELAY_0:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_0:RW+:0:11:=0x0280
	0x00008000,   //  114: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_0:RW+:0:2:=0x00
	0x00800080,   //  115: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  116: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  117: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  118: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  119: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  120: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  121: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  122: PHY_RDDQS_DM_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  123: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  124: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  125: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  126: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  127: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  128: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  129: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  130: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00800080,   //  131: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_0:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x00330080,   //  132: PHY_RDDQS_GATE_SLAVE_DELAY_0:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_0:RW+:0:10:=0x00a0
	0x01A00002,   //  133: PHY_WRLVL_DELAY_EARLY_THRESHOLD_0:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_0:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_0:RW+:0:4:=0x02
	0x00000000,   //  134: PHY_WRLVL_EARLY_FORCE_ZERO_0:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW+:0:10:=0x0000
	0x00010000,   //  135: PHY_GTLVL_LAT_ADJ_START_0:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_0:RW+:0:10:=0x0000
	0x02000200,   //  136: PHY_WDQLVL_DQDM_SLV_DLY_START_0:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_0:RW+:0:11:=0x0200
	0x00000008,   //  137: PHY_X4_NTP_PASS_0:RW+:16:1:=0x00 PHY_NTP_PASS_0:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_0:RW+:0:4:=0x08
	0x00000000,   //  138: PHY_X4_WRLVL_THRESHOLD_ADJUST_0:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_0:RW+:0:10:=0x0000
	0x00020033,   //  139: PHY_X4_WRITE_PATH_LAT_ADD_0:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_0:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_0:RW+:0:10:=0x0033
	0x000001A0,   //  140: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_0:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_0:RW+:0:10:=0x01a0
	0x01000000,   //  141: PHY_X4_GTLVL_LAT_ADJ_START_0:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_0:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_0:RW+:0:1:=0x00
	0x00000000,   //  142: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0:RW+:0:10:=0x0000
	0x20202020,   //  143: PHY_DATA_DC_DQ2_CLK_ADJUST_0:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_0:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_0:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_0:RW+:0:8:=0x20
	0x20202020,   //  144: PHY_DATA_DC_DQ6_CLK_ADJUST_0:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_0:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_0:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_0:RW+:0:8:=0x20
	0x00002020,   //  145: PHY_DSLICE_PAD_BOOSTPN_SETTING_0:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_0:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_0:RW+:0:8:=0x20
	0x00000000,   //  146: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_0:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_0:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_0:RW+:0:6:=0x00
	0x00000000,   //  147: PHY_X4_DQS_FFE_0:RW+:24:2:=0x00 PHY_X4_DQ_FFE_0:RW+:16:2:=0x00 PHY_DQS_FFE_0:RW+:8:2:=0x00 PHY_DQ_FFE_0:RW+:0:2:=0x00
	0x00000000,   //  148: PHY_RX_CAL_DQ0_0:RW_D+:0:18:=0x000000
	0x00000000,   //  149: PHY_RX_CAL_DQ1_0:RW_D+:0:18:=0x000000
	0x00000000,   //  150: PHY_RX_CAL_DQ2_0:RW_D+:0:18:=0x000000
	0x00000000,   //  151: PHY_RX_CAL_DQ3_0:RW_D+:0:18:=0x000000
	0x00000000,   //  152: PHY_RX_CAL_DQ4_0:RW_D+:0:18:=0x000000
	0x00000000,   //  153: PHY_RX_CAL_DQ5_0:RW_D+:0:18:=0x000000
	0x00000000,   //  154: PHY_RX_CAL_DQ6_0:RW_D+:0:18:=0x000000
	0x00000000,   //  155: PHY_RX_CAL_DQ7_0:RW_D+:0:18:=0x000000
	0x00000000,   //  156: PHY_RX_CAL_DM_0:RW_D+:0:18:=0x000000
	0x00000000,   //  157:
	0x00000000,   //  158:
	0x00000000,   //  159:
	0x00000000,   //  160:
	0x00000000,   //  161:
	0x00000000,   //  162:
	0x00000000,   //  163:
	0x00000000,   //  164:
	0x00000000,   //  165:
	0x00000000,   //  166:
	0x00000000,   //  167:
	0x00000000,   //  168:
	0x00000000,   //  169:
	0x00000000,   //  170:
	0x00000000,   //  171:
	0x00000000,   //  172:
	0x00000000,   //  173:
	0x00000000,   //  174:
	0x00000000,   //  175:
	0x00000000,   //  176:
	0x00000000,   //  177:
	0x00000000,   //  178:
	0x00000000,   //  179:
	0x00000000,   //  180:
	0x00000000,   //  181:
	0x00000000,   //  182:
	0x00000000,   //  183:
	0x00000000,   //  184:
	0x00000000,   //  185:
	0x00000000,   //  186:
	0x00000000,   //  187:
	0x00000000,   //  188:
	0x00000000,   //  189:
	0x00000000,   //  190:
	0x00000000,   //  191:
	0x00000000,   //  192:
	0x00000000,   //  193:
	0x00000000,   //  194:
	0x00000000,   //  195:
	0x00000000,   //  196:
	0x00000000,   //  197:
	0x00000000,   //  198:
	0x00000000,   //  199:
	0x00000000,   //  200:
	0x00000000,   //  201:
	0x00000000,   //  202:
	0x00000000,   //  203:
	0x00000000,   //  204:
	0x00000000,   //  205:
	0x00000000,   //  206:
	0x00000000,   //  207:
	0x00000000,   //  208:
	0x00000000,   //  209:
	0x00000000,   //  210:
	0x00000000,   //  211:
	0x00000000,   //  212:
	0x00000000,   //  213:
	0x00000000,   //  214:
	0x00000000,   //  215:
	0x00000000,   //  216:
	0x00000000,   //  217:
	0x00000000,   //  218:
	0x00000000,   //  219:
	0x00000000,   //  220:
	0x00000000,   //  221:
	0x00000000,   //  222:
	0x00000000,   //  223:
	0x00000000,   //  224:
	0x00000000,   //  225:
	0x00000000,   //  226:
	0x00000000,   //  227:
	0x00000000,   //  228:
	0x00000000,   //  229:
	0x00000000,   //  230:
	0x00000000,   //  231:
	0x00000000,   //  232:
	0x00000000,   //  233:
	0x00000000,   //  234:
	0x00000000,   //  235:
	0x00000000,   //  236:
	0x00000000,   //  237:
	0x00000000,   //  238:
	0x00000000,   //  239:
	0x00000000,   //  240:
	0x00000000,   //  241:
	0x00000000,   //  242:
	0x00000000,   //  243:
	0x00000000,   //  244:
	0x00000000,   //  245:
	0x00000000,   //  246:
	0x00000000,   //  247:
	0x00000000,   //  248:
	0x00000000,   //  249:
	0x00000000,   //  250:
	0x00000000,   //  251:
	0x00000000,   //  252:
	0x00000000,   //  253:
	0x00000000,   //  254:
	0x00000000,   //  255:
	0x000004C0,   //  256: PHY_IO_PAD_DELAY_TIMING_BYPASS_1:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_1:RW:0:11:=0x04c0
	0x00000000,   //  257: PHY_WRITE_PATH_LAT_ADD_BYPASS_1:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1:RW:0:10:=0x0000
	0x00000200,   //  258: PHY_CLK_BYPASS_OVERRIDE_1:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_1:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x0200
	0x00000000,   //  259: PHY_SW_WRDQ3_SHIFT_1:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_1:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_1:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_1:RW:0:6:=0x00
	0x00000000,   //  260: PHY_SW_WRDQ7_SHIFT_1:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_1:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_1:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_1:RW:0:6:=0x00
	0x01030000,   //  261: PHY_PER_CS_TRAINING_MULTICAST_EN_1:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_1:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_1:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_1:RW:0:6:=0x00
	0x00000000,   //  262: PHY_LPBK_CONTROL_1:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_1:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_1:RW+:0:2:=0x00
	0x00000001,   //  263: PHY_GATE_DELAY_COMP_DISABLE_1:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_1:RW:0:1:=0x01
	0x00000000,   //  264: PHY_AUTO_TIMING_MARGIN_CONTROL_1:RW:0:32:=0x00000000
	0x00000000,   //  265: PHY_AUTO_TIMING_MARGIN_OBS_1:RD:0:28:=0x00000000
	0x0101FF01,   //  266: PHY_PRBS_PATTERN_START_1:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_1:RW:8:9:=0x01ff PHY_PDA_MODE_EN_1:RW:0:1:=0x01
	0x00000000,   //  267: PHY_RDLVL_MULTI_PATT_RST_DISABLE_1:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_1:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_1:RW:0:9:=0x0000
	0x00000004,   //  268: PHY_X4_VREF_TRAIN_OBS_1:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_1:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_1:RW:0:6:=0x04
	0x010800C0,   //  269: SC_PHY_SNAP_OBS_REGS_1:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_1:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1:RW:0:10:=0x00c0
	0x00000002,   //  270: PHY_DFI40_POLARITY_1:RW:8:1:=0x00 PHY_MEM_CLASS_1:RW:0:3:=0x02
	0x0000AAAA,   //  271: PHY_RDLVL_PATT8_1:RW:0:32:=0x0000AAAA
	0x00005555,   //  272: PHY_RDLVL_PATT9_1:RW:0:32:=0x00005555
	0x0000B5B5,   //  273: PHY_RDLVL_PATT10_1:RW:0:32:=0x0000B5B5
	0x00004A4A,   //  274: PHY_RDLVL_PATT11_1:RW:0:32:=0x00004A4A
	0x00005656,   //  275: PHY_RDLVL_PATT12_1:RW:0:32:=0x00005656
	0x0000A9A9,   //  276: PHY_RDLVL_PATT13_1:RW:0:32:=0x0000A9A9
	0x0000B7B7,   //  277: PHY_RDLVL_PATT14_1:RW:0:32:=0x0000B7B7
	0x00004848,   //  278: PHY_RDLVL_PATT15_1:RW:0:32:=0x00004848
	0x00000000,   //  279: PHY_RDLVL_PATT0_3_MASK_1:RW:0:32:=0x00000000
	0xBFBF0000,   //  280: PHY_RDLVL_PATT8_11_MASK_1:RW:0:32:=0xbfbf0000
	0x3333F7F7,   //  281: PHY_RDLVL_PATT12_15_MASK_1:RW:0:32:=0x3333f7f7
	0x00000000,   //  282: PHY_RDDQ_ENC_OBS_SELECT_1:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_1:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_1:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_1:RW:0:3:=0x00
	0x09000000,   //  283: PHY_FIFO_PTR_OBS_SELECT_1:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_1:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_1:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_1:RW:0:5:=0x00
	0x08000000,   //  284: PHY_WRLVL_CAPTURE_CNT_1:RW:24:6:=0x08 PHY_WRLVL_ALGO_1:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_1:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_1:RW:0:1:=0x00
	0x04010008,   //  285: PHY_GTLVL_UPDT_WAIT_CNT_1:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_1:RW:16:6:=0x00 PHY_DQ_MASK_1:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_1:RW:0:4:=0x08
	0x08000408,   //  286: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_1:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_1:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_1:RW:0:6:=0x08
	0x00139B00,   //  287: PHY_RDLVL_DATA_SWIZZLE_1:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_1:RW:0:8:=0x00
	0x00030820,   //  288: PHY_WDQLVL_PATT_1:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_1:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_1:RW:0:8:=0x20
	0x080C0020,   //  289: PHY_WDQLVL_DQDM_OBS_SELECT_1:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_1:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1:RW:0:11:=0x0020
	0x00000620,   //  290: SC_PHY_WDQLVL_CLR_PREV_RESULTS_1:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_1:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_1:RW:0:8:=0x20
	0x00000100,   //  291: PHY_WDQLVL_DATADM_MASK_1:RW:0:9:=0x0100
	0x55555555,   //  292: PHY_USER_PATT0_1:RW:0:32:=0x55555555
	0xAAAAAAAA,   //  293: PHY_USER_PATT1_1:RW:0:32:=0xAAAAAAAA
	0x55555555,   //  294: PHY_USER_PATT2_1:RW:0:32:=0x55555555
	0xAAAAAAAA,   //  295: PHY_USER_PATT3_1:RW:0:32:=0xAAAAAAAA
	0x00005555,   //  296: PHY_NTP_MULT_TRAIN_1:RW:16:1:=0x00 PHY_USER_PATT4_1:RW:0:16:=0x5555
	0x01000100,   //  297: PHY_NTP_PERIOD_THRESHOLD_1:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_1:RW:0:10:=0x0100
	0x00800180,   //  298: PHY_NTP_PERIOD_THRESHOLD_MAX_1:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_1:RW:0:10:=0x0180
	0x00000000,   //  299: PHY_FIFO_PTR_OBS_1:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_1:WR:0:5:=0x00
	0x00000000,   //  300: PHY_LPBK_RESULT_OBS_1:RD:0:32:=0x00000000
	0x00000000,   //  301: PHY_MASTER_DLY_LOCK_OBS_1:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_1:RD:0:16:=0x0000
	0x00000000,   //  302: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_1:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_1:RD:0:7:=0x00
	0x00000000,   //  303: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
	0x00000000,   //  304: PHY_WR_SHIFT_OBS_1:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_1:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1:RD:0:8:=0x00
	0x00000000,   //  305: PHY_WRLVL_HARD1_DELAY_OBS_1:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_1:RD:0:10:=0x0000
	0x00000000,   //  306: PHY_WRLVL_STATUS_OBS_1:RD:0:23:=0x000000
	0x00000000,   //  307: PHY_WRLVL_ERROR_OBS_1:RD:0:32:=0x00000000
	0x00000000,   //  308: PHY_GTLVL_HARD1_DELAY_OBS_1:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_1:RD:0:14:=0x0000
	0x00000000,   //  309: PHY_GTLVL_STATUS_OBS_1:RD:0:21:=0x000000
	0x00000000,   //  310: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1:RD:0:10:=0x0000
	0x00000000,   //  311: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1:RD:0:2:=0x00
	0x00000000,   //  312: PHY_RDLVL_STATUS_OBS_1:RD:0:32:=0x00000000
	0x00000000,   //  313: PHY_WDQLVL_DQDM_TE_DLY_OBS_1:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_1:RD:0:11:=0x0000
	0x00000000,   //  314: PHY_WDQLVL_STATUS_OBS_1:RD:0:32:=0x00000000
	0x00010000,   //  315: PHY_DQS_RATIO_X8_1:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_1:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_1:RW:0:4:=0x00
	0x00000000,   //  316: PHY_DDL_MODE_1:RW:0:31:=0x00000000
	0x00000000,   //  317: PHY_DDL_MASK_1:RW:0:6:=0x00
	0x00000000,   //  318: PHY_DDL_TEST_OBS_1:RD:0:32:=0x00000000
	0x00000000,   //  319: PHY_DDL_TEST_MSTR_DLY_OBS_1:RD:0:32:=0x00000000
	0x00000004,   //  320: PHY_RX_CAL_DQS_1:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_1:RW:0:8:=0x04
	0x00000000,   //  321: PHY_RX_CAL_X4_FDBK_1:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_1:RW_D+:0:9:=0x0000
	0x1F0FFF01,   //  322: PHY_STATIC_TOG_DISABLE_1:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_1:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_1:RW:0:1:=0x01
	0x010F0301,   //  323: PHY_DFE_EN_1:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_1:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_1:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_1:RW:0:1:=0x01
	0x20008008,   //  324: PHY_DATA_DC_ADJUST_START_1:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_1:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_1:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_1:RW:0:8:=0x08
	0x00000810,   //  325: PHY_DATA_DC_CAL_POLARITY_1:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_1:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_1:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_1:RW:0:8:=0x10
	0x00040100,   //  326: PHY_SLV_DLY_CTRL_GATE_DISABLE_1:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_1:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_1:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_1:RW+:0:1:=0x00
	0x00000000,   //  327: PHY_SLICE_PWR_RDC_DISABLE_1:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_1:RW_D:0:1:=0x00
	0x01FFC001,   //  328: PHY_DQS_TSEL_ENABLE_1:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_1:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_1:RW+:0:3:=0x01
	0x3000FFC0,   //  329: PHY_VREF_INITIAL_START_POINT_1:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_1:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_1:RW+:0:16:=0xff08
	0x20000151,   //  330: PHY_NTP_WDQ_STEP_SIZE_1:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_1:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_1:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_1:RW+:0:7:=0x25
	0x07FF0200,   //  331: PHY_NTP_WDQ_STOP_1:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_1:RW+:0:11:=0x0200
	0x03010000,   //  332: PHY_FAST_LVL_EN_1:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_1:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_1:RW+:0:11:=0x0000
	0x00000000,   //  333: PHY_PAD_RX_DCD_2_1:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_1:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_1:RW+:8:5:=0x00 PHY_PAD_TX_DCD_1:RW+:0:5:=0x00
	0x00000000,   //  334: PHY_PAD_RX_DCD_6_1:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_1:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_1:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_1:RW+:0:5:=0x00
	0x00000000,   //  335: PHY_PAD_DQS_RX_DCD_1:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_1:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_1:RW+:0:5:=0x00
	0x00000000,   //  336: PHY_PAD_DSLICE_IO_CFG_1:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_1:RW+:0:10:=0x0000
	0x00000000,   //  337: PHY_RDDQ1_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_1:RW+:0:10:=0x0000
	0x00000000,   //  338: PHY_RDDQ3_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_1:RW+:0:10:=0x0000
	0x00000000,   //  339: PHY_RDDQ5_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_1:RW+:0:10:=0x0000
	0x00000000,   //  340: PHY_RDDQ7_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_1:RW+:0:10:=0x0000
	0x02000000,   //  341: PHY_RX_CAL_ALL_DLY_1:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_1:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_1:RW+:0:10:=0x0000
	0x01100103,   //  342: PHY_RX_OFF_FIRST_STEP_1:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_1:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_1:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_1:RW+:0:8:=0x03
	0x02102004,   //  343: PHY_DATA_DC_CAL_CLK_SEL_1:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_1:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_1:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_1:RW+:0:6:=0x04
	0x51514042,   //  344: PHY_DQS_OE_TIMING_1:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_1:RW+:0:8:=0x42
	0x00314000,   //  345: PHY_DQS_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_1:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_1:RW+:0:4:=0x00
	0x04C00140,   //  346: PHY_PAD_VREF_CTRL_DQ_1:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_1:RW+:0:16:=0x0140
	0x800104C0,   //  347: PHY_DQ_IE_TIMING_1:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_1:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_1:RW+:0:12:=0x041f
	0x00000080,   //  348: PHY_DBI_MODE_1:RW+:24:2:=0x00 PHY_IE_MODE_1:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_1:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_1:RW+:0:8:=0x80
	0x040A0B00,   //  349: PHY_RDDATA_EN_TSEL_DLY_1:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_1:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_1:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_1:RW+:0:1:=0x00
	0x10001000,   //  350: PHY_MASTER_DELAY_STEP_1:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_1:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_1:RW+:0:4:=0x00
	0x0C053E42,   //  351: PHY_WRLVL_DLY_STEP_1:RW+:24:8:=0x0c PHY_RPTR_UPDATE_1:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_1:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_1:RW+:0:8:=0x42
	0x0F0C1B01,   //  352: PHY_GTLVL_RESP_WAIT_CNT_1:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_1:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_1:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_1:RW+:0:4:=0x01
	0x01000140,   //  353: PHY_GTLVL_FINAL_STEP_1:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_1:RW+:0:10:=0x0140
	0x00F50120,   //  354: PHY_WDQLVL_DM_SEARCH_RANGE_1:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_1:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_1:RW+:0:8:=0x20
	0x80314042,   //  355: PHY_X4_DQ_IE_TIMING_1:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_1:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_1:RW+:0:8:=0x42
	0x80314051,   //  356: PHY_X4_DQS_IE_TIMING_1:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_1:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_1:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_1:RW+:0:8:=0x51
	0x00000C05,   //  357: PHY_RDLVL_DLY_STEP_1:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_1:RW+:0:4:=0x06
	0x00000299,   //  358: PHY_RDLVL_MAX_EDGE_1:RW+:0:10:=0x0299
	0x00000200,   //  359: PHY_DATA_DC_INIT_DISABLE_1:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_1:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_1:RW+:0:2:=0x00
	0x02800000,   //  360: PHY_DATA_DC_DQ_INIT_SLV_DELAY_1:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_1:RW+:0:10:=0x0000
	0x80800100,   //  361: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_1:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_1:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_1:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_1:RW+:0:1:=0x01
	0x00000520,   //  362: PHY_RDDATA_EN_DLY_1:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_1:RW+:0:7:=0x20
	0x45610327,   //  363: PHY_DQ_DM_SWIZZLE0_1:RW+:0:32:=0x76543210
	0x00000008,   //  364: PHY_DQ_DM_SWIZZLE1_1:RW+:0:4:=0x08
	0x02800280,   //  365: PHY_CLK_WRDQ1_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_1:RW+:0:11:=0x0280
	0x02800280,   //  366: PHY_CLK_WRDQ3_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_1:RW+:0:11:=0x0280
	0x02800280,   //  367: PHY_CLK_WRDQ5_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_1:RW+:0:11:=0x0280
	0x02800280,   //  368: PHY_CLK_WRDQ7_SLAVE_DELAY_1:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_1:RW+:0:11:=0x0280
	0x00000280,   //  369: PHY_CLK_WRDQS_SLAVE_DELAY_1:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_1:RW+:0:11:=0x0280
	0x00008000,   //  370: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_1:RW+:0:2:=0x00
	0x00800080,   //  371: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  372: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  373: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  374: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  375: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  376: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  377: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  378: PHY_RDDQS_DM_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  379: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  380: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  381: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  382: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  383: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  384: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  385: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  386: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00800080,   //  387: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_1:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x00330080,   //  388: PHY_RDDQS_GATE_SLAVE_DELAY_1:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_1:RW+:0:10:=0x00a0
	0x01A00002,   //  389: PHY_WRLVL_DELAY_EARLY_THRESHOLD_1:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_1:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_1:RW+:0:4:=0x02
	0x00000000,   //  390: PHY_WRLVL_EARLY_FORCE_ZERO_1:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW+:0:10:=0x0000
	0x00010000,   //  391: PHY_GTLVL_LAT_ADJ_START_1:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_1:RW+:0:10:=0x0000
	0x02000200,   //  392: PHY_WDQLVL_DQDM_SLV_DLY_START_1:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_1:RW+:0:11:=0x0200
	0x00000008,   //  393: PHY_X4_NTP_PASS_1:RW+:16:1:=0x00 PHY_NTP_PASS_1:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_1:RW+:0:4:=0x08
	0x00000000,   //  394: PHY_X4_WRLVL_THRESHOLD_ADJUST_1:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_1:RW+:0:10:=0x0000
	0x00020033,   //  395: PHY_X4_WRITE_PATH_LAT_ADD_1:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_1:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_1:RW+:0:10:=0x0033
	0x000001A0,   //  396: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_1:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_1:RW+:0:10:=0x01a0
	0x01000000,   //  397: PHY_X4_GTLVL_LAT_ADJ_START_1:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_1:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_1:RW+:0:1:=0x00
	0x00000000,   //  398: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1:RW+:0:10:=0x0000
	0x20202020,   //  399: PHY_DATA_DC_DQ2_CLK_ADJUST_1:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_1:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_1:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_1:RW+:0:8:=0x20
	0x20202020,   //  400: PHY_DATA_DC_DQ6_CLK_ADJUST_1:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_1:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_1:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_1:RW+:0:8:=0x20
	0x00002020,   //  401: PHY_DSLICE_PAD_BOOSTPN_SETTING_1:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_1:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_1:RW+:0:8:=0x20
	0x00000000,   //  402: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_1:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_1:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_1:RW+:0:6:=0x00
	0x00000000,   //  403: PHY_X4_DQS_FFE_1:RW+:24:2:=0x00 PHY_X4_DQ_FFE_1:RW+:16:2:=0x00 PHY_DQS_FFE_1:RW+:8:2:=0x00 PHY_DQ_FFE_1:RW+:0:2:=0x00
	0x00000000,   //  404: PHY_RX_CAL_DQ0_1:RW_D+:0:18:=0x000000
	0x00000000,   //  405: PHY_RX_CAL_DQ1_1:RW_D+:0:18:=0x000000
	0x00000000,   //  406: PHY_RX_CAL_DQ2_1:RW_D+:0:18:=0x000000
	0x00000000,   //  407: PHY_RX_CAL_DQ3_1:RW_D+:0:18:=0x000000
	0x00000000,   //  408: PHY_RX_CAL_DQ4_1:RW_D+:0:18:=0x000000
	0x00000000,   //  409: PHY_RX_CAL_DQ5_1:RW_D+:0:18:=0x000000
	0x00000000,   //  410: PHY_RX_CAL_DQ6_1:RW_D+:0:18:=0x000000
	0x00000000,   //  411: PHY_RX_CAL_DQ7_1:RW_D+:0:18:=0x000000
	0x00000000,   //  412: PHY_RX_CAL_DM_1:RW_D+:0:18:=0x000000
	0x00000000,   //  413:
	0x00000000,   //  414:
	0x00000000,   //  415:
	0x00000000,   //  416:
	0x00000000,   //  417:
	0x00000000,   //  418:
	0x00000000,   //  419:
	0x00000000,   //  420:
	0x00000000,   //  421:
	0x00000000,   //  422:
	0x00000000,   //  423:
	0x00000000,   //  424:
	0x00000000,   //  425:
	0x00000000,   //  426:
	0x00000000,   //  427:
	0x00000000,   //  428:
	0x00000000,   //  429:
	0x00000000,   //  430:
	0x00000000,   //  431:
	0x00000000,   //  432:
	0x00000000,   //  433:
	0x00000000,   //  434:
	0x00000000,   //  435:
	0x00000000,   //  436:
	0x00000000,   //  437:
	0x00000000,   //  438:
	0x00000000,   //  439:
	0x00000000,   //  440:
	0x00000000,   //  441:
	0x00000000,   //  442:
	0x00000000,   //  443:
	0x00000000,   //  444:
	0x00000000,   //  445:
	0x00000000,   //  446:
	0x00000000,   //  447:
	0x00000000,   //  448:
	0x00000000,   //  449:
	0x00000000,   //  450:
	0x00000000,   //  451:
	0x00000000,   //  452:
	0x00000000,   //  453:
	0x00000000,   //  454:
	0x00000000,   //  455:
	0x00000000,   //  456:
	0x00000000,   //  457:
	0x00000000,   //  458:
	0x00000000,   //  459:
	0x00000000,   //  460:
	0x00000000,   //  461:
	0x00000000,   //  462:
	0x00000000,   //  463:
	0x00000000,   //  464:
	0x00000000,   //  465:
	0x00000000,   //  466:
	0x00000000,   //  467:
	0x00000000,   //  468:
	0x00000000,   //  469:
	0x00000000,   //  470:
	0x00000000,   //  471:
	0x00000000,   //  472:
	0x00000000,   //  473:
	0x00000000,   //  474:
	0x00000000,   //  475:
	0x00000000,   //  476:
	0x00000000,   //  477:
	0x00000000,   //  478:
	0x00000000,   //  479:
	0x00000000,   //  480:
	0x00000000,   //  481:
	0x00000000,   //  482:
	0x00000000,   //  483:
	0x00000000,   //  484:
	0x00000000,   //  485:
	0x00000000,   //  486:
	0x00000000,   //  487:
	0x00000000,   //  488:
	0x00000000,   //  489:
	0x00000000,   //  490:
	0x00000000,   //  491:
	0x00000000,   //  492:
	0x00000000,   //  493:
	0x00000000,   //  494:
	0x00000000,   //  495:
	0x00000000,   //  496:
	0x00000000,   //  497:
	0x00000000,   //  498:
	0x00000000,   //  499:
	0x00000000,   //  500:
	0x00000000,   //  501:
	0x00000000,   //  502:
	0x00000000,   //  503:
	0x00000000,   //  504:
	0x00000000,   //  505:
	0x00000000,   //  506:
	0x00000000,   //  507:
	0x00000000,   //  508:
	0x00000000,   //  509:
	0x00000000,   //  510:
	0x00000000,   //  511:
	0x000004C0,   //  512: PHY_IO_PAD_DELAY_TIMING_BYPASS_2:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_2:RW:0:11:=0x04c0
	0x00000000,   //  513: PHY_WRITE_PATH_LAT_ADD_BYPASS_2:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_2:RW:0:10:=0x0000
	0x00000200,   //  514: PHY_CLK_BYPASS_OVERRIDE_2:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_2:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x0200
	0x00000000,   //  515: PHY_SW_WRDQ3_SHIFT_2:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_2:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_2:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_2:RW:0:6:=0x00
	0x00000000,   //  516: PHY_SW_WRDQ7_SHIFT_2:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_2:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_2:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_2:RW:0:6:=0x00
	0x01030000,   //  517: PHY_PER_CS_TRAINING_MULTICAST_EN_2:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_2:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_2:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_2:RW:0:6:=0x00
	0x00000000,   //  518: PHY_LPBK_CONTROL_2:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_2:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_2:RW+:0:2:=0x00
	0x00000001,   //  519: PHY_GATE_DELAY_COMP_DISABLE_2:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_2:RW:0:1:=0x01
	0x00000000,   //  520: PHY_AUTO_TIMING_MARGIN_CONTROL_2:RW:0:32:=0x00000000
	0x00000000,   //  521: PHY_AUTO_TIMING_MARGIN_OBS_2:RD:0:28:=0x00000000
	0x0101FF01,   //  522: PHY_PRBS_PATTERN_START_2:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_2:RW:8:9:=0x01ff PHY_PDA_MODE_EN_2:RW:0:1:=0x01
	0x00000000,   //  523: PHY_RDLVL_MULTI_PATT_RST_DISABLE_2:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_2:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_2:RW:0:9:=0x0000
	0x00000004,   //  524: PHY_X4_VREF_TRAIN_OBS_2:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_2:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_2:RW:0:6:=0x04
	0x010800C0,   //  525: SC_PHY_SNAP_OBS_REGS_2:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_2:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2:RW:0:10:=0x00c0
	0x00000002,   //  526: PHY_DFI40_POLARITY_2:RW:8:1:=0x00 PHY_MEM_CLASS_2:RW:0:3:=0x02
	0x0000AAAA,   //  527: PHY_RDLVL_PATT8_2:RW:0:32:=0x0000AAAA
	0x00005555,   //  528: PHY_RDLVL_PATT9_2:RW:0:32:=0x00005555
	0x0000B5B5,   //  529: PHY_RDLVL_PATT10_2:RW:0:32:=0x0000B5B5
	0x00004A4A,   //  530: PHY_RDLVL_PATT11_2:RW:0:32:=0x00004A4A
	0x00005656,   //  531: PHY_RDLVL_PATT12_2:RW:0:32:=0x00005656
	0x0000A9A9,   //  532: PHY_RDLVL_PATT13_2:RW:0:32:=0x0000A9A9
	0x0000B7B7,   //  533: PHY_RDLVL_PATT14_2:RW:0:32:=0x0000B7B7
	0x00004848,   //  534: PHY_RDLVL_PATT15_2:RW:0:32:=0x00004848
	0x00000000,   //  535: PHY_RDLVL_PATT0_3_MASK_2:RW:0:32:=0x00000000
	0xBFBF0000,   //  536: PHY_RDLVL_PATT8_11_MASK_2:RW:0:32:=0xbfbf0000
	0x3333F7F7,   //  537: PHY_RDLVL_PATT12_15_MASK_2:RW:0:32:=0x3333f7f7
	0x00000000,   //  538: PHY_RDDQ_ENC_OBS_SELECT_2:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_2:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_2:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_2:RW:0:3:=0x00
	0x09000000,   //  539: PHY_FIFO_PTR_OBS_SELECT_2:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_2:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_2:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_2:RW:0:5:=0x00
	0x08000000,   //  540: PHY_WRLVL_CAPTURE_CNT_2:RW:24:6:=0x08 PHY_WRLVL_ALGO_2:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_2:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_2:RW:0:1:=0x00
	0x04010008,   //  541: PHY_GTLVL_UPDT_WAIT_CNT_2:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_2:RW:16:6:=0x00 PHY_DQ_MASK_2:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_2:RW:0:4:=0x08
	0x08000408,   //  542: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_2:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_2:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_2:RW:0:6:=0x08
	0x0014FA00,   //  543: PHY_RDLVL_DATA_SWIZZLE_2:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_2:RW:0:8:=0x00
	0x00030820,   //  544: PHY_WDQLVL_PATT_2:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_2:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_2:RW:0:8:=0x20
	0x080C0020,   //  545: PHY_WDQLVL_DQDM_OBS_SELECT_2:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_2:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2:RW:0:11:=0x0020
	0x00000620,   //  546: SC_PHY_WDQLVL_CLR_PREV_RESULTS_2:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_2:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_2:RW:0:8:=0x20
	0x00000100,   //  547: PHY_WDQLVL_DATADM_MASK_2:RW:0:9:=0x0100
	0x55555555,   //  548: PHY_USER_PATT0_2:RW:0:32:=0x55555555
	0xAAAAAAAA,   //  549: PHY_USER_PATT1_2:RW:0:32:=0xAAAAAAAA
	0x55555555,   //  550: PHY_USER_PATT2_2:RW:0:32:=0x55555555
	0xAAAAAAAA,   //  551: PHY_USER_PATT3_2:RW:0:32:=0xAAAAAAAA
	0x00005555,   //  552: PHY_NTP_MULT_TRAIN_2:RW:16:1:=0x00 PHY_USER_PATT4_2:RW:0:16:=0x5555
	0x01000100,   //  553: PHY_NTP_PERIOD_THRESHOLD_2:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_2:RW:0:10:=0x0100
	0x00800180,   //  554: PHY_NTP_PERIOD_THRESHOLD_MAX_2:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_2:RW:0:10:=0x0180
	0x00000000,   //  555: PHY_FIFO_PTR_OBS_2:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_2:WR:0:5:=0x00
	0x00000000,   //  556: PHY_LPBK_RESULT_OBS_2:RD:0:32:=0x00000000
	0x00000000,   //  557: PHY_MASTER_DLY_LOCK_OBS_2:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_2:RD:0:16:=0x0000
	0x00000000,   //  558: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_2:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_2:RD:0:7:=0x00
	0x00000000,   //  559: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
	0x00000000,   //  560: PHY_WR_SHIFT_OBS_2:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_2:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2:RD:0:8:=0x00
	0x00000000,   //  561: PHY_WRLVL_HARD1_DELAY_OBS_2:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_2:RD:0:10:=0x0000
	0x00000000,   //  562: PHY_WRLVL_STATUS_OBS_2:RD:0:23:=0x000000
	0x00000000,   //  563: PHY_WRLVL_ERROR_OBS_2:RD:0:32:=0x00000000
	0x00000000,   //  564: PHY_GTLVL_HARD1_DELAY_OBS_2:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_2:RD:0:14:=0x0000
	0x00000000,   //  565: PHY_GTLVL_STATUS_OBS_2:RD:0:21:=0x000000
	0x00000000,   //  566: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2:RD:0:10:=0x0000
	0x00000000,   //  567: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2:RD:0:2:=0x00
	0x00000000,   //  568: PHY_RDLVL_STATUS_OBS_2:RD:0:32:=0x00000000
	0x00000000,   //  569: PHY_WDQLVL_DQDM_TE_DLY_OBS_2:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_2:RD:0:11:=0x0000
	0x00000000,   //  570: PHY_WDQLVL_STATUS_OBS_2:RD:0:32:=0x00000000
	0x00010000,   //  571: PHY_DQS_RATIO_X8_2:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_2:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_2:RW:0:4:=0x00
	0x00000000,   //  572: PHY_DDL_MODE_2:RW:0:31:=0x00000000
	0x00000000,   //  573: PHY_DDL_MASK_2:RW:0:6:=0x00
	0x00000000,   //  574: PHY_DDL_TEST_OBS_2:RD:0:32:=0x00000000
	0x00000000,   //  575: PHY_DDL_TEST_MSTR_DLY_OBS_2:RD:0:32:=0x00000000
	0x00000004,   //  576: PHY_RX_CAL_DQS_2:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_2:RW:0:8:=0x04
	0x00000000,   //  577: PHY_RX_CAL_X4_FDBK_2:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_2:RW_D+:0:9:=0x0000
	0x1F0FFF01,   //  578: PHY_STATIC_TOG_DISABLE_2:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_2:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_2:RW:0:1:=0x01
	0x010F0301,   //  579: PHY_DFE_EN_2:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_2:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_2:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_2:RW:0:1:=0x01
	0x20008008,   //  580: PHY_DATA_DC_ADJUST_START_2:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_2:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_2:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_2:RW:0:8:=0x08
	0x00000810,   //  581: PHY_DATA_DC_CAL_POLARITY_2:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_2:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_2:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_2:RW:0:8:=0x10
	0x00040100,   //  582: PHY_SLV_DLY_CTRL_GATE_DISABLE_2:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_2:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_2:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_2:RW+:0:1:=0x00
	0x00000000,   //  583: PHY_SLICE_PWR_RDC_DISABLE_2:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_2:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_2:RW_D:0:1:=0x00
	0x01FFC001,   //  584: PHY_DQS_TSEL_ENABLE_2:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_2:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_2:RW+:0:3:=0x01
	0x3000FFC0,   //  585: PHY_VREF_INITIAL_START_POINT_2:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_2:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_2:RW+:0:16:=0xff08
	0x20000151,   //  586: PHY_NTP_WDQ_STEP_SIZE_2:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_2:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_2:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_2:RW+:0:7:=0x25
	0x07FF0200,   //  587: PHY_NTP_WDQ_STOP_2:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_2:RW+:0:11:=0x0200
	0x03010000,   //  588: PHY_FAST_LVL_EN_2:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_2:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_2:RW+:0:11:=0x0000
	0x00000000,   //  589: PHY_PAD_RX_DCD_2_2:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_2:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_2:RW+:8:5:=0x00 PHY_PAD_TX_DCD_2:RW+:0:5:=0x00
	0x00000000,   //  590: PHY_PAD_RX_DCD_6_2:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_2:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_2:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_2:RW+:0:5:=0x00
	0x00000000,   //  591: PHY_PAD_DQS_RX_DCD_2:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_2:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_2:RW+:0:5:=0x00
	0x00000000,   //  592: PHY_PAD_DSLICE_IO_CFG_2:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_2:RW+:0:10:=0x0000
	0x00000000,   //  593: PHY_RDDQ1_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_2:RW+:0:10:=0x0000
	0x00000000,   //  594: PHY_RDDQ3_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_2:RW+:0:10:=0x0000
	0x00000000,   //  595: PHY_RDDQ5_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_2:RW+:0:10:=0x0000
	0x00000000,   //  596: PHY_RDDQ7_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_2:RW+:0:10:=0x0000
	0x02000000,   //  597: PHY_RX_CAL_ALL_DLY_2:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_2:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_2:RW+:0:10:=0x0000
	0x01100103,   //  598: PHY_RX_OFF_FIRST_STEP_2:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_2:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_2:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_2:RW+:0:8:=0x03
	0x02102004,   //  599: PHY_DATA_DC_CAL_CLK_SEL_2:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_2:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_2:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_2:RW+:0:6:=0x04
	0x51514042,   //  600: PHY_DQS_OE_TIMING_2:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_2:RW+:0:8:=0x42
	0x00314000,   //  601: PHY_DQS_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_2:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_2:RW+:0:4:=0x00
	0x04C00140,   //  602: PHY_PAD_VREF_CTRL_DQ_2:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_2:RW+:0:16:=0x0140
	0x800104C0,   //  603: PHY_DQ_IE_TIMING_2:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_2:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_2:RW+:0:12:=0x041f
	0x00000080,   //  604: PHY_DBI_MODE_2:RW+:24:2:=0x00 PHY_IE_MODE_2:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_2:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_2:RW+:0:8:=0x80
	0x040A0B00,   //  605: PHY_RDDATA_EN_TSEL_DLY_2:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_2:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_2:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_2:RW+:0:1:=0x00
	0x10001000,   //  606: PHY_MASTER_DELAY_STEP_2:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_2:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_2:RW+:0:4:=0x00
	0x0C053E42,   //  607: PHY_WRLVL_DLY_STEP_2:RW+:24:8:=0x0c PHY_RPTR_UPDATE_2:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_2:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_2:RW+:0:8:=0x42
	0x0F0C1B01,   //  608: PHY_GTLVL_RESP_WAIT_CNT_2:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_2:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_2:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_2:RW+:0:4:=0x01
	0x01000140,   //  609: PHY_GTLVL_FINAL_STEP_2:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_2:RW+:0:10:=0x0140
	0x00F50120,   //  610: PHY_WDQLVL_DM_SEARCH_RANGE_2:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_2:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_2:RW+:0:8:=0x20
	0x80314042,   //  611: PHY_X4_DQ_IE_TIMING_2:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_2:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_2:RW+:0:8:=0x42
	0x80314051,   //  612: PHY_X4_DQS_IE_TIMING_2:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_2:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_2:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_2:RW+:0:8:=0x51
	0x00000C05,   //  613: PHY_RDLVL_DLY_STEP_2:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_2:RW+:0:4:=0x06
	0x00000299,   //  614: PHY_RDLVL_MAX_EDGE_2:RW+:0:10:=0x0299
	0x00000200,   //  615: PHY_DATA_DC_INIT_DISABLE_2:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_2:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_2:RW+:0:2:=0x00
	0x02800000,   //  616: PHY_DATA_DC_DQ_INIT_SLV_DELAY_2:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_2:RW+:0:10:=0x0000
	0x80800100,   //  617: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_2:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_2:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_2:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_2:RW+:0:1:=0x01
	0x00000520,   //  618: PHY_RDDATA_EN_DLY_2:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_2:RW+:0:7:=0x20
	0x45103726,   //  619: PHY_DQ_DM_SWIZZLE0_2:RW+:0:32:=0x76543210
	0x00000008,   //  620: PHY_DQ_DM_SWIZZLE1_2:RW+:0:4:=0x08
	0x02800280,   //  621: PHY_CLK_WRDQ1_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_2:RW+:0:11:=0x0280
	0x02800280,   //  622: PHY_CLK_WRDQ3_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_2:RW+:0:11:=0x0280
	0x02800280,   //  623: PHY_CLK_WRDQ5_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_2:RW+:0:11:=0x0280
	0x02800280,   //  624: PHY_CLK_WRDQ7_SLAVE_DELAY_2:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_2:RW+:0:11:=0x0280
	0x00000280,   //  625: PHY_CLK_WRDQS_SLAVE_DELAY_2:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_2:RW+:0:11:=0x0280
	0x00008000,   //  626: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_2:RW+:0:2:=0x00
	0x00800080,   //  627: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  628: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  629: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  630: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  631: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  632: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  633: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  634: PHY_RDDQS_DM_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  635: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  636: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  637: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  638: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  639: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  640: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  641: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  642: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00800080,   //  643: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_2:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x00330080,   //  644: PHY_RDDQS_GATE_SLAVE_DELAY_2:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_2:RW+:0:10:=0x00a0
	0x01A00002,   //  645: PHY_WRLVL_DELAY_EARLY_THRESHOLD_2:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_2:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_2:RW+:0:4:=0x02
	0x00000000,   //  646: PHY_WRLVL_EARLY_FORCE_ZERO_2:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW+:0:10:=0x0000
	0x00010000,   //  647: PHY_GTLVL_LAT_ADJ_START_2:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_2:RW+:0:10:=0x0000
	0x02000200,   //  648: PHY_WDQLVL_DQDM_SLV_DLY_START_2:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_2:RW+:0:11:=0x0200
	0x00000008,   //  649: PHY_X4_NTP_PASS_2:RW+:16:1:=0x00 PHY_NTP_PASS_2:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_2:RW+:0:4:=0x08
	0x00000000,   //  650: PHY_X4_WRLVL_THRESHOLD_ADJUST_2:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_2:RW+:0:10:=0x0000
	0x00020033,   //  651: PHY_X4_WRITE_PATH_LAT_ADD_2:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_2:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_2:RW+:0:10:=0x0033
	0x000001A0,   //  652: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_2:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_2:RW+:0:10:=0x01a0
	0x01000000,   //  653: PHY_X4_GTLVL_LAT_ADJ_START_2:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_2:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_2:RW+:0:1:=0x00
	0x00000000,   //  654: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2:RW+:0:10:=0x0000
	0x20202020,   //  655: PHY_DATA_DC_DQ2_CLK_ADJUST_2:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_2:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_2:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_2:RW+:0:8:=0x20
	0x20202020,   //  656: PHY_DATA_DC_DQ6_CLK_ADJUST_2:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_2:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_2:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_2:RW+:0:8:=0x20
	0x00002020,   //  657: PHY_DSLICE_PAD_BOOSTPN_SETTING_2:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_2:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_2:RW+:0:8:=0x20
	0x00000000,   //  658: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_2:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_2:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_2:RW+:0:6:=0x00
	0x00000000,   //  659: PHY_X4_DQS_FFE_2:RW+:24:2:=0x00 PHY_X4_DQ_FFE_2:RW+:16:2:=0x00 PHY_DQS_FFE_2:RW+:8:2:=0x00 PHY_DQ_FFE_2:RW+:0:2:=0x00
	0x00000000,   //  660: PHY_RX_CAL_DQ0_2:RW_D+:0:18:=0x000000
	0x00000000,   //  661: PHY_RX_CAL_DQ1_2:RW_D+:0:18:=0x000000
	0x00000000,   //  662: PHY_RX_CAL_DQ2_2:RW_D+:0:18:=0x000000
	0x00000000,   //  663: PHY_RX_CAL_DQ3_2:RW_D+:0:18:=0x000000
	0x00000000,   //  664: PHY_RX_CAL_DQ4_2:RW_D+:0:18:=0x000000
	0x00000000,   //  665: PHY_RX_CAL_DQ5_2:RW_D+:0:18:=0x000000
	0x00000000,   //  666: PHY_RX_CAL_DQ6_2:RW_D+:0:18:=0x000000
	0x00000000,   //  667: PHY_RX_CAL_DQ7_2:RW_D+:0:18:=0x000000
	0x00000000,   //  668: PHY_RX_CAL_DM_2:RW_D+:0:18:=0x000000
	0x00000000,   //  669:
	0x00000000,   //  670:
	0x00000000,   //  671:
	0x00000000,   //  672:
	0x00000000,   //  673:
	0x00000000,   //  674:
	0x00000000,   //  675:
	0x00000000,   //  676:
	0x00000000,   //  677:
	0x00000000,   //  678:
	0x00000000,   //  679:
	0x00000000,   //  680:
	0x00000000,   //  681:
	0x00000000,   //  682:
	0x00000000,   //  683:
	0x00000000,   //  684:
	0x00000000,   //  685:
	0x00000000,   //  686:
	0x00000000,   //  687:
	0x00000000,   //  688:
	0x00000000,   //  689:
	0x00000000,   //  690:
	0x00000000,   //  691:
	0x00000000,   //  692:
	0x00000000,   //  693:
	0x00000000,   //  694:
	0x00000000,   //  695:
	0x00000000,   //  696:
	0x00000000,   //  697:
	0x00000000,   //  698:
	0x00000000,   //  699:
	0x00000000,   //  700:
	0x00000000,   //  701:
	0x00000000,   //  702:
	0x00000000,   //  703:
	0x00000000,   //  704:
	0x00000000,   //  705:
	0x00000000,   //  706:
	0x00000000,   //  707:
	0x00000000,   //  708:
	0x00000000,   //  709:
	0x00000000,   //  710:
	0x00000000,   //  711:
	0x00000000,   //  712:
	0x00000000,   //  713:
	0x00000000,   //  714:
	0x00000000,   //  715:
	0x00000000,   //  716:
	0x00000000,   //  717:
	0x00000000,   //  718:
	0x00000000,   //  719:
	0x00000000,   //  720:
	0x00000000,   //  721:
	0x00000000,   //  722:
	0x00000000,   //  723:
	0x00000000,   //  724:
	0x00000000,   //  725:
	0x00000000,   //  726:
	0x00000000,   //  727:
	0x00000000,   //  728:
	0x00000000,   //  729:
	0x00000000,   //  730:
	0x00000000,   //  731:
	0x00000000,   //  732:
	0x00000000,   //  733:
	0x00000000,   //  734:
	0x00000000,   //  735:
	0x00000000,   //  736:
	0x00000000,   //  737:
	0x00000000,   //  738:
	0x00000000,   //  739:
	0x00000000,   //  740:
	0x00000000,   //  741:
	0x00000000,   //  742:
	0x00000000,   //  743:
	0x00000000,   //  744:
	0x00000000,   //  745:
	0x00000000,   //  746:
	0x00000000,   //  747:
	0x00000000,   //  748:
	0x00000000,   //  749:
	0x00000000,   //  750:
	0x00000000,   //  751:
	0x00000000,   //  752:
	0x00000000,   //  753:
	0x00000000,   //  754:
	0x00000000,   //  755:
	0x00000000,   //  756:
	0x00000000,   //  757:
	0x00000000,   //  758:
	0x00000000,   //  759:
	0x00000000,   //  760:
	0x00000000,   //  761:
	0x00000000,   //  762:
	0x00000000,   //  763:
	0x00000000,   //  764:
	0x00000000,   //  765:
	0x00000000,   //  766:
	0x00000000,   //  767:
	0x000004C0,   //  768: PHY_IO_PAD_DELAY_TIMING_BYPASS_3:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_3:RW:0:11:=0x04c0
	0x00000000,   //  769: PHY_WRITE_PATH_LAT_ADD_BYPASS_3:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_3:RW:0:10:=0x0000
	0x00000200,   //  770: PHY_CLK_BYPASS_OVERRIDE_3:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_3:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x0200
	0x00000000,   //  771: PHY_SW_WRDQ3_SHIFT_3:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_3:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_3:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_3:RW:0:6:=0x00
	0x00000000,   //  772: PHY_SW_WRDQ7_SHIFT_3:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_3:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_3:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_3:RW:0:6:=0x00
	0x01030000,   //  773: PHY_PER_CS_TRAINING_MULTICAST_EN_3:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_3:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_3:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_3:RW:0:6:=0x00
	0x00000000,   //  774: PHY_LPBK_CONTROL_3:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_3:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_3:RW+:0:2:=0x00
	0x00000001,   //  775: PHY_GATE_DELAY_COMP_DISABLE_3:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_3:RW:0:1:=0x01
	0x00000000,   //  776: PHY_AUTO_TIMING_MARGIN_CONTROL_3:RW:0:32:=0x00000000
	0x00000000,   //  777: PHY_AUTO_TIMING_MARGIN_OBS_3:RD:0:28:=0x00000000
	0x0101FF01,   //  778: PHY_PRBS_PATTERN_START_3:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_3:RW:8:9:=0x01ff PHY_PDA_MODE_EN_3:RW:0:1:=0x01
	0x00000000,   //  779: PHY_RDLVL_MULTI_PATT_RST_DISABLE_3:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_3:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_3:RW:0:9:=0x0000
	0x00000004,   //  780: PHY_X4_VREF_TRAIN_OBS_3:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_3:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_3:RW:0:6:=0x04
	0x010800C0,   //  781: SC_PHY_SNAP_OBS_REGS_3:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_3:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3:RW:0:10:=0x00c0
	0x00000002,   //  782: PHY_DFI40_POLARITY_3:RW:8:1:=0x00 PHY_MEM_CLASS_3:RW:0:3:=0x02
	0x0000AAAA,   //  783: PHY_RDLVL_PATT8_3:RW:0:32:=0x0000AAAA
	0x00005555,   //  784: PHY_RDLVL_PATT9_3:RW:0:32:=0x00005555
	0x0000B5B5,   //  785: PHY_RDLVL_PATT10_3:RW:0:32:=0x0000B5B5
	0x00004A4A,   //  786: PHY_RDLVL_PATT11_3:RW:0:32:=0x00004A4A
	0x00005656,   //  787: PHY_RDLVL_PATT12_3:RW:0:32:=0x00005656
	0x0000A9A9,   //  788: PHY_RDLVL_PATT13_3:RW:0:32:=0x0000A9A9
	0x0000B7B7,   //  789: PHY_RDLVL_PATT14_3:RW:0:32:=0x0000B7B7
	0x00004848,   //  790: PHY_RDLVL_PATT15_3:RW:0:32:=0x00004848
	0x00000000,   //  791: PHY_RDLVL_PATT0_3_MASK_3:RW:0:32:=0x00000000
	0xBFBF0000,   //  792: PHY_RDLVL_PATT8_11_MASK_3:RW:0:32:=0xbfbf0000
	0x3333F7F7,   //  793: PHY_RDLVL_PATT12_15_MASK_3:RW:0:32:=0x3333f7f7
	0x00000000,   //  794: PHY_RDDQ_ENC_OBS_SELECT_3:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_3:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_3:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_3:RW:0:3:=0x00
	0x09000000,   //  795: PHY_FIFO_PTR_OBS_SELECT_3:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_3:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_3:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_3:RW:0:5:=0x00
	0x08000000,   //  796: PHY_WRLVL_CAPTURE_CNT_3:RW:24:6:=0x08 PHY_WRLVL_ALGO_3:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_3:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_3:RW:0:1:=0x00
	0x04010008,   //  797: PHY_GTLVL_UPDT_WAIT_CNT_3:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_3:RW:16:6:=0x00 PHY_DQ_MASK_3:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_3:RW:0:4:=0x08
	0x08000408,   //  798: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_3:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_3:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_3:RW:0:6:=0x08
	0x0011BE00,   //  799: PHY_RDLVL_DATA_SWIZZLE_3:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_3:RW:0:8:=0x00
	0x00030820,   //  800: PHY_WDQLVL_PATT_3:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_3:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_3:RW:0:8:=0x20
	0x080C0020,   //  801: PHY_WDQLVL_DQDM_OBS_SELECT_3:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_3:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3:RW:0:11:=0x0020
	0x00000620,   //  802: SC_PHY_WDQLVL_CLR_PREV_RESULTS_3:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_3:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_3:RW:0:8:=0x20
	0x00000100,   //  803: PHY_WDQLVL_DATADM_MASK_3:RW:0:9:=0x0100
	0x55555555,   //  804: PHY_USER_PATT0_3:RW:0:32:=0x55555555
	0xAAAAAAAA,   //  805: PHY_USER_PATT1_3:RW:0:32:=0xAAAAAAAA
	0x55555555,   //  806: PHY_USER_PATT2_3:RW:0:32:=0x55555555
	0xAAAAAAAA,   //  807: PHY_USER_PATT3_3:RW:0:32:=0xAAAAAAAA
	0x00005555,   //  808: PHY_NTP_MULT_TRAIN_3:RW:16:1:=0x00 PHY_USER_PATT4_3:RW:0:16:=0x5555
	0x01000100,   //  809: PHY_NTP_PERIOD_THRESHOLD_3:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_3:RW:0:10:=0x0100
	0x00800180,   //  810: PHY_NTP_PERIOD_THRESHOLD_MAX_3:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_3:RW:0:10:=0x0180
	0x00000000,   //  811: PHY_FIFO_PTR_OBS_3:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_3:WR:0:5:=0x00
	0x00000000,   //  812: PHY_LPBK_RESULT_OBS_3:RD:0:32:=0x00000000
	0x00000000,   //  813: PHY_MASTER_DLY_LOCK_OBS_3:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_3:RD:0:16:=0x0000
	0x00000000,   //  814: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_3:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_3:RD:0:7:=0x00
	0x00000000,   //  815: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3:RD:0:8:=0x00
	0x00000000,   //  816: PHY_WR_SHIFT_OBS_3:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_3:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3:RD:0:8:=0x00
	0x00000000,   //  817: PHY_WRLVL_HARD1_DELAY_OBS_3:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_3:RD:0:10:=0x0000
	0x00000000,   //  818: PHY_WRLVL_STATUS_OBS_3:RD:0:23:=0x000000
	0x00000000,   //  819: PHY_WRLVL_ERROR_OBS_3:RD:0:32:=0x00000000
	0x00000000,   //  820: PHY_GTLVL_HARD1_DELAY_OBS_3:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_3:RD:0:14:=0x0000
	0x00000000,   //  821: PHY_GTLVL_STATUS_OBS_3:RD:0:21:=0x000000
	0x00000000,   //  822: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3:RD:0:10:=0x0000
	0x00000000,   //  823: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3:RD:0:2:=0x00
	0x00000000,   //  824: PHY_RDLVL_STATUS_OBS_3:RD:0:32:=0x00000000
	0x00000000,   //  825: PHY_WDQLVL_DQDM_TE_DLY_OBS_3:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_3:RD:0:11:=0x0000
	0x00000000,   //  826: PHY_WDQLVL_STATUS_OBS_3:RD:0:32:=0x00000000
	0x00010000,   //  827: PHY_DQS_RATIO_X8_3:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_3:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_3:RW:0:4:=0x00
	0x00000000,   //  828: PHY_DDL_MODE_3:RW:0:31:=0x00000000
	0x00000000,   //  829: PHY_DDL_MASK_3:RW:0:6:=0x00
	0x00000000,   //  830: PHY_DDL_TEST_OBS_3:RD:0:32:=0x00000000
	0x00000000,   //  831: PHY_DDL_TEST_MSTR_DLY_OBS_3:RD:0:32:=0x00000000
	0x00000004,   //  832: PHY_RX_CAL_DQS_3:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_3:RW:0:8:=0x04
	0x00000000,   //  833: PHY_RX_CAL_X4_FDBK_3:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_3:RW_D+:0:9:=0x0000
	0x1F0FFF01,   //  834: PHY_STATIC_TOG_DISABLE_3:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_3:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_3:RW:0:1:=0x01
	0x010F0301,   //  835: PHY_DFE_EN_3:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_3:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_3:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_3:RW:0:1:=0x01
	0x20008008,   //  836: PHY_DATA_DC_ADJUST_START_3:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_3:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_3:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_3:RW:0:8:=0x08
	0x00000810,   //  837: PHY_DATA_DC_CAL_POLARITY_3:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_3:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_3:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_3:RW:0:8:=0x10
	0x00040100,   //  838: PHY_SLV_DLY_CTRL_GATE_DISABLE_3:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_3:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_3:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_3:RW+:0:1:=0x00
	0x00000000,   //  839: PHY_SLICE_PWR_RDC_DISABLE_3:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_3:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_3:RW_D:0:1:=0x00
	0x01FFC001,   //  840: PHY_DQS_TSEL_ENABLE_3:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_3:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_3:RW+:0:3:=0x01
	0x3000FFC0,   //  841: PHY_VREF_INITIAL_START_POINT_3:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_3:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_3:RW+:0:16:=0xff08
	0x20000151,   //  842: PHY_NTP_WDQ_STEP_SIZE_3:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_3:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_3:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_3:RW+:0:7:=0x25
	0x07FF0200,   //  843: PHY_NTP_WDQ_STOP_3:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_3:RW+:0:11:=0x0200
	0x03010000,   //  844: PHY_FAST_LVL_EN_3:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_3:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_3:RW+:0:11:=0x0000
	0x00000000,   //  845: PHY_PAD_RX_DCD_2_3:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_3:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_3:RW+:8:5:=0x00 PHY_PAD_TX_DCD_3:RW+:0:5:=0x00
	0x00000000,   //  846: PHY_PAD_RX_DCD_6_3:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_3:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_3:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_3:RW+:0:5:=0x00
	0x00000000,   //  847: PHY_PAD_DQS_RX_DCD_3:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_3:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_3:RW+:0:5:=0x00
	0x00000000,   //  848: PHY_PAD_DSLICE_IO_CFG_3:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_3:RW+:0:10:=0x0000
	0x00000000,   //  849: PHY_RDDQ1_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_3:RW+:0:10:=0x0000
	0x00000000,   //  850: PHY_RDDQ3_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_3:RW+:0:10:=0x0000
	0x00000000,   //  851: PHY_RDDQ5_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_3:RW+:0:10:=0x0000
	0x00000000,   //  852: PHY_RDDQ7_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_3:RW+:0:10:=0x0000
	0x02000000,   //  853: PHY_RX_CAL_ALL_DLY_3:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_3:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_3:RW+:0:10:=0x0000
	0x01100103,   //  854: PHY_RX_OFF_FIRST_STEP_3:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_3:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_3:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_3:RW+:0:8:=0x03
	0x02102004,   //  855: PHY_DATA_DC_CAL_CLK_SEL_3:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_3:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_3:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_3:RW+:0:6:=0x04
	0x51514042,   //  856: PHY_DQS_OE_TIMING_3:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_3:RW+:0:8:=0x42
	0x00314000,   //  857: PHY_DQS_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_3:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_3:RW+:0:4:=0x00
	0x04C00140,   //  858: PHY_PAD_VREF_CTRL_DQ_3:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_3:RW+:0:16:=0x0140
	0x800104C0,   //  859: PHY_DQ_IE_TIMING_3:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_3:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_3:RW+:0:12:=0x041f
	0x00000080,   //  860: PHY_DBI_MODE_3:RW+:24:2:=0x00 PHY_IE_MODE_3:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_3:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_3:RW+:0:8:=0x80
	0x040A0B00,   //  861: PHY_RDDATA_EN_TSEL_DLY_3:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_3:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_3:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_3:RW+:0:1:=0x00
	0x10001000,   //  862: PHY_MASTER_DELAY_STEP_3:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_3:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_3:RW+:0:4:=0x00
	0x0C053E42,   //  863: PHY_WRLVL_DLY_STEP_3:RW+:24:8:=0x0c PHY_RPTR_UPDATE_3:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_3:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_3:RW+:0:8:=0x42
	0x0F0C1B01,   //  864: PHY_GTLVL_RESP_WAIT_CNT_3:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_3:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_3:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_3:RW+:0:4:=0x01
	0x01000140,   //  865: PHY_GTLVL_FINAL_STEP_3:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_3:RW+:0:10:=0x0140
	0x00F50120,   //  866: PHY_WDQLVL_DM_SEARCH_RANGE_3:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_3:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_3:RW+:0:8:=0x20
	0x80314042,   //  867: PHY_X4_DQ_IE_TIMING_3:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_3:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_3:RW+:0:8:=0x42
	0x80314051,   //  868: PHY_X4_DQS_IE_TIMING_3:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_3:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_3:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_3:RW+:0:8:=0x51
	0x00000C05,   //  869: PHY_RDLVL_DLY_STEP_3:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_3:RW+:0:4:=0x06
	0x00000299,   //  870: PHY_RDLVL_MAX_EDGE_3:RW+:0:10:=0x0299
	0x00000200,   //  871: PHY_DATA_DC_INIT_DISABLE_3:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_3:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_3:RW+:0:2:=0x00
	0x02800000,   //  872: PHY_DATA_DC_DQ_INIT_SLV_DELAY_3:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_3:RW+:0:10:=0x0000
	0x80800100,   //  873: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_3:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_3:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_3:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_3:RW+:0:1:=0x01
	0x00000520,   //  874: PHY_RDDATA_EN_DLY_3:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_3:RW+:0:7:=0x20
	0x45016732,   //  875: PHY_DQ_DM_SWIZZLE0_3:RW+:0:32:=0x76543210
	0x00000008,   //  876: PHY_DQ_DM_SWIZZLE1_3:RW+:0:4:=0x08
	0x02800280,   //  877: PHY_CLK_WRDQ1_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_3:RW+:0:11:=0x0280
	0x02800280,   //  878: PHY_CLK_WRDQ3_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_3:RW+:0:11:=0x0280
	0x02800280,   //  879: PHY_CLK_WRDQ5_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_3:RW+:0:11:=0x0280
	0x02800280,   //  880: PHY_CLK_WRDQ7_SLAVE_DELAY_3:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_3:RW+:0:11:=0x0280
	0x00000280,   //  881: PHY_CLK_WRDQS_SLAVE_DELAY_3:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_3:RW+:0:11:=0x0280
	0x00008000,   //  882: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_3:RW+:0:2:=0x00
	0x00800080,   //  883: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  884: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  885: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  886: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  887: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  888: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  889: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  890: PHY_RDDQS_DM_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  891: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  892: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  893: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  894: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  895: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  896: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  897: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  898: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00800080,   //  899: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_3:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x00330080,   //  900: PHY_RDDQS_GATE_SLAVE_DELAY_3:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_3:RW+:0:10:=0x00a0
	0x01A00002,   //  901: PHY_WRLVL_DELAY_EARLY_THRESHOLD_3:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_3:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_3:RW+:0:4:=0x02
	0x00000000,   //  902: PHY_WRLVL_EARLY_FORCE_ZERO_3:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3:RW+:0:10:=0x0000
	0x00010000,   //  903: PHY_GTLVL_LAT_ADJ_START_3:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_3:RW+:0:10:=0x0000
	0x02000200,   //  904: PHY_WDQLVL_DQDM_SLV_DLY_START_3:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_3:RW+:0:11:=0x0200
	0x00000008,   //  905: PHY_X4_NTP_PASS_3:RW+:16:1:=0x00 PHY_NTP_PASS_3:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_3:RW+:0:4:=0x08
	0x00000000,   //  906: PHY_X4_WRLVL_THRESHOLD_ADJUST_3:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_3:RW+:0:10:=0x0000
	0x00020033,   //  907: PHY_X4_WRITE_PATH_LAT_ADD_3:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_3:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_3:RW+:0:10:=0x0033
	0x000001A0,   //  908: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_3:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_3:RW+:0:10:=0x01a0
	0x01000000,   //  909: PHY_X4_GTLVL_LAT_ADJ_START_3:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_3:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_3:RW+:0:1:=0x00
	0x00000000,   //  910: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3:RW+:0:10:=0x0000
	0x20202020,   //  911: PHY_DATA_DC_DQ2_CLK_ADJUST_3:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_3:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_3:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_3:RW+:0:8:=0x20
	0x20202020,   //  912: PHY_DATA_DC_DQ6_CLK_ADJUST_3:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_3:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_3:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_3:RW+:0:8:=0x20
	0x00002020,   //  913: PHY_DSLICE_PAD_BOOSTPN_SETTING_3:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_3:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_3:RW+:0:8:=0x20
	0x00000000,   //  914: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_3:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_3:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_3:RW+:0:6:=0x00
	0x00000000,   //  915: PHY_X4_DQS_FFE_3:RW+:24:2:=0x00 PHY_X4_DQ_FFE_3:RW+:16:2:=0x00 PHY_DQS_FFE_3:RW+:8:2:=0x00 PHY_DQ_FFE_3:RW+:0:2:=0x00
	0x00000000,   //  916: PHY_RX_CAL_DQ0_3:RW_D+:0:18:=0x000000
	0x00000000,   //  917: PHY_RX_CAL_DQ1_3:RW_D+:0:18:=0x000000
	0x00000000,   //  918: PHY_RX_CAL_DQ2_3:RW_D+:0:18:=0x000000
	0x00000000,   //  919: PHY_RX_CAL_DQ3_3:RW_D+:0:18:=0x000000
	0x00000000,   //  920: PHY_RX_CAL_DQ4_3:RW_D+:0:18:=0x000000
	0x00000000,   //  921: PHY_RX_CAL_DQ5_3:RW_D+:0:18:=0x000000
	0x00000000,   //  922: PHY_RX_CAL_DQ6_3:RW_D+:0:18:=0x000000
	0x00000000,   //  923: PHY_RX_CAL_DQ7_3:RW_D+:0:18:=0x000000
	0x00000000,   //  924: PHY_RX_CAL_DM_3:RW_D+:0:18:=0x000000
	0x00000000,   //  925:
	0x00000000,   //  926:
	0x00000000,   //  927:
	0x00000000,   //  928:
	0x00000000,   //  929:
	0x00000000,   //  930:
	0x00000000,   //  931:
	0x00000000,   //  932:
	0x00000000,   //  933:
	0x00000000,   //  934:
	0x00000000,   //  935:
	0x00000000,   //  936:
	0x00000000,   //  937:
	0x00000000,   //  938:
	0x00000000,   //  939:
	0x00000000,   //  940:
	0x00000000,   //  941:
	0x00000000,   //  942:
	0x00000000,   //  943:
	0x00000000,   //  944:
	0x00000000,   //  945:
	0x00000000,   //  946:
	0x00000000,   //  947:
	0x00000000,   //  948:
	0x00000000,   //  949:
	0x00000000,   //  950:
	0x00000000,   //  951:
	0x00000000,   //  952:
	0x00000000,   //  953:
	0x00000000,   //  954:
	0x00000000,   //  955:
	0x00000000,   //  956:
	0x00000000,   //  957:
	0x00000000,   //  958:
	0x00000000,   //  959:
	0x00000000,   //  960:
	0x00000000,   //  961:
	0x00000000,   //  962:
	0x00000000,   //  963:
	0x00000000,   //  964:
	0x00000000,   //  965:
	0x00000000,   //  966:
	0x00000000,   //  967:
	0x00000000,   //  968:
	0x00000000,   //  969:
	0x00000000,   //  970:
	0x00000000,   //  971:
	0x00000000,   //  972:
	0x00000000,   //  973:
	0x00000000,   //  974:
	0x00000000,   //  975:
	0x00000000,   //  976:
	0x00000000,   //  977:
	0x00000000,   //  978:
	0x00000000,   //  979:
	0x00000000,   //  980:
	0x00000000,   //  981:
	0x00000000,   //  982:
	0x00000000,   //  983:
	0x00000000,   //  984:
	0x00000000,   //  985:
	0x00000000,   //  986:
	0x00000000,   //  987:
	0x00000000,   //  988:
	0x00000000,   //  989:
	0x00000000,   //  990:
	0x00000000,   //  991:
	0x00000000,   //  992:
	0x00000000,   //  993:
	0x00000000,   //  994:
	0x00000000,   //  995:
	0x00000000,   //  996:
	0x00000000,   //  997:
	0x00000000,   //  998:
	0x00000000,   //  999:
	0x00000000,   // 1000:
	0x00000000,   // 1001:
	0x00000000,   // 1002:
	0x00000000,   // 1003:
	0x00000000,   // 1004:
	0x00000000,   // 1005:
	0x00000000,   // 1006:
	0x00000000,   // 1007:
	0x00000000,   // 1008:
	0x00000000,   // 1009:
	0x00000000,   // 1010:
	0x00000000,   // 1011:
	0x00000000,   // 1012:
	0x00000000,   // 1013:
	0x00000000,   // 1014:
	0x00000000,   // 1015:
	0x00000000,   // 1016:
	0x00000000,   // 1017:
	0x00000000,   // 1018:
	0x00000000,   // 1019:
	0x00000000,   // 1020:
	0x00000000,   // 1021:
	0x00000000,   // 1022:
	0x00000000,   // 1023:
	0x000004C0,   // 1024: PHY_IO_PAD_DELAY_TIMING_BYPASS_4:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_4:RW:0:11:=0x04c0
	0x00000000,   // 1025: PHY_WRITE_PATH_LAT_ADD_BYPASS_4:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_4:RW:0:10:=0x0000
	0x00000200,   // 1026: PHY_CLK_BYPASS_OVERRIDE_4:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_4:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_4:RW:0:10:=0x0200
	0x00000000,   // 1027: PHY_SW_WRDQ3_SHIFT_4:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_4:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_4:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_4:RW:0:6:=0x00
	0x00000000,   // 1028: PHY_SW_WRDQ7_SHIFT_4:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_4:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_4:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_4:RW:0:6:=0x00
	0x01030000,   // 1029: PHY_PER_CS_TRAINING_MULTICAST_EN_4:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_4:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_4:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_4:RW:0:6:=0x00
	0x00000000,   // 1030: PHY_LPBK_CONTROL_4:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_4:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_4:RW+:0:2:=0x00
	0x00000001,   // 1031: PHY_GATE_DELAY_COMP_DISABLE_4:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_4:RW:0:1:=0x01
	0x00000000,   // 1032: PHY_AUTO_TIMING_MARGIN_CONTROL_4:RW:0:32:=0x00000000
	0x00000000,   // 1033: PHY_AUTO_TIMING_MARGIN_OBS_4:RD:0:28:=0x00000000
	0x0101FF01,   // 1034: PHY_PRBS_PATTERN_START_4:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_4:RW:8:9:=0x01ff PHY_PDA_MODE_EN_4:RW:0:1:=0x01
	0x00000000,   // 1035: PHY_RDLVL_MULTI_PATT_RST_DISABLE_4:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_4:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_4:RW:0:9:=0x0000
	0x00000004,   // 1036: PHY_X4_VREF_TRAIN_OBS_4:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_4:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_4:RW:0:6:=0x04
	0x010800C0,   // 1037: SC_PHY_SNAP_OBS_REGS_4:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_4:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_4:RW:0:10:=0x00c0
	0x00000002,   // 1038: PHY_DFI40_POLARITY_4:RW:8:1:=0x00 PHY_MEM_CLASS_4:RW:0:3:=0x02
	0x0000AAAA,   // 1039: PHY_RDLVL_PATT8_4:RW:0:32:=0x0000AAAA
	0x00005555,   // 1040: PHY_RDLVL_PATT9_4:RW:0:32:=0x00005555
	0x0000B5B5,   // 1041: PHY_RDLVL_PATT10_4:RW:0:32:=0x0000B5B5
	0x00004A4A,   // 1042: PHY_RDLVL_PATT11_4:RW:0:32:=0x00004A4A
	0x00005656,   // 1043: PHY_RDLVL_PATT12_4:RW:0:32:=0x00005656
	0x0000A9A9,   // 1044: PHY_RDLVL_PATT13_4:RW:0:32:=0x0000A9A9
	0x0000B7B7,   // 1045: PHY_RDLVL_PATT14_4:RW:0:32:=0x0000B7B7
	0x00004848,   // 1046: PHY_RDLVL_PATT15_4:RW:0:32:=0x00004848
	0x00000000,   // 1047: PHY_RDLVL_PATT0_3_MASK_4:RW:0:32:=0x00000000
	0xBFBF0000,   // 1048: PHY_RDLVL_PATT8_11_MASK_4:RW:0:32:=0xbfbf0000
	0x3333F7F7,   // 1049: PHY_RDLVL_PATT12_15_MASK_4:RW:0:32:=0x3333f7f7
	0x00000000,   // 1050: PHY_RDDQ_ENC_OBS_SELECT_4:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_4:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_4:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_4:RW:0:3:=0x00
	0x09000000,   // 1051: PHY_FIFO_PTR_OBS_SELECT_4:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_4:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_4:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_4:RW:0:5:=0x00
	0x08000000,   // 1052: PHY_WRLVL_CAPTURE_CNT_4:RW:24:6:=0x08 PHY_WRLVL_ALGO_4:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_4:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_4:RW:0:1:=0x00
	0x04010008,   // 1053: PHY_GTLVL_UPDT_WAIT_CNT_4:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_4:RW:16:6:=0x00 PHY_DQ_MASK_4:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_4:RW:0:4:=0x08
	0x08000408,   // 1054: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_4:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_4:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_4:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_4:RW:0:6:=0x08
	0x00BE0500,   // 1055: PHY_RDLVL_DATA_SWIZZLE_4:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_4:RW:0:8:=0x00
	0x00030820,   // 1056: PHY_WDQLVL_PATT_4:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_4:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_4:RW:0:8:=0x20
	0x080C0020,   // 1057: PHY_WDQLVL_DQDM_OBS_SELECT_4:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_4:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_4:RW:0:11:=0x0020
	0x00000620,   // 1058: SC_PHY_WDQLVL_CLR_PREV_RESULTS_4:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_4:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_4:RW:0:8:=0x20
	0x00000100,   // 1059: PHY_WDQLVL_DATADM_MASK_4:RW:0:9:=0x0100
	0x55555555,   // 1060: PHY_USER_PATT0_4:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1061: PHY_USER_PATT1_4:RW:0:32:=0xAAAAAAAA
	0x55555555,   // 1062: PHY_USER_PATT2_4:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1063: PHY_USER_PATT3_4:RW:0:32:=0xAAAAAAAA
	0x00005555,   // 1064: PHY_NTP_MULT_TRAIN_4:RW:16:1:=0x00 PHY_USER_PATT4_4:RW:0:16:=0x5555
	0x01000100,   // 1065: PHY_NTP_PERIOD_THRESHOLD_4:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_4:RW:0:10:=0x0100
	0x00800180,   // 1066: PHY_NTP_PERIOD_THRESHOLD_MAX_4:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_4:RW:0:10:=0x0180
	0x00000000,   // 1067: PHY_FIFO_PTR_OBS_4:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_4:WR:0:5:=0x00
	0x00000000,   // 1068: PHY_LPBK_RESULT_OBS_4:RD:0:32:=0x00000000
	0x00000000,   // 1069: PHY_MASTER_DLY_LOCK_OBS_4:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_4:RD:0:16:=0x0000
	0x00000000,   // 1070: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_4:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_4:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_4:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_4:RD:0:7:=0x00
	0x00000000,   // 1071: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_4:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_4:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_4:RD:0:8:=0x00
	0x00000000,   // 1072: PHY_WR_SHIFT_OBS_4:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_4:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_4:RD:0:8:=0x00
	0x00000000,   // 1073: PHY_WRLVL_HARD1_DELAY_OBS_4:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_4:RD:0:10:=0x0000
	0x00000000,   // 1074: PHY_WRLVL_STATUS_OBS_4:RD:0:23:=0x000000
	0x00000000,   // 1075: PHY_WRLVL_ERROR_OBS_4:RD:0:32:=0x00000000
	0x00000000,   // 1076: PHY_GTLVL_HARD1_DELAY_OBS_4:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_4:RD:0:14:=0x0000
	0x00000000,   // 1077: PHY_GTLVL_STATUS_OBS_4:RD:0:21:=0x000000
	0x00000000,   // 1078: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_4:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_4:RD:0:10:=0x0000
	0x00000000,   // 1079: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_4:RD:0:2:=0x00
	0x00000000,   // 1080: PHY_RDLVL_STATUS_OBS_4:RD:0:32:=0x00000000
	0x00000000,   // 1081: PHY_WDQLVL_DQDM_TE_DLY_OBS_4:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_4:RD:0:11:=0x0000
	0x00000000,   // 1082: PHY_WDQLVL_STATUS_OBS_4:RD:0:32:=0x00000000
	0x00010000,   // 1083: PHY_DQS_RATIO_X8_4:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_4:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_4:RW:0:4:=0x00
	0x00000000,   // 1084: PHY_DDL_MODE_4:RW:0:31:=0x00000000
	0x00000000,   // 1085: PHY_DDL_MASK_4:RW:0:6:=0x00
	0x00000000,   // 1086: PHY_DDL_TEST_OBS_4:RD:0:32:=0x00000000
	0x00000000,   // 1087: PHY_DDL_TEST_MSTR_DLY_OBS_4:RD:0:32:=0x00000000
	0x00000004,   // 1088: PHY_RX_CAL_DQS_4:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_4:RW:0:8:=0x04
	0x00000000,   // 1089: PHY_RX_CAL_X4_FDBK_4:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_4:RW_D+:0:9:=0x0000
	0x1F0FFF01,   // 1090: PHY_STATIC_TOG_DISABLE_4:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_4:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_4:RW:0:1:=0x01
	0x010F0301,   // 1091: PHY_DFE_EN_4:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_4:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_4:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_4:RW:0:1:=0x01
	0x20008008,   // 1092: PHY_DATA_DC_ADJUST_START_4:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_4:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_4:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_4:RW:0:8:=0x08
	0x00000810,   // 1093: PHY_DATA_DC_CAL_POLARITY_4:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_4:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_4:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_4:RW:0:8:=0x10
	0x00040100,   // 1094: PHY_SLV_DLY_CTRL_GATE_DISABLE_4:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_4:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_4:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_4:RW+:0:1:=0x00
	0x00000000,   // 1095: PHY_SLICE_PWR_RDC_DISABLE_4:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_4:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_4:RW_D:0:1:=0x00
	0x01FFC001,   // 1096: PHY_DQS_TSEL_ENABLE_4:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_4:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_4:RW+:0:3:=0x01
	0x3000FFC0,   // 1097: PHY_VREF_INITIAL_START_POINT_4:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_4:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_4:RW+:0:16:=0xff08
	0x20000151,   // 1098: PHY_NTP_WDQ_STEP_SIZE_4:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_4:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_4:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_4:RW+:0:7:=0x25
	0x07FF0200,   // 1099: PHY_NTP_WDQ_STOP_4:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_4:RW+:0:11:=0x0200
	0x03010000,   // 1100: PHY_FAST_LVL_EN_4:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_4:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_4:RW+:0:11:=0x0000
	0x00000000,   // 1101: PHY_PAD_RX_DCD_2_4:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_4:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_4:RW+:8:5:=0x00 PHY_PAD_TX_DCD_4:RW+:0:5:=0x00
	0x00000000,   // 1102: PHY_PAD_RX_DCD_6_4:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_4:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_4:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_4:RW+:0:5:=0x00
	0x00000000,   // 1103: PHY_PAD_DQS_RX_DCD_4:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_4:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_4:RW+:0:5:=0x00
	0x00000000,   // 1104: PHY_PAD_DSLICE_IO_CFG_4:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_4:RW+:0:10:=0x0000
	0x00000000,   // 1105: PHY_RDDQ1_SLAVE_DELAY_4:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_4:RW+:0:10:=0x0000
	0x00000000,   // 1106: PHY_RDDQ3_SLAVE_DELAY_4:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_4:RW+:0:10:=0x0000
	0x00000000,   // 1107: PHY_RDDQ5_SLAVE_DELAY_4:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_4:RW+:0:10:=0x0000
	0x00000000,   // 1108: PHY_RDDQ7_SLAVE_DELAY_4:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_4:RW+:0:10:=0x0000
	0x02000000,   // 1109: PHY_RX_CAL_ALL_DLY_4:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_4:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_4:RW+:0:10:=0x0000
	0x01100103,   // 1110: PHY_RX_OFF_FIRST_STEP_4:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_4:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_4:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_4:RW+:0:8:=0x03
	0x02102004,   // 1111: PHY_DATA_DC_CAL_CLK_SEL_4:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_4:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_4:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_4:RW+:0:6:=0x04
	0x51514042,   // 1112: PHY_DQS_OE_TIMING_4:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_4:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_4:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_4:RW+:0:8:=0x42
	0x00314000,   // 1113: PHY_DQS_TSEL_WR_TIMING_4:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_4:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_4:RW+:0:4:=0x00
	0x04C00140,   // 1114: PHY_PAD_VREF_CTRL_DQ_4:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_4:RW+:0:16:=0x0140
	0x800104C0,   // 1115: PHY_DQ_IE_TIMING_4:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_4:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_4:RW+:0:12:=0x041f
	0x00000080,   // 1116: PHY_DBI_MODE_4:RW+:24:2:=0x00 PHY_IE_MODE_4:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_4:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_4:RW+:0:8:=0x80
	0x040A0B00,   // 1117: PHY_RDDATA_EN_TSEL_DLY_4:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_4:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_4:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_4:RW+:0:1:=0x00
	0x10001000,   // 1118: PHY_MASTER_DELAY_STEP_4:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_4:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_4:RW+:0:4:=0x00
	0x0C053E42,   // 1119: PHY_WRLVL_DLY_STEP_4:RW+:24:8:=0x0c PHY_RPTR_UPDATE_4:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_4:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_4:RW+:0:8:=0x42
	0x0F0C1B01,   // 1120: PHY_GTLVL_RESP_WAIT_CNT_4:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_4:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_4:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_4:RW+:0:4:=0x01
	0x01000140,   // 1121: PHY_GTLVL_FINAL_STEP_4:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_4:RW+:0:10:=0x0140
	0x00F50120,   // 1122: PHY_WDQLVL_DM_SEARCH_RANGE_4:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_4:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_4:RW+:0:8:=0x20
	0x80314042,   // 1123: PHY_X4_DQ_IE_TIMING_4:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_4:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_4:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_4:RW+:0:8:=0x42
	0x80314051,   // 1124: PHY_X4_DQS_IE_TIMING_4:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_4:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_4:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_4:RW+:0:8:=0x51
	0x00000C05,   // 1125: PHY_RDLVL_DLY_STEP_4:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_4:RW+:0:4:=0x06
	0x00000299,   // 1126: PHY_RDLVL_MAX_EDGE_4:RW+:0:10:=0x0299
	0x00000200,   // 1127: PHY_DATA_DC_INIT_DISABLE_4:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_4:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_4:RW+:0:2:=0x00
	0x02800000,   // 1128: PHY_DATA_DC_DQ_INIT_SLV_DELAY_4:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_4:RW+:0:10:=0x0000
	0x80800100,   // 1129: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_4:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_4:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_4:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_4:RW+:0:1:=0x01
	0x00000520,   // 1130: PHY_RDDATA_EN_DLY_4:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_4:RW+:0:7:=0x20
	0x27360451,   // 1131: PHY_DQ_DM_SWIZZLE0_4:RW+:0:32:=0x76543210
	0x00000008,   // 1132: PHY_DQ_DM_SWIZZLE1_4:RW+:0:4:=0x08
	0x02800280,   // 1133: PHY_CLK_WRDQ1_SLAVE_DELAY_4:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_4:RW+:0:11:=0x0280
	0x02800280,   // 1134: PHY_CLK_WRDQ3_SLAVE_DELAY_4:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_4:RW+:0:11:=0x0280
	0x02800280,   // 1135: PHY_CLK_WRDQ5_SLAVE_DELAY_4:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_4:RW+:0:11:=0x0280
	0x02800280,   // 1136: PHY_CLK_WRDQ7_SLAVE_DELAY_4:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_4:RW+:0:11:=0x0280
	0x00000280,   // 1137: PHY_CLK_WRDQS_SLAVE_DELAY_4:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_4:RW+:0:11:=0x0280
	0x00008000,   // 1138: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_4:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_4:RW+:0:2:=0x00
	0x00800080,   // 1139: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1140: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1141: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1142: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1143: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1144: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1145: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1146: PHY_RDDQS_DM_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1147: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1148: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1149: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1150: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1151: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1152: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1153: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1154: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00800080,   // 1155: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_4:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x00330080,   // 1156: PHY_RDDQS_GATE_SLAVE_DELAY_4:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_4:RW+:0:10:=0x00a0
	0x01A00002,   // 1157: PHY_WRLVL_DELAY_EARLY_THRESHOLD_4:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_4:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_4:RW+:0:4:=0x02
	0x00000000,   // 1158: PHY_WRLVL_EARLY_FORCE_ZERO_4:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_4:RW+:0:10:=0x0000
	0x00010000,   // 1159: PHY_GTLVL_LAT_ADJ_START_4:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_4:RW+:0:10:=0x0000
	0x02000200,   // 1160: PHY_WDQLVL_DQDM_SLV_DLY_START_4:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_4:RW+:0:11:=0x0200
	0x00000008,   // 1161: PHY_X4_NTP_PASS_4:RW+:16:1:=0x00 PHY_NTP_PASS_4:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_4:RW+:0:4:=0x08
	0x00000000,   // 1162: PHY_X4_WRLVL_THRESHOLD_ADJUST_4:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_4:RW+:0:10:=0x0000
	0x00020033,   // 1163: PHY_X4_WRITE_PATH_LAT_ADD_4:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_4:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_4:RW+:0:10:=0x0033
	0x000001A0,   // 1164: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_4:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_4:RW+:0:10:=0x01a0
	0x01000000,   // 1165: PHY_X4_GTLVL_LAT_ADJ_START_4:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_4:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_4:RW+:0:1:=0x00
	0x00000000,   // 1166: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_4:RW+:0:10:=0x0000
	0x20202020,   // 1167: PHY_DATA_DC_DQ2_CLK_ADJUST_4:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_4:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_4:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_4:RW+:0:8:=0x20
	0x20202020,   // 1168: PHY_DATA_DC_DQ6_CLK_ADJUST_4:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_4:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_4:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_4:RW+:0:8:=0x20
	0x00002020,   // 1169: PHY_DSLICE_PAD_BOOSTPN_SETTING_4:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_4:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_4:RW+:0:8:=0x20
	0x00000000,   // 1170: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_4:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_4:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_4:RW+:0:6:=0x00
	0x00000000,   // 1171: PHY_X4_DQS_FFE_4:RW+:24:2:=0x00 PHY_X4_DQ_FFE_4:RW+:16:2:=0x00 PHY_DQS_FFE_4:RW+:8:2:=0x00 PHY_DQ_FFE_4:RW+:0:2:=0x00
	0x00000000,   // 1172: PHY_RX_CAL_DQ0_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1173: PHY_RX_CAL_DQ1_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1174: PHY_RX_CAL_DQ2_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1175: PHY_RX_CAL_DQ3_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1176: PHY_RX_CAL_DQ4_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1177: PHY_RX_CAL_DQ5_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1178: PHY_RX_CAL_DQ6_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1179: PHY_RX_CAL_DQ7_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1180: PHY_RX_CAL_DM_4:RW_D+:0:18:=0x000000
	0x00000000,   // 1181:
	0x00000000,   // 1182:
	0x00000000,   // 1183:
	0x00000000,   // 1184:
	0x00000000,   // 1185:
	0x00000000,   // 1186:
	0x00000000,   // 1187:
	0x00000000,   // 1188:
	0x00000000,   // 1189:
	0x00000000,   // 1190:
	0x00000000,   // 1191:
	0x00000000,   // 1192:
	0x00000000,   // 1193:
	0x00000000,   // 1194:
	0x00000000,   // 1195:
	0x00000000,   // 1196:
	0x00000000,   // 1197:
	0x00000000,   // 1198:
	0x00000000,   // 1199:
	0x00000000,   // 1200:
	0x00000000,   // 1201:
	0x00000000,   // 1202:
	0x00000000,   // 1203:
	0x00000000,   // 1204:
	0x00000000,   // 1205:
	0x00000000,   // 1206:
	0x00000000,   // 1207:
	0x00000000,   // 1208:
	0x00000000,   // 1209:
	0x00000000,   // 1210:
	0x00000000,   // 1211:
	0x00000000,   // 1212:
	0x00000000,   // 1213:
	0x00000000,   // 1214:
	0x00000000,   // 1215:
	0x00000000,   // 1216:
	0x00000000,   // 1217:
	0x00000000,   // 1218:
	0x00000000,   // 1219:
	0x00000000,   // 1220:
	0x00000000,   // 1221:
	0x00000000,   // 1222:
	0x00000000,   // 1223:
	0x00000000,   // 1224:
	0x00000000,   // 1225:
	0x00000000,   // 1226:
	0x00000000,   // 1227:
	0x00000000,   // 1228:
	0x00000000,   // 1229:
	0x00000000,   // 1230:
	0x00000000,   // 1231:
	0x00000000,   // 1232:
	0x00000000,   // 1233:
	0x00000000,   // 1234:
	0x00000000,   // 1235:
	0x00000000,   // 1236:
	0x00000000,   // 1237:
	0x00000000,   // 1238:
	0x00000000,   // 1239:
	0x00000000,   // 1240:
	0x00000000,   // 1241:
	0x00000000,   // 1242:
	0x00000000,   // 1243:
	0x00000000,   // 1244:
	0x00000000,   // 1245:
	0x00000000,   // 1246:
	0x00000000,   // 1247:
	0x00000000,   // 1248:
	0x00000000,   // 1249:
	0x00000000,   // 1250:
	0x00000000,   // 1251:
	0x00000000,   // 1252:
	0x00000000,   // 1253:
	0x00000000,   // 1254:
	0x00000000,   // 1255:
	0x00000000,   // 1256:
	0x00000000,   // 1257:
	0x00000000,   // 1258:
	0x00000000,   // 1259:
	0x00000000,   // 1260:
	0x00000000,   // 1261:
	0x00000000,   // 1262:
	0x00000000,   // 1263:
	0x00000000,   // 1264:
	0x00000000,   // 1265:
	0x00000000,   // 1266:
	0x00000000,   // 1267:
	0x00000000,   // 1268:
	0x00000000,   // 1269:
	0x00000000,   // 1270:
	0x00000000,   // 1271:
	0x00000000,   // 1272:
	0x00000000,   // 1273:
	0x00000000,   // 1274:
	0x00000000,   // 1275:
	0x00000000,   // 1276:
	0x00000000,   // 1277:
	0x00000000,   // 1278:
	0x00000000,   // 1279:
	0x000004C0,   // 1280: PHY_IO_PAD_DELAY_TIMING_BYPASS_5:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_5:RW:0:11:=0x04c0
	0x00000000,   // 1281: PHY_WRITE_PATH_LAT_ADD_BYPASS_5:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_5:RW:0:10:=0x0000
	0x00000200,   // 1282: PHY_CLK_BYPASS_OVERRIDE_5:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_5:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_5:RW:0:10:=0x0200
	0x00000000,   // 1283: PHY_SW_WRDQ3_SHIFT_5:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_5:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_5:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_5:RW:0:6:=0x00
	0x00000000,   // 1284: PHY_SW_WRDQ7_SHIFT_5:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_5:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_5:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_5:RW:0:6:=0x00
	0x01030000,   // 1285: PHY_PER_CS_TRAINING_MULTICAST_EN_5:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_5:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_5:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_5:RW:0:6:=0x00
	0x00000000,   // 1286: PHY_LPBK_CONTROL_5:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_5:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_5:RW+:0:2:=0x00
	0x00000001,   // 1287: PHY_GATE_DELAY_COMP_DISABLE_5:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_5:RW:0:1:=0x01
	0x00000000,   // 1288: PHY_AUTO_TIMING_MARGIN_CONTROL_5:RW:0:32:=0x00000000
	0x00000000,   // 1289: PHY_AUTO_TIMING_MARGIN_OBS_5:RD:0:28:=0x00000000
	0x0101FF01,   // 1290: PHY_PRBS_PATTERN_START_5:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_5:RW:8:9:=0x01ff PHY_PDA_MODE_EN_5:RW:0:1:=0x01
	0x00000000,   // 1291: PHY_RDLVL_MULTI_PATT_RST_DISABLE_5:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_5:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_5:RW:0:9:=0x0000
	0x00000004,   // 1292: PHY_X4_VREF_TRAIN_OBS_5:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_5:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_5:RW:0:6:=0x04
	0x010800C0,   // 1293: SC_PHY_SNAP_OBS_REGS_5:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_5:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_5:RW:0:10:=0x00c0
	0x00000002,   // 1294: PHY_DFI40_POLARITY_5:RW:8:1:=0x00 PHY_MEM_CLASS_5:RW:0:3:=0x02
	0x0000AAAA,   // 1295: PHY_RDLVL_PATT8_5:RW:0:32:=0x0000AAAA
	0x00005555,   // 1296: PHY_RDLVL_PATT9_5:RW:0:32:=0x00005555
	0x0000B5B5,   // 1297: PHY_RDLVL_PATT10_5:RW:0:32:=0x0000B5B5
	0x00004A4A,   // 1298: PHY_RDLVL_PATT11_5:RW:0:32:=0x00004A4A
	0x00005656,   // 1299: PHY_RDLVL_PATT12_5:RW:0:32:=0x00005656
	0x0000A9A9,   // 1300: PHY_RDLVL_PATT13_5:RW:0:32:=0x0000A9A9
	0x0000B7B7,   // 1301: PHY_RDLVL_PATT14_5:RW:0:32:=0x0000B7B7
	0x00004848,   // 1302: PHY_RDLVL_PATT15_5:RW:0:32:=0x00004848
	0x00000000,   // 1303: PHY_RDLVL_PATT0_3_MASK_5:RW:0:32:=0x00000000
	0xBFBF0000,   // 1304: PHY_RDLVL_PATT8_11_MASK_5:RW:0:32:=0xbfbf0000
	0x3333F7F7,   // 1305: PHY_RDLVL_PATT12_15_MASK_5:RW:0:32:=0x3333f7f7
	0x00000000,   // 1306: PHY_RDDQ_ENC_OBS_SELECT_5:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_5:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_5:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_5:RW:0:3:=0x00
	0x09000000,   // 1307: PHY_FIFO_PTR_OBS_SELECT_5:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_5:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_5:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_5:RW:0:5:=0x00
	0x08000000,   // 1308: PHY_WRLVL_CAPTURE_CNT_5:RW:24:6:=0x08 PHY_WRLVL_ALGO_5:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_5:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_5:RW:0:1:=0x00
	0x04010008,   // 1309: PHY_GTLVL_UPDT_WAIT_CNT_5:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_5:RW:16:6:=0x00 PHY_DQ_MASK_5:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_5:RW:0:4:=0x08
	0x08000408,   // 1310: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_5:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_5:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_5:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_5:RW:0:6:=0x08
	0x00AF4100,   // 1311: PHY_RDLVL_DATA_SWIZZLE_5:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_5:RW:0:8:=0x00
	0x00030820,   // 1312: PHY_WDQLVL_PATT_5:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_5:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_5:RW:0:8:=0x20
	0x080C0020,   // 1313: PHY_WDQLVL_DQDM_OBS_SELECT_5:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_5:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_5:RW:0:11:=0x0020
	0x00000620,   // 1314: SC_PHY_WDQLVL_CLR_PREV_RESULTS_5:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_5:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_5:RW:0:8:=0x20
	0x00000100,   // 1315: PHY_WDQLVL_DATADM_MASK_5:RW:0:9:=0x0100
	0x55555555,   // 1316: PHY_USER_PATT0_5:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1317: PHY_USER_PATT1_5:RW:0:32:=0xAAAAAAAA
	0x55555555,   // 1318: PHY_USER_PATT2_5:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1319: PHY_USER_PATT3_5:RW:0:32:=0xAAAAAAAA
	0x00005555,   // 1320: PHY_NTP_MULT_TRAIN_5:RW:16:1:=0x00 PHY_USER_PATT4_5:RW:0:16:=0x5555
	0x01000100,   // 1321: PHY_NTP_PERIOD_THRESHOLD_5:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_5:RW:0:10:=0x0100
	0x00800180,   // 1322: PHY_NTP_PERIOD_THRESHOLD_MAX_5:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_5:RW:0:10:=0x0180
	0x00000000,   // 1323: PHY_FIFO_PTR_OBS_5:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_5:WR:0:5:=0x00
	0x00000000,   // 1324: PHY_LPBK_RESULT_OBS_5:RD:0:32:=0x00000000
	0x00000000,   // 1325: PHY_MASTER_DLY_LOCK_OBS_5:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_5:RD:0:16:=0x0000
	0x00000000,   // 1326: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_5:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_5:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_5:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_5:RD:0:7:=0x00
	0x00000000,   // 1327: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_5:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_5:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_5:RD:0:8:=0x00
	0x00000000,   // 1328: PHY_WR_SHIFT_OBS_5:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_5:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_5:RD:0:8:=0x00
	0x00000000,   // 1329: PHY_WRLVL_HARD1_DELAY_OBS_5:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_5:RD:0:10:=0x0000
	0x00000000,   // 1330: PHY_WRLVL_STATUS_OBS_5:RD:0:23:=0x000000
	0x00000000,   // 1331: PHY_WRLVL_ERROR_OBS_5:RD:0:32:=0x00000000
	0x00000000,   // 1332: PHY_GTLVL_HARD1_DELAY_OBS_5:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_5:RD:0:14:=0x0000
	0x00000000,   // 1333: PHY_GTLVL_STATUS_OBS_5:RD:0:21:=0x000000
	0x00000000,   // 1334: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_5:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_5:RD:0:10:=0x0000
	0x00000000,   // 1335: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_5:RD:0:2:=0x00
	0x00000000,   // 1336: PHY_RDLVL_STATUS_OBS_5:RD:0:32:=0x00000000
	0x00000000,   // 1337: PHY_WDQLVL_DQDM_TE_DLY_OBS_5:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_5:RD:0:11:=0x0000
	0x00000000,   // 1338: PHY_WDQLVL_STATUS_OBS_5:RD:0:32:=0x00000000
	0x00010000,   // 1339: PHY_DQS_RATIO_X8_5:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_5:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_5:RW:0:4:=0x00
	0x00000000,   // 1340: PHY_DDL_MODE_5:RW:0:31:=0x00000000
	0x00000000,   // 1341: PHY_DDL_MASK_5:RW:0:6:=0x00
	0x00000000,   // 1342: PHY_DDL_TEST_OBS_5:RD:0:32:=0x00000000
	0x00000000,   // 1343: PHY_DDL_TEST_MSTR_DLY_OBS_5:RD:0:32:=0x00000000
	0x00000004,   // 1344: PHY_RX_CAL_DQS_5:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_5:RW:0:8:=0x04
	0x00000000,   // 1345: PHY_RX_CAL_X4_FDBK_5:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_5:RW_D+:0:9:=0x0000
	0x1F0FFF01,   // 1346: PHY_STATIC_TOG_DISABLE_5:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_5:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_5:RW:0:1:=0x01
	0x010F0301,   // 1347: PHY_DFE_EN_5:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_5:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_5:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_5:RW:0:1:=0x01
	0x20008008,   // 1348: PHY_DATA_DC_ADJUST_START_5:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_5:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_5:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_5:RW:0:8:=0x08
	0x00000810,   // 1349: PHY_DATA_DC_CAL_POLARITY_5:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_5:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_5:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_5:RW:0:8:=0x10
	0x00040100,   // 1350: PHY_SLV_DLY_CTRL_GATE_DISABLE_5:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_5:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_5:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_5:RW+:0:1:=0x00
	0x00000000,   // 1351: PHY_SLICE_PWR_RDC_DISABLE_5:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_5:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_5:RW_D:0:1:=0x00
	0x01FFC001,   // 1352: PHY_DQS_TSEL_ENABLE_5:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_5:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_5:RW+:0:3:=0x01
	0x3000FFC0,   // 1353: PHY_VREF_INITIAL_START_POINT_5:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_5:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_5:RW+:0:16:=0xff08
	0x20000151,   // 1354: PHY_NTP_WDQ_STEP_SIZE_5:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_5:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_5:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_5:RW+:0:7:=0x25
	0x07FF0200,   // 1355: PHY_NTP_WDQ_STOP_5:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_5:RW+:0:11:=0x0200
	0x03010000,   // 1356: PHY_FAST_LVL_EN_5:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_5:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_5:RW+:0:11:=0x0000
	0x00000000,   // 1357: PHY_PAD_RX_DCD_2_5:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_5:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_5:RW+:8:5:=0x00 PHY_PAD_TX_DCD_5:RW+:0:5:=0x00
	0x00000000,   // 1358: PHY_PAD_RX_DCD_6_5:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_5:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_5:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_5:RW+:0:5:=0x00
	0x00000000,   // 1359: PHY_PAD_DQS_RX_DCD_5:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_5:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_5:RW+:0:5:=0x00
	0x00000000,   // 1360: PHY_PAD_DSLICE_IO_CFG_5:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_5:RW+:0:10:=0x0000
	0x00000000,   // 1361: PHY_RDDQ1_SLAVE_DELAY_5:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_5:RW+:0:10:=0x0000
	0x00000000,   // 1362: PHY_RDDQ3_SLAVE_DELAY_5:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_5:RW+:0:10:=0x0000
	0x00000000,   // 1363: PHY_RDDQ5_SLAVE_DELAY_5:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_5:RW+:0:10:=0x0000
	0x00000000,   // 1364: PHY_RDDQ7_SLAVE_DELAY_5:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_5:RW+:0:10:=0x0000
	0x02000000,   // 1365: PHY_RX_CAL_ALL_DLY_5:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_5:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_5:RW+:0:10:=0x0000
	0x01100103,   // 1366: PHY_RX_OFF_FIRST_STEP_5:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_5:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_5:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_5:RW+:0:8:=0x03
	0x02102004,   // 1367: PHY_DATA_DC_CAL_CLK_SEL_5:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_5:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_5:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_5:RW+:0:6:=0x04
	0x51514042,   // 1368: PHY_DQS_OE_TIMING_5:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_5:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_5:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_5:RW+:0:8:=0x42
	0x00314000,   // 1369: PHY_DQS_TSEL_WR_TIMING_5:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_5:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_5:RW+:0:4:=0x00
	0x04C00140,   // 1370: PHY_PAD_VREF_CTRL_DQ_5:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_5:RW+:0:16:=0x0140
	0x800104C0,   // 1371: PHY_DQ_IE_TIMING_5:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_5:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_5:RW+:0:12:=0x041f
	0x00000080,   // 1372: PHY_DBI_MODE_5:RW+:24:2:=0x00 PHY_IE_MODE_5:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_5:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_5:RW+:0:8:=0x80
	0x040A0B00,   // 1373: PHY_RDDATA_EN_TSEL_DLY_5:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_5:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_5:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_5:RW+:0:1:=0x00
	0x10001000,   // 1374: PHY_MASTER_DELAY_STEP_5:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_5:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_5:RW+:0:4:=0x00
	0x0C053E42,   // 1375: PHY_WRLVL_DLY_STEP_5:RW+:24:8:=0x0c PHY_RPTR_UPDATE_5:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_5:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_5:RW+:0:8:=0x42
	0x0F0C1B01,   // 1376: PHY_GTLVL_RESP_WAIT_CNT_5:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_5:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_5:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_5:RW+:0:4:=0x01
	0x01000140,   // 1377: PHY_GTLVL_FINAL_STEP_5:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_5:RW+:0:10:=0x0140
	0x00F50120,   // 1378: PHY_WDQLVL_DM_SEARCH_RANGE_5:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_5:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_5:RW+:0:8:=0x20
	0x80314042,   // 1379: PHY_X4_DQ_IE_TIMING_5:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_5:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_5:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_5:RW+:0:8:=0x42
	0x80314051,   // 1380: PHY_X4_DQS_IE_TIMING_5:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_5:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_5:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_5:RW+:0:8:=0x51
	0x00000C05,   // 1381: PHY_RDLVL_DLY_STEP_5:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_5:RW+:0:4:=0x06
	0x00000299,   // 1382: PHY_RDLVL_MAX_EDGE_5:RW+:0:10:=0x0299
	0x00000200,   // 1383: PHY_DATA_DC_INIT_DISABLE_5:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_5:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_5:RW+:0:2:=0x00
	0x02800000,   // 1384: PHY_DATA_DC_DQ_INIT_SLV_DELAY_5:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_5:RW+:0:10:=0x0000
	0x80800100,   // 1385: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_5:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_5:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_5:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_5:RW+:0:1:=0x01
	0x00000520,   // 1386: PHY_RDDATA_EN_DLY_5:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_5:RW+:0:7:=0x20
	0x62731405,   // 1387: PHY_DQ_DM_SWIZZLE0_5:RW+:0:32:=0x76543210
	0x00000008,   // 1388: PHY_DQ_DM_SWIZZLE1_5:RW+:0:4:=0x08
	0x02800280,   // 1389: PHY_CLK_WRDQ1_SLAVE_DELAY_5:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_5:RW+:0:11:=0x0280
	0x02800280,   // 1390: PHY_CLK_WRDQ3_SLAVE_DELAY_5:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_5:RW+:0:11:=0x0280
	0x02800280,   // 1391: PHY_CLK_WRDQ5_SLAVE_DELAY_5:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_5:RW+:0:11:=0x0280
	0x02800280,   // 1392: PHY_CLK_WRDQ7_SLAVE_DELAY_5:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_5:RW+:0:11:=0x0280
	0x00000280,   // 1393: PHY_CLK_WRDQS_SLAVE_DELAY_5:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_5:RW+:0:11:=0x0280
	0x00008000,   // 1394: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_5:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_5:RW+:0:2:=0x00
	0x00800080,   // 1395: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1396: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1397: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1398: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1399: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1400: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1401: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1402: PHY_RDDQS_DM_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1403: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1404: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1405: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1406: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1407: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1408: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1409: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1410: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00800080,   // 1411: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_5:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x00330080,   // 1412: PHY_RDDQS_GATE_SLAVE_DELAY_5:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_5:RW+:0:10:=0x00a0
	0x01A00002,   // 1413: PHY_WRLVL_DELAY_EARLY_THRESHOLD_5:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_5:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_5:RW+:0:4:=0x02
	0x00000000,   // 1414: PHY_WRLVL_EARLY_FORCE_ZERO_5:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_5:RW+:0:10:=0x0000
	0x00010000,   // 1415: PHY_GTLVL_LAT_ADJ_START_5:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_5:RW+:0:10:=0x0000
	0x02000200,   // 1416: PHY_WDQLVL_DQDM_SLV_DLY_START_5:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_5:RW+:0:11:=0x0200
	0x00000008,   // 1417: PHY_X4_NTP_PASS_5:RW+:16:1:=0x00 PHY_NTP_PASS_5:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_5:RW+:0:4:=0x08
	0x00000000,   // 1418: PHY_X4_WRLVL_THRESHOLD_ADJUST_5:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_5:RW+:0:10:=0x0000
	0x00020033,   // 1419: PHY_X4_WRITE_PATH_LAT_ADD_5:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_5:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_5:RW+:0:10:=0x0033
	0x000001A0,   // 1420: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_5:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_5:RW+:0:10:=0x01a0
	0x01000000,   // 1421: PHY_X4_GTLVL_LAT_ADJ_START_5:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_5:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_5:RW+:0:1:=0x00
	0x00000000,   // 1422: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_5:RW+:0:10:=0x0000
	0x20202020,   // 1423: PHY_DATA_DC_DQ2_CLK_ADJUST_5:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_5:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_5:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_5:RW+:0:8:=0x20
	0x20202020,   // 1424: PHY_DATA_DC_DQ6_CLK_ADJUST_5:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_5:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_5:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_5:RW+:0:8:=0x20
	0x00002020,   // 1425: PHY_DSLICE_PAD_BOOSTPN_SETTING_5:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_5:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_5:RW+:0:8:=0x20
	0x00000000,   // 1426: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_5:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_5:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_5:RW+:0:6:=0x00
	0x00000000,   // 1427: PHY_X4_DQS_FFE_5:RW+:24:2:=0x00 PHY_X4_DQ_FFE_5:RW+:16:2:=0x00 PHY_DQS_FFE_5:RW+:8:2:=0x00 PHY_DQ_FFE_5:RW+:0:2:=0x00
	0x00000000,   // 1428: PHY_RX_CAL_DQ0_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1429: PHY_RX_CAL_DQ1_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1430: PHY_RX_CAL_DQ2_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1431: PHY_RX_CAL_DQ3_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1432: PHY_RX_CAL_DQ4_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1433: PHY_RX_CAL_DQ5_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1434: PHY_RX_CAL_DQ6_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1435: PHY_RX_CAL_DQ7_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1436: PHY_RX_CAL_DM_5:RW_D+:0:18:=0x000000
	0x00000000,   // 1437:
	0x00000000,   // 1438:
	0x00000000,   // 1439:
	0x00000000,   // 1440:
	0x00000000,   // 1441:
	0x00000000,   // 1442:
	0x00000000,   // 1443:
	0x00000000,   // 1444:
	0x00000000,   // 1445:
	0x00000000,   // 1446:
	0x00000000,   // 1447:
	0x00000000,   // 1448:
	0x00000000,   // 1449:
	0x00000000,   // 1450:
	0x00000000,   // 1451:
	0x00000000,   // 1452:
	0x00000000,   // 1453:
	0x00000000,   // 1454:
	0x00000000,   // 1455:
	0x00000000,   // 1456:
	0x00000000,   // 1457:
	0x00000000,   // 1458:
	0x00000000,   // 1459:
	0x00000000,   // 1460:
	0x00000000,   // 1461:
	0x00000000,   // 1462:
	0x00000000,   // 1463:
	0x00000000,   // 1464:
	0x00000000,   // 1465:
	0x00000000,   // 1466:
	0x00000000,   // 1467:
	0x00000000,   // 1468:
	0x00000000,   // 1469:
	0x00000000,   // 1470:
	0x00000000,   // 1471:
	0x00000000,   // 1472:
	0x00000000,   // 1473:
	0x00000000,   // 1474:
	0x00000000,   // 1475:
	0x00000000,   // 1476:
	0x00000000,   // 1477:
	0x00000000,   // 1478:
	0x00000000,   // 1479:
	0x00000000,   // 1480:
	0x00000000,   // 1481:
	0x00000000,   // 1482:
	0x00000000,   // 1483:
	0x00000000,   // 1484:
	0x00000000,   // 1485:
	0x00000000,   // 1486:
	0x00000000,   // 1487:
	0x00000000,   // 1488:
	0x00000000,   // 1489:
	0x00000000,   // 1490:
	0x00000000,   // 1491:
	0x00000000,   // 1492:
	0x00000000,   // 1493:
	0x00000000,   // 1494:
	0x00000000,   // 1495:
	0x00000000,   // 1496:
	0x00000000,   // 1497:
	0x00000000,   // 1498:
	0x00000000,   // 1499:
	0x00000000,   // 1500:
	0x00000000,   // 1501:
	0x00000000,   // 1502:
	0x00000000,   // 1503:
	0x00000000,   // 1504:
	0x00000000,   // 1505:
	0x00000000,   // 1506:
	0x00000000,   // 1507:
	0x00000000,   // 1508:
	0x00000000,   // 1509:
	0x00000000,   // 1510:
	0x00000000,   // 1511:
	0x00000000,   // 1512:
	0x00000000,   // 1513:
	0x00000000,   // 1514:
	0x00000000,   // 1515:
	0x00000000,   // 1516:
	0x00000000,   // 1517:
	0x00000000,   // 1518:
	0x00000000,   // 1519:
	0x00000000,   // 1520:
	0x00000000,   // 1521:
	0x00000000,   // 1522:
	0x00000000,   // 1523:
	0x00000000,   // 1524:
	0x00000000,   // 1525:
	0x00000000,   // 1526:
	0x00000000,   // 1527:
	0x00000000,   // 1528:
	0x00000000,   // 1529:
	0x00000000,   // 1530:
	0x00000000,   // 1531:
	0x00000000,   // 1532:
	0x00000000,   // 1533:
	0x00000000,   // 1534:
	0x00000000,   // 1535:
	0x000004C0,   // 1536: PHY_IO_PAD_DELAY_TIMING_BYPASS_6:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_6:RW:0:11:=0x04c0
	0x00000000,   // 1537: PHY_WRITE_PATH_LAT_ADD_BYPASS_6:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_6:RW:0:10:=0x0000
	0x00000200,   // 1538: PHY_CLK_BYPASS_OVERRIDE_6:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_6:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_6:RW:0:10:=0x0200
	0x00000000,   // 1539: PHY_SW_WRDQ3_SHIFT_6:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_6:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_6:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_6:RW:0:6:=0x00
	0x00000000,   // 1540: PHY_SW_WRDQ7_SHIFT_6:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_6:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_6:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_6:RW:0:6:=0x00
	0x01030000,   // 1541: PHY_PER_CS_TRAINING_MULTICAST_EN_6:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_6:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_6:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_6:RW:0:6:=0x00
	0x00000000,   // 1542: PHY_LPBK_CONTROL_6:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_6:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_6:RW+:0:2:=0x00
	0x00000001,   // 1543: PHY_GATE_DELAY_COMP_DISABLE_6:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_6:RW:0:1:=0x01
	0x00000000,   // 1544: PHY_AUTO_TIMING_MARGIN_CONTROL_6:RW:0:32:=0x00000000
	0x00000000,   // 1545: PHY_AUTO_TIMING_MARGIN_OBS_6:RD:0:28:=0x00000000
	0x0101FF01,   // 1546: PHY_PRBS_PATTERN_START_6:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_6:RW:8:9:=0x01ff PHY_PDA_MODE_EN_6:RW:0:1:=0x01
	0x00000000,   // 1547: PHY_RDLVL_MULTI_PATT_RST_DISABLE_6:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_6:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_6:RW:0:9:=0x0000
	0x00000004,   // 1548: PHY_X4_VREF_TRAIN_OBS_6:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_6:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_6:RW:0:6:=0x04
	0x010800C0,   // 1549: SC_PHY_SNAP_OBS_REGS_6:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_6:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_6:RW:0:10:=0x00c0
	0x00000002,   // 1550: PHY_DFI40_POLARITY_6:RW:8:1:=0x00 PHY_MEM_CLASS_6:RW:0:3:=0x02
	0x0000AAAA,   // 1551: PHY_RDLVL_PATT8_6:RW:0:32:=0x0000AAAA
	0x00005555,   // 1552: PHY_RDLVL_PATT9_6:RW:0:32:=0x00005555
	0x0000B5B5,   // 1553: PHY_RDLVL_PATT10_6:RW:0:32:=0x0000B5B5
	0x00004A4A,   // 1554: PHY_RDLVL_PATT11_6:RW:0:32:=0x00004A4A
	0x00005656,   // 1555: PHY_RDLVL_PATT12_6:RW:0:32:=0x00005656
	0x0000A9A9,   // 1556: PHY_RDLVL_PATT13_6:RW:0:32:=0x0000A9A9
	0x0000B7B7,   // 1557: PHY_RDLVL_PATT14_6:RW:0:32:=0x0000B7B7
	0x00004848,   // 1558: PHY_RDLVL_PATT15_6:RW:0:32:=0x00004848
	0x00000000,   // 1559: PHY_RDLVL_PATT0_3_MASK_6:RW:0:32:=0x00000000
	0xBFBF0000,   // 1560: PHY_RDLVL_PATT8_11_MASK_6:RW:0:32:=0xbfbf0000
	0x3333F7F7,   // 1561: PHY_RDLVL_PATT12_15_MASK_6:RW:0:32:=0x3333f7f7
	0x00000000,   // 1562: PHY_RDDQ_ENC_OBS_SELECT_6:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_6:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_6:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_6:RW:0:3:=0x00
	0x09000000,   // 1563: PHY_FIFO_PTR_OBS_SELECT_6:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_6:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_6:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_6:RW:0:5:=0x00
	0x08000000,   // 1564: PHY_WRLVL_CAPTURE_CNT_6:RW:24:6:=0x08 PHY_WRLVL_ALGO_6:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_6:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_6:RW:0:1:=0x00
	0x04010008,   // 1565: PHY_GTLVL_UPDT_WAIT_CNT_6:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_6:RW:16:6:=0x00 PHY_DQ_MASK_6:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_6:RW:0:4:=0x08
	0x08000408,   // 1566: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_6:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_6:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_6:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_6:RW:0:6:=0x08
	0x00F81600,   // 1567: PHY_RDLVL_DATA_SWIZZLE_6:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_6:RW:0:8:=0x00
	0x00030820,   // 1568: PHY_WDQLVL_PATT_6:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_6:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_6:RW:0:8:=0x20
	0x080C0020,   // 1569: PHY_WDQLVL_DQDM_OBS_SELECT_6:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_6:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_6:RW:0:11:=0x0020
	0x00000620,   // 1570: SC_PHY_WDQLVL_CLR_PREV_RESULTS_6:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_6:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_6:RW:0:8:=0x20
	0x00000100,   // 1571: PHY_WDQLVL_DATADM_MASK_6:RW:0:9:=0x0100
	0x55555555,   // 1572: PHY_USER_PATT0_6:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1573: PHY_USER_PATT1_6:RW:0:32:=0xAAAAAAAA
	0x55555555,   // 1574: PHY_USER_PATT2_6:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1575: PHY_USER_PATT3_6:RW:0:32:=0xAAAAAAAA
	0x00005555,   // 1576: PHY_NTP_MULT_TRAIN_6:RW:16:1:=0x00 PHY_USER_PATT4_6:RW:0:16:=0x5555
	0x01000100,   // 1577: PHY_NTP_PERIOD_THRESHOLD_6:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_6:RW:0:10:=0x0100
	0x00800180,   // 1578: PHY_NTP_PERIOD_THRESHOLD_MAX_6:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_6:RW:0:10:=0x0180
	0x00000000,   // 1579: PHY_FIFO_PTR_OBS_6:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_6:WR:0:5:=0x00
	0x00000000,   // 1580: PHY_LPBK_RESULT_OBS_6:RD:0:32:=0x00000000
	0x00000000,   // 1581: PHY_MASTER_DLY_LOCK_OBS_6:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_6:RD:0:16:=0x0000
	0x00000000,   // 1582: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_6:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_6:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_6:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_6:RD:0:7:=0x00
	0x00000000,   // 1583: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_6:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_6:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_6:RD:0:8:=0x00
	0x00000000,   // 1584: PHY_WR_SHIFT_OBS_6:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_6:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_6:RD:0:8:=0x00
	0x00000000,   // 1585: PHY_WRLVL_HARD1_DELAY_OBS_6:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_6:RD:0:10:=0x0000
	0x00000000,   // 1586: PHY_WRLVL_STATUS_OBS_6:RD:0:23:=0x000000
	0x00000000,   // 1587: PHY_WRLVL_ERROR_OBS_6:RD:0:32:=0x00000000
	0x00000000,   // 1588: PHY_GTLVL_HARD1_DELAY_OBS_6:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_6:RD:0:14:=0x0000
	0x00000000,   // 1589: PHY_GTLVL_STATUS_OBS_6:RD:0:21:=0x000000
	0x00000000,   // 1590: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_6:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_6:RD:0:10:=0x0000
	0x00000000,   // 1591: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_6:RD:0:2:=0x00
	0x00000000,   // 1592: PHY_RDLVL_STATUS_OBS_6:RD:0:32:=0x00000000
	0x00000000,   // 1593: PHY_WDQLVL_DQDM_TE_DLY_OBS_6:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_6:RD:0:11:=0x0000
	0x00000000,   // 1594: PHY_WDQLVL_STATUS_OBS_6:RD:0:32:=0x00000000
	0x00010000,   // 1595: PHY_DQS_RATIO_X8_6:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_6:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_6:RW:0:4:=0x00
	0x00000000,   // 1596: PHY_DDL_MODE_6:RW:0:31:=0x00000000
	0x00000000,   // 1597: PHY_DDL_MASK_6:RW:0:6:=0x00
	0x00000000,   // 1598: PHY_DDL_TEST_OBS_6:RD:0:32:=0x00000000
	0x00000000,   // 1599: PHY_DDL_TEST_MSTR_DLY_OBS_6:RD:0:32:=0x00000000
	0x00000004,   // 1600: PHY_RX_CAL_DQS_6:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_6:RW:0:8:=0x04
	0x00000000,   // 1601: PHY_RX_CAL_X4_FDBK_6:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_6:RW_D+:0:9:=0x0000
	0x1F0FFF01,   // 1602: PHY_STATIC_TOG_DISABLE_6:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_6:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_6:RW:0:1:=0x01
	0x010F0301,   // 1603: PHY_DFE_EN_6:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_6:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_6:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_6:RW:0:1:=0x01
	0x20008008,   // 1604: PHY_DATA_DC_ADJUST_START_6:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_6:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_6:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_6:RW:0:8:=0x08
	0x00000810,   // 1605: PHY_DATA_DC_CAL_POLARITY_6:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_6:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_6:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_6:RW:0:8:=0x10
	0x00040100,   // 1606: PHY_SLV_DLY_CTRL_GATE_DISABLE_6:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_6:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_6:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_6:RW+:0:1:=0x00
	0x00000000,   // 1607: PHY_SLICE_PWR_RDC_DISABLE_6:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_6:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_6:RW_D:0:1:=0x00
	0x01FFC001,   // 1608: PHY_DQS_TSEL_ENABLE_6:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_6:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_6:RW+:0:3:=0x01
	0x3000FFC0,   // 1609: PHY_VREF_INITIAL_START_POINT_6:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_6:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_6:RW+:0:16:=0xff08
	0x20000151,   // 1610: PHY_NTP_WDQ_STEP_SIZE_6:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_6:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_6:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_6:RW+:0:7:=0x25
	0x07FF0200,   // 1611: PHY_NTP_WDQ_STOP_6:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_6:RW+:0:11:=0x0200
	0x03010000,   // 1612: PHY_FAST_LVL_EN_6:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_6:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_6:RW+:0:11:=0x0000
	0x00000000,   // 1613: PHY_PAD_RX_DCD_2_6:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_6:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_6:RW+:8:5:=0x00 PHY_PAD_TX_DCD_6:RW+:0:5:=0x00
	0x00000000,   // 1614: PHY_PAD_RX_DCD_6_6:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_6:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_6:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_6:RW+:0:5:=0x00
	0x00000000,   // 1615: PHY_PAD_DQS_RX_DCD_6:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_6:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_6:RW+:0:5:=0x00
	0x00000000,   // 1616: PHY_PAD_DSLICE_IO_CFG_6:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_6:RW+:0:10:=0x0000
	0x00000000,   // 1617: PHY_RDDQ1_SLAVE_DELAY_6:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_6:RW+:0:10:=0x0000
	0x00000000,   // 1618: PHY_RDDQ3_SLAVE_DELAY_6:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_6:RW+:0:10:=0x0000
	0x00000000,   // 1619: PHY_RDDQ5_SLAVE_DELAY_6:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_6:RW+:0:10:=0x0000
	0x00000000,   // 1620: PHY_RDDQ7_SLAVE_DELAY_6:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_6:RW+:0:10:=0x0000
	0x02000000,   // 1621: PHY_RX_CAL_ALL_DLY_6:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_6:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_6:RW+:0:10:=0x0000
	0x01100103,   // 1622: PHY_RX_OFF_FIRST_STEP_6:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_6:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_6:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_6:RW+:0:8:=0x03
	0x02102004,   // 1623: PHY_DATA_DC_CAL_CLK_SEL_6:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_6:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_6:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_6:RW+:0:6:=0x04
	0x51514042,   // 1624: PHY_DQS_OE_TIMING_6:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_6:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_6:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_6:RW+:0:8:=0x42
	0x00314000,   // 1625: PHY_DQS_TSEL_WR_TIMING_6:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_6:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_6:RW+:0:4:=0x00
	0x04C00140,   // 1626: PHY_PAD_VREF_CTRL_DQ_6:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_6:RW+:0:16:=0x0140
	0x800104C0,   // 1627: PHY_DQ_IE_TIMING_6:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_6:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_6:RW+:0:12:=0x041f
	0x00000080,   // 1628: PHY_DBI_MODE_6:RW+:24:2:=0x00 PHY_IE_MODE_6:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_6:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_6:RW+:0:8:=0x80
	0x040A0B00,   // 1629: PHY_RDDATA_EN_TSEL_DLY_6:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_6:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_6:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_6:RW+:0:1:=0x00
	0x10001000,   // 1630: PHY_MASTER_DELAY_STEP_6:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_6:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_6:RW+:0:4:=0x00
	0x0C053E42,   // 1631: PHY_WRLVL_DLY_STEP_6:RW+:24:8:=0x0c PHY_RPTR_UPDATE_6:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_6:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_6:RW+:0:8:=0x42
	0x0F0C1B01,   // 1632: PHY_GTLVL_RESP_WAIT_CNT_6:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_6:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_6:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_6:RW+:0:4:=0x01
	0x01000140,   // 1633: PHY_GTLVL_FINAL_STEP_6:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_6:RW+:0:10:=0x0140
	0x00F50120,   // 1634: PHY_WDQLVL_DM_SEARCH_RANGE_6:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_6:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_6:RW+:0:8:=0x20
	0x80314042,   // 1635: PHY_X4_DQ_IE_TIMING_6:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_6:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_6:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_6:RW+:0:8:=0x42
	0x80314051,   // 1636: PHY_X4_DQS_IE_TIMING_6:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_6:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_6:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_6:RW+:0:8:=0x51
	0x00000C05,   // 1637: PHY_RDLVL_DLY_STEP_6:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_6:RW+:0:4:=0x06
	0x00000299,   // 1638: PHY_RDLVL_MAX_EDGE_6:RW+:0:10:=0x0299
	0x00000200,   // 1639: PHY_DATA_DC_INIT_DISABLE_6:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_6:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_6:RW+:0:2:=0x00
	0x02800000,   // 1640: PHY_DATA_DC_DQ_INIT_SLV_DELAY_6:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_6:RW+:0:10:=0x0000
	0x80800100,   // 1641: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_6:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_6:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_6:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_6:RW+:0:1:=0x01
	0x00000520,   // 1642: PHY_RDDATA_EN_DLY_6:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_6:RW+:0:7:=0x20
	0x37240516,   // 1643: PHY_DQ_DM_SWIZZLE0_6:RW+:0:32:=0x76543210
	0x00000008,   // 1644: PHY_DQ_DM_SWIZZLE1_6:RW+:0:4:=0x08
	0x02800280,   // 1645: PHY_CLK_WRDQ1_SLAVE_DELAY_6:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_6:RW+:0:11:=0x0280
	0x02800280,   // 1646: PHY_CLK_WRDQ3_SLAVE_DELAY_6:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_6:RW+:0:11:=0x0280
	0x02800280,   // 1647: PHY_CLK_WRDQ5_SLAVE_DELAY_6:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_6:RW+:0:11:=0x0280
	0x02800280,   // 1648: PHY_CLK_WRDQ7_SLAVE_DELAY_6:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_6:RW+:0:11:=0x0280
	0x00000280,   // 1649: PHY_CLK_WRDQS_SLAVE_DELAY_6:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_6:RW+:0:11:=0x0280
	0x00008000,   // 1650: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_6:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_6:RW+:0:2:=0x00
	0x00800080,   // 1651: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1652: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1653: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1654: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1655: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1656: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1657: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1658: PHY_RDDQS_DM_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1659: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1660: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1661: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1662: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1663: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1664: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1665: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1666: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00800080,   // 1667: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_6:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x00330080,   // 1668: PHY_RDDQS_GATE_SLAVE_DELAY_6:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_6:RW+:0:10:=0x00a0
	0x01A00002,   // 1669: PHY_WRLVL_DELAY_EARLY_THRESHOLD_6:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_6:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_6:RW+:0:4:=0x02
	0x00000000,   // 1670: PHY_WRLVL_EARLY_FORCE_ZERO_6:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_6:RW+:0:10:=0x0000
	0x00010000,   // 1671: PHY_GTLVL_LAT_ADJ_START_6:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_6:RW+:0:10:=0x0000
	0x02000200,   // 1672: PHY_WDQLVL_DQDM_SLV_DLY_START_6:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_6:RW+:0:11:=0x0200
	0x00000008,   // 1673: PHY_X4_NTP_PASS_6:RW+:16:1:=0x00 PHY_NTP_PASS_6:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_6:RW+:0:4:=0x08
	0x00000000,   // 1674: PHY_X4_WRLVL_THRESHOLD_ADJUST_6:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_6:RW+:0:10:=0x0000
	0x00020033,   // 1675: PHY_X4_WRITE_PATH_LAT_ADD_6:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_6:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_6:RW+:0:10:=0x0033
	0x000001A0,   // 1676: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_6:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_6:RW+:0:10:=0x01a0
	0x01000000,   // 1677: PHY_X4_GTLVL_LAT_ADJ_START_6:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_6:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_6:RW+:0:1:=0x00
	0x00000000,   // 1678: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_6:RW+:0:10:=0x0000
	0x20202020,   // 1679: PHY_DATA_DC_DQ2_CLK_ADJUST_6:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_6:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_6:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_6:RW+:0:8:=0x20
	0x20202020,   // 1680: PHY_DATA_DC_DQ6_CLK_ADJUST_6:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_6:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_6:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_6:RW+:0:8:=0x20
	0x00002020,   // 1681: PHY_DSLICE_PAD_BOOSTPN_SETTING_6:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_6:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_6:RW+:0:8:=0x20
	0x00000000,   // 1682: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_6:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_6:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_6:RW+:0:6:=0x00
	0x00000000,   // 1683: PHY_X4_DQS_FFE_6:RW+:24:2:=0x00 PHY_X4_DQ_FFE_6:RW+:16:2:=0x00 PHY_DQS_FFE_6:RW+:8:2:=0x00 PHY_DQ_FFE_6:RW+:0:2:=0x00
	0x00000000,   // 1684: PHY_RX_CAL_DQ0_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1685: PHY_RX_CAL_DQ1_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1686: PHY_RX_CAL_DQ2_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1687: PHY_RX_CAL_DQ3_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1688: PHY_RX_CAL_DQ4_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1689: PHY_RX_CAL_DQ5_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1690: PHY_RX_CAL_DQ6_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1691: PHY_RX_CAL_DQ7_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1692: PHY_RX_CAL_DM_6:RW_D+:0:18:=0x000000
	0x00000000,   // 1693:
	0x00000000,   // 1694:
	0x00000000,   // 1695:
	0x00000000,   // 1696:
	0x00000000,   // 1697:
	0x00000000,   // 1698:
	0x00000000,   // 1699:
	0x00000000,   // 1700:
	0x00000000,   // 1701:
	0x00000000,   // 1702:
	0x00000000,   // 1703:
	0x00000000,   // 1704:
	0x00000000,   // 1705:
	0x00000000,   // 1706:
	0x00000000,   // 1707:
	0x00000000,   // 1708:
	0x00000000,   // 1709:
	0x00000000,   // 1710:
	0x00000000,   // 1711:
	0x00000000,   // 1712:
	0x00000000,   // 1713:
	0x00000000,   // 1714:
	0x00000000,   // 1715:
	0x00000000,   // 1716:
	0x00000000,   // 1717:
	0x00000000,   // 1718:
	0x00000000,   // 1719:
	0x00000000,   // 1720:
	0x00000000,   // 1721:
	0x00000000,   // 1722:
	0x00000000,   // 1723:
	0x00000000,   // 1724:
	0x00000000,   // 1725:
	0x00000000,   // 1726:
	0x00000000,   // 1727:
	0x00000000,   // 1728:
	0x00000000,   // 1729:
	0x00000000,   // 1730:
	0x00000000,   // 1731:
	0x00000000,   // 1732:
	0x00000000,   // 1733:
	0x00000000,   // 1734:
	0x00000000,   // 1735:
	0x00000000,   // 1736:
	0x00000000,   // 1737:
	0x00000000,   // 1738:
	0x00000000,   // 1739:
	0x00000000,   // 1740:
	0x00000000,   // 1741:
	0x00000000,   // 1742:
	0x00000000,   // 1743:
	0x00000000,   // 1744:
	0x00000000,   // 1745:
	0x00000000,   // 1746:
	0x00000000,   // 1747:
	0x00000000,   // 1748:
	0x00000000,   // 1749:
	0x00000000,   // 1750:
	0x00000000,   // 1751:
	0x00000000,   // 1752:
	0x00000000,   // 1753:
	0x00000000,   // 1754:
	0x00000000,   // 1755:
	0x00000000,   // 1756:
	0x00000000,   // 1757:
	0x00000000,   // 1758:
	0x00000000,   // 1759:
	0x00000000,   // 1760:
	0x00000000,   // 1761:
	0x00000000,   // 1762:
	0x00000000,   // 1763:
	0x00000000,   // 1764:
	0x00000000,   // 1765:
	0x00000000,   // 1766:
	0x00000000,   // 1767:
	0x00000000,   // 1768:
	0x00000000,   // 1769:
	0x00000000,   // 1770:
	0x00000000,   // 1771:
	0x00000000,   // 1772:
	0x00000000,   // 1773:
	0x00000000,   // 1774:
	0x00000000,   // 1775:
	0x00000000,   // 1776:
	0x00000000,   // 1777:
	0x00000000,   // 1778:
	0x00000000,   // 1779:
	0x00000000,   // 1780:
	0x00000000,   // 1781:
	0x00000000,   // 1782:
	0x00000000,   // 1783:
	0x00000000,   // 1784:
	0x00000000,   // 1785:
	0x00000000,   // 1786:
	0x00000000,   // 1787:
	0x00000000,   // 1788:
	0x00000000,   // 1789:
	0x00000000,   // 1790:
	0x00000000,   // 1791:
	0x000004C0,   // 1792: PHY_IO_PAD_DELAY_TIMING_BYPASS_7:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_7:RW:0:11:=0x04c0
	0x00000000,   // 1793: PHY_WRITE_PATH_LAT_ADD_BYPASS_7:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_7:RW:0:10:=0x0000
	0x00000200,   // 1794: PHY_CLK_BYPASS_OVERRIDE_7:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_7:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_7:RW:0:10:=0x0200
	0x00000000,   // 1795: PHY_SW_WRDQ3_SHIFT_7:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_7:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_7:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_7:RW:0:6:=0x00
	0x00000000,   // 1796: PHY_SW_WRDQ7_SHIFT_7:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_7:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_7:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_7:RW:0:6:=0x00
	0x01030000,   // 1797: PHY_PER_CS_TRAINING_MULTICAST_EN_7:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_7:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_7:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_7:RW:0:6:=0x00
	0x00000000,   // 1798: PHY_LPBK_CONTROL_7:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_7:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_7:RW+:0:2:=0x00
	0x00000001,   // 1799: PHY_GATE_DELAY_COMP_DISABLE_7:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_7:RW:0:1:=0x01
	0x00000000,   // 1800: PHY_AUTO_TIMING_MARGIN_CONTROL_7:RW:0:32:=0x00000000
	0x00000000,   // 1801: PHY_AUTO_TIMING_MARGIN_OBS_7:RD:0:28:=0x00000000
	0x0101FF01,   // 1802: PHY_PRBS_PATTERN_START_7:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_7:RW:8:9:=0x01ff PHY_PDA_MODE_EN_7:RW:0:1:=0x01
	0x00000000,   // 1803: PHY_RDLVL_MULTI_PATT_RST_DISABLE_7:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_7:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_7:RW:0:9:=0x0000
	0x00000004,   // 1804: PHY_X4_VREF_TRAIN_OBS_7:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_7:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_7:RW:0:6:=0x04
	0x010800C0,   // 1805: SC_PHY_SNAP_OBS_REGS_7:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_7:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_7:RW:0:10:=0x00c0
	0x00000002,   // 1806: PHY_DFI40_POLARITY_7:RW:8:1:=0x00 PHY_MEM_CLASS_7:RW:0:3:=0x02
	0x0000AAAA,   // 1807: PHY_RDLVL_PATT8_7:RW:0:32:=0x0000AAAA
	0x00005555,   // 1808: PHY_RDLVL_PATT9_7:RW:0:32:=0x00005555
	0x0000B5B5,   // 1809: PHY_RDLVL_PATT10_7:RW:0:32:=0x0000B5B5
	0x00004A4A,   // 1810: PHY_RDLVL_PATT11_7:RW:0:32:=0x00004A4A
	0x00005656,   // 1811: PHY_RDLVL_PATT12_7:RW:0:32:=0x00005656
	0x0000A9A9,   // 1812: PHY_RDLVL_PATT13_7:RW:0:32:=0x0000A9A9
	0x0000B7B7,   // 1813: PHY_RDLVL_PATT14_7:RW:0:32:=0x0000B7B7
	0x00004848,   // 1814: PHY_RDLVL_PATT15_7:RW:0:32:=0x00004848
	0x00000000,   // 1815: PHY_RDLVL_PATT0_3_MASK_7:RW:0:32:=0x00000000
	0xBFBF0000,   // 1816: PHY_RDLVL_PATT8_11_MASK_7:RW:0:32:=0xbfbf0000
	0x3333F7F7,   // 1817: PHY_RDLVL_PATT12_15_MASK_7:RW:0:32:=0x3333f7f7
	0x00000000,   // 1818: PHY_RDDQ_ENC_OBS_SELECT_7:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_7:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_7:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_7:RW:0:3:=0x00
	0x09000000,   // 1819: PHY_FIFO_PTR_OBS_SELECT_7:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_7:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_7:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_7:RW:0:5:=0x00
	0x08000000,   // 1820: PHY_WRLVL_CAPTURE_CNT_7:RW:24:6:=0x08 PHY_WRLVL_ALGO_7:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_7:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_7:RW:0:1:=0x00
	0x04010008,   // 1821: PHY_GTLVL_UPDT_WAIT_CNT_7:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_7:RW:16:6:=0x00 PHY_DQ_MASK_7:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_7:RW:0:4:=0x08
	0x08000408,   // 1822: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_7:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_7:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_7:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_7:RW:0:6:=0x08
	0x00EB1100,   // 1823: PHY_RDLVL_DATA_SWIZZLE_7:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_7:RW:0:8:=0x00
	0x00030820,   // 1824: PHY_WDQLVL_PATT_7:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_7:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_7:RW:0:8:=0x20
	0x080C0020,   // 1825: PHY_WDQLVL_DQDM_OBS_SELECT_7:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_7:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_7:RW:0:11:=0x0020
	0x00000620,   // 1826: SC_PHY_WDQLVL_CLR_PREV_RESULTS_7:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_7:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_7:RW:0:8:=0x20
	0x00000100,   // 1827: PHY_WDQLVL_DATADM_MASK_7:RW:0:9:=0x0100
	0x55555555,   // 1828: PHY_USER_PATT0_7:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1829: PHY_USER_PATT1_7:RW:0:32:=0xAAAAAAAA
	0x55555555,   // 1830: PHY_USER_PATT2_7:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 1831: PHY_USER_PATT3_7:RW:0:32:=0xAAAAAAAA
	0x00005555,   // 1832: PHY_NTP_MULT_TRAIN_7:RW:16:1:=0x00 PHY_USER_PATT4_7:RW:0:16:=0x5555
	0x01000100,   // 1833: PHY_NTP_PERIOD_THRESHOLD_7:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_7:RW:0:10:=0x0100
	0x00800180,   // 1834: PHY_NTP_PERIOD_THRESHOLD_MAX_7:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_7:RW:0:10:=0x0180
	0x00000000,   // 1835: PHY_FIFO_PTR_OBS_7:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_7:WR:0:5:=0x00
	0x00000000,   // 1836: PHY_LPBK_RESULT_OBS_7:RD:0:32:=0x00000000
	0x00000000,   // 1837: PHY_MASTER_DLY_LOCK_OBS_7:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_7:RD:0:16:=0x0000
	0x00000000,   // 1838: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_7:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_7:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_7:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_7:RD:0:7:=0x00
	0x00000000,   // 1839: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_7:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_7:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_7:RD:0:8:=0x00
	0x00000000,   // 1840: PHY_WR_SHIFT_OBS_7:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_7:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_7:RD:0:8:=0x00
	0x00000000,   // 1841: PHY_WRLVL_HARD1_DELAY_OBS_7:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_7:RD:0:10:=0x0000
	0x00000000,   // 1842: PHY_WRLVL_STATUS_OBS_7:RD:0:23:=0x000000
	0x00000000,   // 1843: PHY_WRLVL_ERROR_OBS_7:RD:0:32:=0x00000000
	0x00000000,   // 1844: PHY_GTLVL_HARD1_DELAY_OBS_7:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_7:RD:0:14:=0x0000
	0x00000000,   // 1845: PHY_GTLVL_STATUS_OBS_7:RD:0:21:=0x000000
	0x00000000,   // 1846: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_7:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_7:RD:0:10:=0x0000
	0x00000000,   // 1847: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_7:RD:0:2:=0x00
	0x00000000,   // 1848: PHY_RDLVL_STATUS_OBS_7:RD:0:32:=0x00000000
	0x00000000,   // 1849: PHY_WDQLVL_DQDM_TE_DLY_OBS_7:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_7:RD:0:11:=0x0000
	0x00000000,   // 1850: PHY_WDQLVL_STATUS_OBS_7:RD:0:32:=0x00000000
	0x00010000,   // 1851: PHY_DQS_RATIO_X8_7:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_7:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_7:RW:0:4:=0x00
	0x00000000,   // 1852: PHY_DDL_MODE_7:RW:0:31:=0x00000000
	0x00000000,   // 1853: PHY_DDL_MASK_7:RW:0:6:=0x00
	0x00000000,   // 1854: PHY_DDL_TEST_OBS_7:RD:0:32:=0x00000000
	0x00000000,   // 1855: PHY_DDL_TEST_MSTR_DLY_OBS_7:RD:0:32:=0x00000000
	0x00000004,   // 1856: PHY_RX_CAL_DQS_7:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_7:RW:0:8:=0x04
	0x00000000,   // 1857: PHY_RX_CAL_X4_FDBK_7:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_7:RW_D+:0:9:=0x0000
	0x1F0FFF01,   // 1858: PHY_STATIC_TOG_DISABLE_7:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_7:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_7:RW:0:1:=0x01
	0x010F0301,   // 1859: PHY_DFE_EN_7:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_7:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_7:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_7:RW:0:1:=0x01
	0x20008008,   // 1860: PHY_DATA_DC_ADJUST_START_7:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_7:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_7:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_7:RW:0:8:=0x08
	0x00000810,   // 1861: PHY_DATA_DC_CAL_POLARITY_7:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_7:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_7:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_7:RW:0:8:=0x10
	0x00040100,   // 1862: PHY_SLV_DLY_CTRL_GATE_DISABLE_7:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_7:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_7:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_7:RW+:0:1:=0x00
	0x00000000,   // 1863: PHY_SLICE_PWR_RDC_DISABLE_7:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_7:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_7:RW_D:0:1:=0x00
	0x01FFC001,   // 1864: PHY_DQS_TSEL_ENABLE_7:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_7:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_7:RW+:0:3:=0x01
	0x3000FFC0,   // 1865: PHY_VREF_INITIAL_START_POINT_7:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_7:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_7:RW+:0:16:=0xff08
	0x20000151,   // 1866: PHY_NTP_WDQ_STEP_SIZE_7:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_7:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_7:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_7:RW+:0:7:=0x25
	0x07FF0200,   // 1867: PHY_NTP_WDQ_STOP_7:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_7:RW+:0:11:=0x0200
	0x03010000,   // 1868: PHY_FAST_LVL_EN_7:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_7:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_7:RW+:0:11:=0x0000
	0x00000000,   // 1869: PHY_PAD_RX_DCD_2_7:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_7:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_7:RW+:8:5:=0x00 PHY_PAD_TX_DCD_7:RW+:0:5:=0x00
	0x00000000,   // 1870: PHY_PAD_RX_DCD_6_7:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_7:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_7:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_7:RW+:0:5:=0x00
	0x00000000,   // 1871: PHY_PAD_DQS_RX_DCD_7:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_7:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_7:RW+:0:5:=0x00
	0x00000000,   // 1872: PHY_PAD_DSLICE_IO_CFG_7:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_7:RW+:0:10:=0x0000
	0x00000000,   // 1873: PHY_RDDQ1_SLAVE_DELAY_7:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_7:RW+:0:10:=0x0000
	0x00000000,   // 1874: PHY_RDDQ3_SLAVE_DELAY_7:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_7:RW+:0:10:=0x0000
	0x00000000,   // 1875: PHY_RDDQ5_SLAVE_DELAY_7:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_7:RW+:0:10:=0x0000
	0x00000000,   // 1876: PHY_RDDQ7_SLAVE_DELAY_7:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_7:RW+:0:10:=0x0000
	0x02000000,   // 1877: PHY_RX_CAL_ALL_DLY_7:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_7:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_7:RW+:0:10:=0x0000
	0x01100103,   // 1878: PHY_RX_OFF_FIRST_STEP_7:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_7:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_7:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_7:RW+:0:8:=0x03
	0x02102004,   // 1879: PHY_DATA_DC_CAL_CLK_SEL_7:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_7:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_7:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_7:RW+:0:6:=0x04
	0x51514042,   // 1880: PHY_DQS_OE_TIMING_7:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_7:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_7:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_7:RW+:0:8:=0x42
	0x00314000,   // 1881: PHY_DQS_TSEL_WR_TIMING_7:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_7:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_7:RW+:0:4:=0x00
	0x04C00140,   // 1882: PHY_PAD_VREF_CTRL_DQ_7:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_7:RW+:0:16:=0x0140
	0x800104C0,   // 1883: PHY_DQ_IE_TIMING_7:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_7:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_7:RW+:0:12:=0x041f
	0x00000080,   // 1884: PHY_DBI_MODE_7:RW+:24:2:=0x00 PHY_IE_MODE_7:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_7:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_7:RW+:0:8:=0x80
	0x040A0B00,   // 1885: PHY_RDDATA_EN_TSEL_DLY_7:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_7:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_7:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_7:RW+:0:1:=0x00
	0x10001000,   // 1886: PHY_MASTER_DELAY_STEP_7:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_7:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_7:RW+:0:4:=0x00
	0x0C053E42,   // 1887: PHY_WRLVL_DLY_STEP_7:RW+:24:8:=0x0c PHY_RPTR_UPDATE_7:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_7:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_7:RW+:0:8:=0x42
	0x0F0C1B01,   // 1888: PHY_GTLVL_RESP_WAIT_CNT_7:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_7:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_7:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_7:RW+:0:4:=0x01
	0x01000140,   // 1889: PHY_GTLVL_FINAL_STEP_7:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_7:RW+:0:10:=0x0140
	0x00F50120,   // 1890: PHY_WDQLVL_DM_SEARCH_RANGE_7:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_7:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_7:RW+:0:8:=0x20
	0x80314042,   // 1891: PHY_X4_DQ_IE_TIMING_7:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_7:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_7:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_7:RW+:0:8:=0x42
	0x80314051,   // 1892: PHY_X4_DQS_IE_TIMING_7:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_7:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_7:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_7:RW+:0:8:=0x51
	0x00000C05,   // 1893: PHY_RDLVL_DLY_STEP_7:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_7:RW+:0:4:=0x06
	0x00000299,   // 1894: PHY_RDLVL_MAX_EDGE_7:RW+:0:10:=0x0299
	0x00000200,   // 1895: PHY_DATA_DC_INIT_DISABLE_7:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_7:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_7:RW+:0:2:=0x00
	0x02800000,   // 1896: PHY_DATA_DC_DQ_INIT_SLV_DELAY_7:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_7:RW+:0:10:=0x0000
	0x80800100,   // 1897: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_7:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_7:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_7:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_7:RW+:0:1:=0x01
	0x00000520,   // 1898: PHY_RDDATA_EN_DLY_7:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_7:RW+:0:7:=0x20
	0x72634105,   // 1899: PHY_DQ_DM_SWIZZLE0_7:RW+:0:32:=0x76543210
	0x00000008,   // 1900: PHY_DQ_DM_SWIZZLE1_7:RW+:0:4:=0x08
	0x02800280,   // 1901: PHY_CLK_WRDQ1_SLAVE_DELAY_7:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_7:RW+:0:11:=0x0280
	0x02800280,   // 1902: PHY_CLK_WRDQ3_SLAVE_DELAY_7:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_7:RW+:0:11:=0x0280
	0x02800280,   // 1903: PHY_CLK_WRDQ5_SLAVE_DELAY_7:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_7:RW+:0:11:=0x0280
	0x02800280,   // 1904: PHY_CLK_WRDQ7_SLAVE_DELAY_7:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_7:RW+:0:11:=0x0280
	0x00000280,   // 1905: PHY_CLK_WRDQS_SLAVE_DELAY_7:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_7:RW+:0:11:=0x0280
	0x00008000,   // 1906: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_7:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_7:RW+:0:2:=0x00
	0x00800080,   // 1907: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1908: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1909: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1910: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1911: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1912: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1913: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1914: PHY_RDDQS_DM_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1915: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1916: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1917: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1918: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1919: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1920: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1921: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1922: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00800080,   // 1923: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_7:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x00330080,   // 1924: PHY_RDDQS_GATE_SLAVE_DELAY_7:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_7:RW+:0:10:=0x00a0
	0x01A00002,   // 1925: PHY_WRLVL_DELAY_EARLY_THRESHOLD_7:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_7:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_7:RW+:0:4:=0x02
	0x00000000,   // 1926: PHY_WRLVL_EARLY_FORCE_ZERO_7:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_7:RW+:0:10:=0x0000
	0x00010000,   // 1927: PHY_GTLVL_LAT_ADJ_START_7:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_7:RW+:0:10:=0x0000
	0x02000200,   // 1928: PHY_WDQLVL_DQDM_SLV_DLY_START_7:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_7:RW+:0:11:=0x0200
	0x00000008,   // 1929: PHY_X4_NTP_PASS_7:RW+:16:1:=0x00 PHY_NTP_PASS_7:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_7:RW+:0:4:=0x08
	0x00000000,   // 1930: PHY_X4_WRLVL_THRESHOLD_ADJUST_7:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_7:RW+:0:10:=0x0000
	0x00020033,   // 1931: PHY_X4_WRITE_PATH_LAT_ADD_7:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_7:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_7:RW+:0:10:=0x0033
	0x000001A0,   // 1932: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_7:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_7:RW+:0:10:=0x01a0
	0x01000000,   // 1933: PHY_X4_GTLVL_LAT_ADJ_START_7:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_7:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_7:RW+:0:1:=0x00
	0x00000000,   // 1934: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_7:RW+:0:10:=0x0000
	0x20202020,   // 1935: PHY_DATA_DC_DQ2_CLK_ADJUST_7:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_7:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_7:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_7:RW+:0:8:=0x20
	0x20202020,   // 1936: PHY_DATA_DC_DQ6_CLK_ADJUST_7:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_7:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_7:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_7:RW+:0:8:=0x20
	0x00002020,   // 1937: PHY_DSLICE_PAD_BOOSTPN_SETTING_7:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_7:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_7:RW+:0:8:=0x20
	0x00000000,   // 1938: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_7:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_7:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_7:RW+:0:6:=0x00
	0x00000000,   // 1939: PHY_X4_DQS_FFE_7:RW+:24:2:=0x00 PHY_X4_DQ_FFE_7:RW+:16:2:=0x00 PHY_DQS_FFE_7:RW+:8:2:=0x00 PHY_DQ_FFE_7:RW+:0:2:=0x00
	0x00000000,   // 1940: PHY_RX_CAL_DQ0_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1941: PHY_RX_CAL_DQ1_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1942: PHY_RX_CAL_DQ2_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1943: PHY_RX_CAL_DQ3_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1944: PHY_RX_CAL_DQ4_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1945: PHY_RX_CAL_DQ5_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1946: PHY_RX_CAL_DQ6_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1947: PHY_RX_CAL_DQ7_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1948: PHY_RX_CAL_DM_7:RW_D+:0:18:=0x000000
	0x00000000,   // 1949:
	0x00000000,   // 1950:
	0x00000000,   // 1951:
	0x00000000,   // 1952:
	0x00000000,   // 1953:
	0x00000000,   // 1954:
	0x00000000,   // 1955:
	0x00000000,   // 1956:
	0x00000000,   // 1957:
	0x00000000,   // 1958:
	0x00000000,   // 1959:
	0x00000000,   // 1960:
	0x00000000,   // 1961:
	0x00000000,   // 1962:
	0x00000000,   // 1963:
	0x00000000,   // 1964:
	0x00000000,   // 1965:
	0x00000000,   // 1966:
	0x00000000,   // 1967:
	0x00000000,   // 1968:
	0x00000000,   // 1969:
	0x00000000,   // 1970:
	0x00000000,   // 1971:
	0x00000000,   // 1972:
	0x00000000,   // 1973:
	0x00000000,   // 1974:
	0x00000000,   // 1975:
	0x00000000,   // 1976:
	0x00000000,   // 1977:
	0x00000000,   // 1978:
	0x00000000,   // 1979:
	0x00000000,   // 1980:
	0x00000000,   // 1981:
	0x00000000,   // 1982:
	0x00000000,   // 1983:
	0x00000000,   // 1984:
	0x00000000,   // 1985:
	0x00000000,   // 1986:
	0x00000000,   // 1987:
	0x00000000,   // 1988:
	0x00000000,   // 1989:
	0x00000000,   // 1990:
	0x00000000,   // 1991:
	0x00000000,   // 1992:
	0x00000000,   // 1993:
	0x00000000,   // 1994:
	0x00000000,   // 1995:
	0x00000000,   // 1996:
	0x00000000,   // 1997:
	0x00000000,   // 1998:
	0x00000000,   // 1999:
	0x00000000,   // 2000:
	0x00000000,   // 2001:
	0x00000000,   // 2002:
	0x00000000,   // 2003:
	0x00000000,   // 2004:
	0x00000000,   // 2005:
	0x00000000,   // 2006:
	0x00000000,   // 2007:
	0x00000000,   // 2008:
	0x00000000,   // 2009:
	0x00000000,   // 2010:
	0x00000000,   // 2011:
	0x00000000,   // 2012:
	0x00000000,   // 2013:
	0x00000000,   // 2014:
	0x00000000,   // 2015:
	0x00000000,   // 2016:
	0x00000000,   // 2017:
	0x00000000,   // 2018:
	0x00000000,   // 2019:
	0x00000000,   // 2020:
	0x00000000,   // 2021:
	0x00000000,   // 2022:
	0x00000000,   // 2023:
	0x00000000,   // 2024:
	0x00000000,   // 2025:
	0x00000000,   // 2026:
	0x00000000,   // 2027:
	0x00000000,   // 2028:
	0x00000000,   // 2029:
	0x00000000,   // 2030:
	0x00000000,   // 2031:
	0x00000000,   // 2032:
	0x00000000,   // 2033:
	0x00000000,   // 2034:
	0x00000000,   // 2035:
	0x00000000,   // 2036:
	0x00000000,   // 2037:
	0x00000000,   // 2038:
	0x00000000,   // 2039:
	0x00000000,   // 2040:
	0x00000000,   // 2041:
	0x00000000,   // 2042:
	0x00000000,   // 2043:
	0x00000000,   // 2044:
	0x00000000,   // 2045:
	0x00000000,   // 2046:
	0x00000000,   // 2047:
	0x000004C0,   // 2048: PHY_IO_PAD_DELAY_TIMING_BYPASS_8:RW:16:4:=0x00 PHY_CLK_WR_BYPASS_SLAVE_DELAY_8:RW:0:11:=0x04c0
	0x00000000,   // 2049: PHY_WRITE_PATH_LAT_ADD_BYPASS_8:RW:16:3:=0x00 PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_8:RW:0:10:=0x0000
	0x00000200,   // 2050: PHY_CLK_BYPASS_OVERRIDE_8:RW:24:1:=0x00 PHY_BYPASS_TWO_CYC_PREAMBLE_8:RW:16:2:=0x00 PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_8:RW:0:10:=0x0200
	0x00000000,   // 2051: PHY_SW_WRDQ3_SHIFT_8:RW:24:6:=0x00 PHY_SW_WRDQ2_SHIFT_8:RW:16:6:=0x00 PHY_SW_WRDQ1_SHIFT_8:RW:8:6:=0x00 PHY_SW_WRDQ0_SHIFT_8:RW:0:6:=0x00
	0x00000000,   // 2052: PHY_SW_WRDQ7_SHIFT_8:RW:24:6:=0x00 PHY_SW_WRDQ6_SHIFT_8:RW:16:6:=0x00 PHY_SW_WRDQ5_SHIFT_8:RW:8:6:=0x00 PHY_SW_WRDQ4_SHIFT_8:RW:0:6:=0x00
	0x01030000,   // 2053: PHY_PER_CS_TRAINING_MULTICAST_EN_8:RW_D:24:1:=0x01 PHY_PER_RANK_CS_MAP_8:RW+:16:2:=0x03 PHY_SW_WRDQS_SHIFT_8:RW:8:4:=0x00 PHY_SW_WRDM_SHIFT_8:RW:0:6:=0x00
	0x00000000,   // 2054: PHY_LPBK_CONTROL_8:RW:16:9:=0x0000 PHY_CTRL_LPBK_EN_8:RW:8:2:=0x00 PHY_PER_CS_TRAINING_INDEX_8:RW+:0:2:=0x00
	0x00000001,   // 2055: PHY_GATE_DELAY_COMP_DISABLE_8:RW:8:1:=0x00 PHY_LPBK_DFX_TIMEOUT_EN_8:RW:0:1:=0x01
	0x00000000,   // 2056: PHY_AUTO_TIMING_MARGIN_CONTROL_8:RW:0:32:=0x00000000
	0x00000000,   // 2057: PHY_AUTO_TIMING_MARGIN_OBS_8:RD:0:28:=0x00000000
	0x0101FF01,   // 2058: PHY_PRBS_PATTERN_START_8:RW_D:24:7:=0x01 PHY_DDR4_DQ_IDLE_8:RW:8:9:=0x01ff PHY_PDA_MODE_EN_8:RW:0:1:=0x01
	0x00000000,   // 2059: PHY_RDLVL_MULTI_PATT_RST_DISABLE_8:RW:24:1:=0x00 PHY_RDLVL_MULTI_PATT_ENABLE_8:RW:16:1:=0x00 PHY_PRBS_PATTERN_MASK_8:RW:0:9:=0x0000
	0x00000004,   // 2060: PHY_X4_VREF_TRAIN_OBS_8:RD:16:7:=0x00 PHY_VREF_TRAIN_OBS_8:RD:8:7:=0x00 PHY_VREF_INITIAL_STEPSIZE_8:RW:0:6:=0x04
	0x010800C0,   // 2061: SC_PHY_SNAP_OBS_REGS_8:WR:24:1:=0x00 PHY_GATE_ERROR_DELAY_SELECT_8:RW:16:4:=0x08 PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_8:RW:0:10:=0x00c0
	0x00000002,   // 2062: PHY_DFI40_POLARITY_8:RW:8:1:=0x00 PHY_MEM_CLASS_8:RW:0:3:=0x02
	0x0000AAAA,   // 2063: PHY_RDLVL_PATT8_8:RW:0:32:=0x0000AAAA
	0x00005555,   // 2064: PHY_RDLVL_PATT9_8:RW:0:32:=0x00005555
	0x0000B5B5,   // 2065: PHY_RDLVL_PATT10_8:RW:0:32:=0x0000B5B5
	0x00004A4A,   // 2066: PHY_RDLVL_PATT11_8:RW:0:32:=0x00004A4A
	0x00005656,   // 2067: PHY_RDLVL_PATT12_8:RW:0:32:=0x00005656
	0x0000A9A9,   // 2068: PHY_RDLVL_PATT13_8:RW:0:32:=0x0000A9A9
	0x0000B7B7,   // 2069: PHY_RDLVL_PATT14_8:RW:0:32:=0x0000B7B7
	0x00004848,   // 2070: PHY_RDLVL_PATT15_8:RW:0:32:=0x00004848
	0x00000000,   // 2071: PHY_RDLVL_PATT0_3_MASK_8:RW:0:32:=0x00000000
	0xBFBF0000,   // 2072: PHY_RDLVL_PATT8_11_MASK_8:RW:0:32:=0xbfbf0000
	0x3333F7F7,   // 2073: PHY_RDLVL_PATT12_15_MASK_8:RW:0:32:=0x3333f7f7
	0x00000000,   // 2074: PHY_RDDQ_ENC_OBS_SELECT_8:RW:24:3:=0x00 PHY_MASTER_DLY_LOCK_OBS_SELECT_8:RW:16:4:=0x00 PHY_SW_FIFO_PTR_RST_DISABLE_8:RW:8:1:=0x00 PHY_SLAVE_LOOP_CNT_UPDATE_8:RW:0:3:=0x00
	0x09000000,   // 2075: PHY_FIFO_PTR_OBS_SELECT_8:RW:24:4:=0x00 PHY_WR_SHIFT_OBS_SELECT_8:RW:16:4:=0x00 PHY_WR_ENC_OBS_SELECT_8:RW:8:4:=0x00 PHY_RDDQS_DQ_ENC_OBS_SELECT_8:RW:0:5:=0x00
	0x08000000,   // 2076: PHY_WRLVL_CAPTURE_CNT_8:RW:24:6:=0x08 PHY_WRLVL_ALGO_8:RW:16:2:=0x00 SC_PHY_LVL_DEBUG_CONT_8:WR:8:1:=0x00 PHY_LVL_DEBUG_MODE_8:RW:0:1:=0x00
	0x04010008,   // 2077: PHY_GTLVL_UPDT_WAIT_CNT_8:RW:24:4:=0x04 PHY_GTLVL_CAPTURE_CNT_8:RW:16:6:=0x00 PHY_DQ_MASK_8:RW:8:8:=0x00 PHY_WRLVL_UPDT_WAIT_CNT_8:RW:0:4:=0x08
	0x08000408,   // 2078: PHY_RDLVL_RDDQS_DQ_OBS_SELECT_8:RW:24:4:=0x00 PHY_RDLVL_OP_MODE_8:RW:16:2:=0x00 PHY_RDLVL_UPDT_WAIT_CNT_8:RW:8:4:=0x04 PHY_RDLVL_CAPTURE_CNT_8:RW:0:6:=0x08
	0x00EB4400,   // 2079: PHY_RDLVL_DATA_SWIZZLE_8:RW:8:18:=0x00e4e4 PHY_RDLVL_DATA_MASK_8:RW:0:8:=0x00
	0x00030820,   // 2080: PHY_WDQLVL_PATT_8:RW:16:3:=0x07 PHY_WDQLVL_BURST_CNT_8:RW:8:6:=0x08 PHY_WDQLVL_CLK_JITTER_TOLERANCE_8:RW:0:8:=0x20
	0x080C0020,   // 2081: PHY_WDQLVL_DQDM_OBS_SELECT_8:RW:24:4:=0x00 PHY_WDQLVL_UPDT_WAIT_CNT_8:RW:16:4:=0x0c PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_8:RW:0:11:=0x0020
	0x00000620,   // 2082: SC_PHY_WDQLVL_CLR_PREV_RESULTS_8:WR:16:1:=0x00 PHY_WDQLVL_DM_DLY_STEP_8:RW:8:4:=0x06 PHY_WDQLVL_DQ_SLV_DELTA_8:RW:0:8:=0x20
	0x00000100,   // 2083: PHY_WDQLVL_DATADM_MASK_8:RW:0:9:=0x0100
	0x55555555,   // 2084: PHY_USER_PATT0_8:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 2085: PHY_USER_PATT1_8:RW:0:32:=0xAAAAAAAA
	0x55555555,   // 2086: PHY_USER_PATT2_8:RW:0:32:=0x55555555
	0xAAAAAAAA,   // 2087: PHY_USER_PATT3_8:RW:0:32:=0xAAAAAAAA
	0x00005555,   // 2088: PHY_NTP_MULT_TRAIN_8:RW:16:1:=0x00 PHY_USER_PATT4_8:RW:0:16:=0x5555
	0x01000100,   // 2089: PHY_NTP_PERIOD_THRESHOLD_8:RW:16:10:=0x0100 PHY_NTP_EARLY_THRESHOLD_8:RW:0:10:=0x0100
	0x00800180,   // 2090: PHY_NTP_PERIOD_THRESHOLD_MAX_8:RW:16:10:=0x0080 PHY_NTP_PERIOD_THRESHOLD_MIN_8:RW:0:10:=0x0180
	0x00000000,   // 2091: PHY_FIFO_PTR_OBS_8:RD:8:8:=0x00 SC_PHY_MANUAL_CLEAR_8:WR:0:5:=0x00
	0x00000000,   // 2092: PHY_LPBK_RESULT_OBS_8:RD:0:32:=0x00000000
	0x00000000,   // 2093: PHY_MASTER_DLY_LOCK_OBS_8:RD:16:11:=0x0000 PHY_LPBK_ERROR_COUNT_OBS_8:RD:0:16:=0x0000
	0x00000000,   // 2094: PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_8:RD:24:8:=0x00 PHY_MEAS_DLY_STEP_VALUE_8:RD:16:8:=0x00 PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_8:RD:8:7:=0x00 PHY_RDDQ_SLV_DLY_ENC_OBS_8:RD:0:7:=0x00
	0x00000000,   // 2095: PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_8:RD:24:7:=0x00 PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_8:RD:8:11:=0x0000 PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_8:RD:0:8:=0x00
	0x00000000,   // 2096: PHY_WR_SHIFT_OBS_8:RD:16:3:=0x00 PHY_WR_ADDER_SLV_DLY_ENC_OBS_8:RD:8:8:=0x00 PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_8:RD:0:8:=0x00
	0x00000000,   // 2097: PHY_WRLVL_HARD1_DELAY_OBS_8:RD:16:10:=0x0000 PHY_WRLVL_HARD0_DELAY_OBS_8:RD:0:10:=0x0000
	0x00000000,   // 2098: PHY_WRLVL_STATUS_OBS_8:RD:0:23:=0x000000
	0x00000000,   // 2099: PHY_WRLVL_ERROR_OBS_8:RD:0:32:=0x00000000
	0x00000000,   // 2100: PHY_GTLVL_HARD1_DELAY_OBS_8:RD:16:14:=0x0000 PHY_GTLVL_HARD0_DELAY_OBS_8:RD:0:14:=0x0000
	0x00000000,   // 2101: PHY_GTLVL_STATUS_OBS_8:RD:0:21:=0x000000
	0x00000000,   // 2102: PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_8:RD:16:10:=0x0000 PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_8:RD:0:10:=0x0000
	0x00000000,   // 2103: PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_8:RD:0:2:=0x00
	0x00000000,   // 2104: PHY_RDLVL_STATUS_OBS_8:RD:0:32:=0x00000000
	0x00000000,   // 2105: PHY_WDQLVL_DQDM_TE_DLY_OBS_8:RD:16:11:=0x0000 PHY_WDQLVL_DQDM_LE_DLY_OBS_8:RD:0:11:=0x0000
	0x00000000,   // 2106: PHY_WDQLVL_STATUS_OBS_8:RD:0:32:=0x00000000
	0x00010000,   // 2107: PHY_DQS_RATIO_X8_8:RW:16:1:=0x00 PHY_X4_ENC_OBS_SELECT_8:RW:8:1:=0x00 PHY_X4_SW_WRDQS_SHIFT_8:RW:0:4:=0x00
	0x00000000,   // 2108: PHY_DDL_MODE_8:RW:0:31:=0x00000000
	0x00000000,   // 2109: PHY_DDL_MASK_8:RW:0:6:=0x00
	0x00000000,   // 2110: PHY_DDL_TEST_OBS_8:RD:0:32:=0x00000000
	0x00000000,   // 2111: PHY_DDL_TEST_MSTR_DLY_OBS_8:RD:0:32:=0x00000000
	0x00000004,   // 2112: PHY_RX_CAL_DQS_8:RW_D+:8:9:=0x0000 PHY_DDL_TRACK_UPD_THRESHOLD_8:RW:0:8:=0x04
	0x00000000,   // 2113: PHY_RX_CAL_X4_FDBK_8:RW_D+:16:9:=0x0000 PHY_RX_CAL_FDBK_8:RW_D+:0:9:=0x0000
	0x1F0FFF01,   // 2114: PHY_STATIC_TOG_DISABLE_8:RW:24:5:=0x1F PHY_PAD_RX_BIAS_EN_8:RW:8:12:=0x0fff PHY_RX_CAL_DFE_EN_8:RW:0:1:=0x01
	0x010F0301,   // 2115: PHY_DFE_EN_8:RW:24:3:=0x01 PHY_INIT_VREF_TRAIN_CS_8:RW:16:4:=0x0f PHY_RX_OFF_CAPTURE_CNT_8:RW:8:4:=0x03 PHY_DFE_INIT_FALL_DATA_8:RW:0:1:=0x01
	0x20008008,   // 2116: PHY_DATA_DC_ADJUST_START_8:RW:24:6:=0x20 PHY_DATA_DC_WEIGHT_8:RW:16:2:=0x00 PHY_DATA_DC_CAL_TIMEOUT_8:RW:8:8:=0x80 PHY_DATA_DC_CAL_SAMPLE_WAIT_8:RW:0:8:=0x08
	0x00000810,   // 2117: PHY_DATA_DC_CAL_POLARITY_8:RW:24:1:=0x00 PHY_DATA_DC_ADJUST_DIRECT_8:RW:16:1:=0x00 PHY_DATA_DC_ADJUST_THRSHLD_8:RW:8:8:=0x08 PHY_DATA_DC_ADJUST_SAMPLE_CNT_8:RW:0:8:=0x10
	0x00040100,   // 2118: PHY_SLV_DLY_CTRL_GATE_DISABLE_8:RW_D:24:1:=0x00 PHY_FDBK_PWR_CTRL_8:RW:16:3:=0x04 PHY_DATA_DC_SW_RANK_8:RW+:8:4:=0x01 PHY_DATA_DC_CAL_START_8:RW+:0:1:=0x00
	0x00000000,   // 2119: PHY_SLICE_PWR_RDC_DISABLE_8:RW:16:1:=0x00 PHY_DCC_RXCAL_CTRL_GATE_DISABLE_8:RW_D:8:1:=0x00 PHY_RDPATH_GATE_DISABLE_8:RW_D:0:1:=0x00
	0x01FFC001,   // 2120: PHY_DQS_TSEL_ENABLE_8:RW+:24:3:=0x01 PHY_DQ_TSEL_SELECT_8:RW+:8:16:=0xff08 PHY_DQ_TSEL_ENABLE_8:RW+:0:3:=0x01
	0x3000FFC0,   // 2121: PHY_VREF_INITIAL_START_POINT_8:RW+:24:7:=0x20 PHY_TWO_CYC_PREAMBLE_8:RW+:16:2:=0x00 PHY_DQS_TSEL_SELECT_8:RW+:0:16:=0xff08
	0x20000151,   // 2122: PHY_NTP_WDQ_STEP_SIZE_8:RW+:24:8:=0x20 PHY_NTP_TRAIN_EN_8:RW+:16:1:=0x00 PHY_VREF_TRAINING_CTRL_8:RW+:8:2:=0x01 PHY_VREF_INITIAL_STOP_POINT_8:RW+:0:7:=0x25
	0x07FF0200,   // 2123: PHY_NTP_WDQ_STOP_8:RW+:16:11:=0x07FF PHY_NTP_WDQ_START_8:RW+:0:11:=0x0200
	0x03010000,   // 2124: PHY_FAST_LVL_EN_8:RW+:24:4:=0x03 PHY_NTP_WDQ_BIT_EN_8:RW+:16:8:=0x01 PHY_X4_NTP_WDQ_START_8:RW+:0:11:=0x0000
	0x00000000,   // 2125: PHY_PAD_RX_DCD_2_8:RW+:24:5:=0x00 PHY_PAD_RX_DCD_1_8:RW+:16:5:=0x00 PHY_PAD_RX_DCD_0_8:RW+:8:5:=0x00 PHY_PAD_TX_DCD_8:RW+:0:5:=0x00
	0x00000000,   // 2126: PHY_PAD_RX_DCD_6_8:RW+:24:5:=0x00 PHY_PAD_RX_DCD_5_8:RW+:16:5:=0x00 PHY_PAD_RX_DCD_4_8:RW+:8:5:=0x00 PHY_PAD_RX_DCD_3_8:RW+:0:5:=0x00
	0x00000000,   // 2127: PHY_PAD_DQS_RX_DCD_8:RW+:16:5:=0x00 PHY_PAD_DM_RX_DCD_8:RW+:8:5:=0x00 PHY_PAD_RX_DCD_7_8:RW+:0:5:=0x00
	0x00000000,   // 2128: PHY_PAD_DSLICE_IO_CFG_8:RW+:16:7:=0x00 PHY_PAD_FDBK_RX_DCD_8:RW+:0:10:=0x0000
	0x00000000,   // 2129: PHY_RDDQ1_SLAVE_DELAY_8:RW+:16:10:=0x0000 PHY_RDDQ0_SLAVE_DELAY_8:RW+:0:10:=0x0000
	0x00000000,   // 2130: PHY_RDDQ3_SLAVE_DELAY_8:RW+:16:10:=0x0000 PHY_RDDQ2_SLAVE_DELAY_8:RW+:0:10:=0x0000
	0x00000000,   // 2131: PHY_RDDQ5_SLAVE_DELAY_8:RW+:16:10:=0x0000 PHY_RDDQ4_SLAVE_DELAY_8:RW+:0:10:=0x0000
	0x00000000,   // 2132: PHY_RDDQ7_SLAVE_DELAY_8:RW+:16:10:=0x0000 PHY_RDDQ6_SLAVE_DELAY_8:RW+:0:10:=0x0000
	0x02000000,   // 2133: PHY_RX_CAL_ALL_DLY_8:RW+:24:5:=0x02 PHY_RX_PCLK_CLK_SEL_8:RW+:16:3:=0x00 PHY_RDDM_SLAVE_DELAY_8:RW+:0:10:=0x0000
	0x01100103,   // 2134: PHY_RX_OFF_FIRST_STEP_8:RW+:24:6:=0x01 PHY_RX_OFF_TE_DELTA_MIN_8:RW+:16:8:=0x10 PHY_RDLVL_DFE_EN_8:RW+:8:3:=0x01 PHY_RX_CAL_SAMPLE_WAIT_8:RW+:0:8:=0x03
	0x02102004,   // 2135: PHY_DATA_DC_CAL_CLK_SEL_8:RW+:24:3:=0x02 PHY_DFE_TE_CHG_THRSHLD_8:RW+:16:8:=0x10 PHY_DFE_BACK_STEP_8:RW+:8:8:=0x20 PHY_RX_OFF_NEXT_STEP_8:RW+:0:6:=0x04
	0x51514042,   // 2136: PHY_DQS_OE_TIMING_8:RW+:24:8:=0x51 PHY_DQ_TSEL_WR_TIMING_8:RW+:16:8:=0x51 PHY_DQ_TSEL_RD_TIMING_8:RW+:8:8:=0x40 PHY_DQ_OE_TIMING_8:RW+:0:8:=0x42
	0x00314000,   // 2137: PHY_DQS_TSEL_WR_TIMING_8:RW+:16:8:=0x31 PHY_DQS_TSEL_RD_TIMING_8:RW+:8:8:=0x40 PHY_IO_PAD_DELAY_TIMING_8:RW+:0:4:=0x00
	0x04C00140,   // 2138: PHY_PAD_VREF_CTRL_DQ_8:RW+:16:12:=0x041f PHY_VREF_SETTING_TIME_8:RW+:0:16:=0x0140
	0x800104C0,   // 2139: PHY_DQ_IE_TIMING_8:RW+:24:8:=0x80 PHY_PER_CS_TRAINING_EN_8:RW+:16:1:=0x01 PHY_X4_PAD_VREF_CTRL_DQ_8:RW+:0:12:=0x041f
	0x00000080,   // 2140: PHY_DBI_MODE_8:RW+:24:2:=0x00 PHY_IE_MODE_8:RW+:16:2:=0x00 PHY_RDDATA_EN_IE_DLY_8:RW+:8:2:=0x00 PHY_DQS_IE_TIMING_8:RW+:0:8:=0x80
	0x040A0B00,   // 2141: PHY_RDDATA_EN_TSEL_DLY_8:RW+:24:5:=0x0a PHY_WDQLVL_RDDATA_EN_TSEL_DLY_8:RW+:16:5:=0x0a PHY_WDQLVL_RDDATA_EN_DLY_8:RW+:8:5:=0x0b PHY_WDQLVL_IE_ON_8:RW+:0:1:=0x00
	0x10001000,   // 2142: PHY_MASTER_DELAY_STEP_8:RW+:24:6:=0x10 PHY_MASTER_DELAY_START_8:RW+:8:11:=0x0010 PHY_SW_MASTER_MODE_8:RW+:0:4:=0x00
	0x0C053E42,   // 2143: PHY_WRLVL_DLY_STEP_8:RW+:24:8:=0x0c PHY_RPTR_UPDATE_8:RW+:16:4:=0x06 PHY_MASTER_DELAY_HALF_MEASURE_8:RW+:8:8:=0x3e PHY_MASTER_DELAY_WAIT_8:RW+:0:8:=0x42
	0x0F0C1B01,   // 2144: PHY_GTLVL_RESP_WAIT_CNT_8:RW+:24:5:=0x0f PHY_GTLVL_DLY_STEP_8:RW+:16:4:=0x0c PHY_WRLVL_RESP_WAIT_CNT_8:RW+:8:6:=0x1b PHY_WRLVL_DLY_FINE_STEP_8:RW+:0:4:=0x01
	0x01000140,   // 2145: PHY_GTLVL_FINAL_STEP_8:RW+:16:10:=0x0100 PHY_GTLVL_BACK_STEP_8:RW+:0:10:=0x0140
	0x00F50120,   // 2146: PHY_WDQLVL_DM_SEARCH_RANGE_8:RW+:16:9:=0x00f5 PHY_WDQLVL_QTR_DLY_STEP_8:RW+:8:4:=0x01 PHY_WDQLVL_DLY_STEP_8:RW+:0:8:=0x20
	0x80314042,   // 2147: PHY_X4_DQ_IE_TIMING_8:RW+:24:8:=0x80 PHY_X4_DQ_TSEL_WR_TIMING_8:RW+:16:8:=0x31 PHY_X4_DQ_TSEL_RD_TIMING_8:RW+:8:8:=0x40 PHY_X4_DQ_OE_TIMING_8:RW+:0:8:=0x42
	0x80314051,   // 2148: PHY_X4_DQS_IE_TIMING_8:RW+:24:8:=0x80 PHY_X4_DQS_TSEL_WR_TIMING_8:RW+:16:8:=0x31 PHY_X4_DQS_TSEL_RD_TIMING_8:RW+:8:8:=0x40 PHY_X4_DQS_OE_TIMING_8:RW+:0:8:=0x51
	0x00000C05,   // 2149: PHY_RDLVL_DLY_STEP_8:RW+:8:4:=0x0c PHY_X4_RPTR_UPDATE_8:RW+:0:4:=0x06
	0x00000299,   // 2150: PHY_RDLVL_MAX_EDGE_8:RW+:0:10:=0x0299
	0x00000200,   // 2151: PHY_DATA_DC_INIT_DISABLE_8:RW+:16:2:=0x00 PHY_WRPATH_GATE_TIMING_8:RW+:8:3:=0x02 PHY_WRPATH_GATE_DISABLE_8:RW+:0:2:=0x00
	0x02800000,   // 2152: PHY_DATA_DC_DQ_INIT_SLV_DELAY_8:RW+:16:11:=0x0280 PHY_DATA_DC_DQS_INIT_SLV_DELAY_8:RW+:0:10:=0x0000
	0x80800100,   // 2153: PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_8:RW+:24:8:=0x80 PHY_DATA_DC_DM_CLK_SE_THRSHLD_8:RW+:16:8:=0x80 PHY_DATA_DC_WDQLVL_ENABLE_8:RW+:8:1:=0x01 PHY_DATA_DC_WRLVL_ENABLE_8:RW+:0:1:=0x01
	0x00000520,   // 2154: PHY_RDDATA_EN_DLY_8:RW+:8:5:=0x0b PHY_MEAS_DLY_STEP_ENABLE_8:RW+:0:7:=0x20
	0x72631054,   // 2155: PHY_DQ_DM_SWIZZLE0_8:RW+:0:32:=0x76543210
	0x00000008,   // 2156: PHY_DQ_DM_SWIZZLE1_8:RW+:0:4:=0x08
	0x02800280,   // 2157: PHY_CLK_WRDQ1_SLAVE_DELAY_8:RW+:16:11:=0x0280 PHY_CLK_WRDQ0_SLAVE_DELAY_8:RW+:0:11:=0x0280
	0x02800280,   // 2158: PHY_CLK_WRDQ3_SLAVE_DELAY_8:RW+:16:11:=0x0280 PHY_CLK_WRDQ2_SLAVE_DELAY_8:RW+:0:11:=0x0280
	0x02800280,   // 2159: PHY_CLK_WRDQ5_SLAVE_DELAY_8:RW+:16:11:=0x0280 PHY_CLK_WRDQ4_SLAVE_DELAY_8:RW+:0:11:=0x0280
	0x02800280,   // 2160: PHY_CLK_WRDQ7_SLAVE_DELAY_8:RW+:16:11:=0x0280 PHY_CLK_WRDQ6_SLAVE_DELAY_8:RW+:0:11:=0x0280
	0x00000280,   // 2161: PHY_CLK_WRDQS_SLAVE_DELAY_8:RW+:16:10:=0x0000 PHY_CLK_WRDM_SLAVE_DELAY_8:RW+:0:11:=0x0280
	0x00008000,   // 2162: PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_8:RW+:8:10:=0x00a0 PHY_WRLVL_THRESHOLD_ADJUST_8:RW+:0:2:=0x00
	0x00800080,   // 2163: PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2164: PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2165: PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2166: PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2167: PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2168: PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2169: PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2170: PHY_RDDQS_DM_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2171: PHY_RDDQS_DQ0_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DM_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2172: PHY_RDDQS_DQ1_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ0_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2173: PHY_RDDQS_DQ2_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ1_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2174: PHY_RDDQS_DQ3_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ2_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2175: PHY_RDDQS_DQ4_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ3_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2176: PHY_RDDQS_DQ5_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ4_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2177: PHY_RDDQS_DQ6_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ5_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2178: PHY_RDDQS_DQ7_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ6_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00800080,   // 2179: PHY_RDDQS_DM_VH_RISE_SLAVE_DELAY_8:RW+:16:10:=0x00a0 PHY_RDDQS_DQ7_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x00330080,   // 2180: PHY_RDDQS_GATE_SLAVE_DELAY_8:RW+:16:10:=0x0033 PHY_RDDQS_DM_VH_FALL_SLAVE_DELAY_8:RW+:0:10:=0x00a0
	0x01A00002,   // 2181: PHY_WRLVL_DELAY_EARLY_THRESHOLD_8:RW+:16:10:=0x01A0 PHY_WRITE_PATH_LAT_ADD_8:RW+:8:3:=0x00 PHY_RDDQS_LATENCY_ADJUST_8:RW+:0:4:=0x02
	0x00000000,   // 2182: PHY_WRLVL_EARLY_FORCE_ZERO_8:RW+:16:1:=0x00 PHY_WRLVL_DELAY_PERIOD_THRESHOLD_8:RW+:0:10:=0x0000
	0x00010000,   // 2183: PHY_GTLVL_LAT_ADJ_START_8:RW+:16:4:=0x01 PHY_GTLVL_RDDQS_SLV_DLY_START_8:RW+:0:10:=0x0000
	0x02000200,   // 2184: PHY_WDQLVL_DQDM_SLV_DLY_START_8:RW+:16:11:=0x0200 PHY_X4_WDQLVL_DQDM_SLV_DLY_START_8:RW+:0:11:=0x0200
	0x00000008,   // 2185: PHY_X4_NTP_PASS_8:RW+:16:1:=0x00 PHY_NTP_PASS_8:RW+:8:1:=0x00 PHY_NTP_WRLAT_START_8:RW+:0:4:=0x08
	0x00000000,   // 2186: PHY_X4_WRLVL_THRESHOLD_ADJUST_8:RW+:16:2:=0x00 PHY_X4_CLK_WRDQS_SLAVE_DELAY_8:RW+:0:10:=0x0000
	0x00020033,   // 2187: PHY_X4_WRITE_PATH_LAT_ADD_8:RW+:24:3:=0x00 PHY_X4_RDDQS_LATENCY_ADJUST_8:RW+:16:4:=0x02 PHY_X4_RDDQS_GATE_SLAVE_DELAY_8:RW+:0:10:=0x0033
	0x000001A0,   // 2188: PHY_X4_WRLVL_DELAY_PERIOD_THRESHOLD_8:RW+:16:10:=0x0000 PHY_X4_WRLVL_DELAY_EARLY_THRESHOLD_8:RW+:0:10:=0x01a0
	0x01000000,   // 2189: PHY_X4_GTLVL_LAT_ADJ_START_8:RW+:24:4:=0x00 PHY_X4_GTLVL_RDDQS_SLV_DLY_START_8:RW+:8:10:=0x0000 PHY_X4_WRLVL_EARLY_FORCE_ZERO_8:RW+:0:1:=0x00
	0x00000000,   // 2190: PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_8:RW+:0:10:=0x0000
	0x20202020,   // 2191: PHY_DATA_DC_DQ2_CLK_ADJUST_8:RW+:24:8:=0x20 PHY_DATA_DC_DQ1_CLK_ADJUST_8:RW+:16:8:=0x20 PHY_DATA_DC_DQ0_CLK_ADJUST_8:RW+:8:8:=0x20 PHY_DATA_DC_DQS_CLK_ADJUST_8:RW+:0:8:=0x20
	0x20202020,   // 2192: PHY_DATA_DC_DQ6_CLK_ADJUST_8:RW+:24:8:=0x20 PHY_DATA_DC_DQ5_CLK_ADJUST_8:RW+:16:8:=0x20 PHY_DATA_DC_DQ4_CLK_ADJUST_8:RW+:8:8:=0x20 PHY_DATA_DC_DQ3_CLK_ADJUST_8:RW+:0:8:=0x20
	0x00002020,   // 2193: PHY_DSLICE_PAD_BOOSTPN_SETTING_8:RW+:16:16:=0x0000 PHY_DATA_DC_DM_CLK_ADJUST_8:RW+:8:8:=0x20 PHY_DATA_DC_DQ7_CLK_ADJUST_8:RW+:0:8:=0x20
	0x00000000,   // 2194: PHY_DSLICE_X4_PAD_RX_CTLE_SETTING_8:RW+:24:6:=0x00 PHY_DSLICE_X4_PAD_BOOSTPN_SETTING_8:RW+:8:16:=0x0000 PHY_DSLICE_PAD_RX_CTLE_SETTING_8:RW+:0:6:=0x00
	0x00000000,   // 2195: PHY_X4_DQS_FFE_8:RW+:24:2:=0x00 PHY_X4_DQ_FFE_8:RW+:16:2:=0x00 PHY_DQS_FFE_8:RW+:8:2:=0x00 PHY_DQ_FFE_8:RW+:0:2:=0x00
	0x00000000,   // 2196: PHY_RX_CAL_DQ0_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2197: PHY_RX_CAL_DQ1_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2198: PHY_RX_CAL_DQ2_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2199: PHY_RX_CAL_DQ3_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2200: PHY_RX_CAL_DQ4_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2201: PHY_RX_CAL_DQ5_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2202: PHY_RX_CAL_DQ6_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2203: PHY_RX_CAL_DQ7_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2204: PHY_RX_CAL_DM_8:RW_D+:0:18:=0x000000
	0x00000000,   // 2205:
	0x00000000,   // 2206:
	0x00000000,   // 2207:
	0x00000000,   // 2208:
	0x00000000,   // 2209:
	0x00000000,   // 2210:
	0x00000000,   // 2211:
	0x00000000,   // 2212:
	0x00000000,   // 2213:
	0x00000000,   // 2214:
	0x00000000,   // 2215:
	0x00000000,   // 2216:
	0x00000000,   // 2217:
	0x00000000,   // 2218:
	0x00000000,   // 2219:
	0x00000000,   // 2220:
	0x00000000,   // 2221:
	0x00000000,   // 2222:
	0x00000000,   // 2223:
	0x00000000,   // 2224:
	0x00000000,   // 2225:
	0x00000000,   // 2226:
	0x00000000,   // 2227:
	0x00000000,   // 2228:
	0x00000000,   // 2229:
	0x00000000,   // 2230:
	0x00000000,   // 2231:
	0x00000000,   // 2232:
	0x00000000,   // 2233:
	0x00000000,   // 2234:
	0x00000000,   // 2235:
	0x00000000,   // 2236:
	0x00000000,   // 2237:
	0x00000000,   // 2238:
	0x00000000,   // 2239:
	0x00000000,   // 2240:
	0x00000000,   // 2241:
	0x00000000,   // 2242:
	0x00000000,   // 2243:
	0x00000000,   // 2244:
	0x00000000,   // 2245:
	0x00000000,   // 2246:
	0x00000000,   // 2247:
	0x00000000,   // 2248:
	0x00000000,   // 2249:
	0x00000000,   // 2250:
	0x00000000,   // 2251:
	0x00000000,   // 2252:
	0x00000000,   // 2253:
	0x00000000,   // 2254:
	0x00000000,   // 2255:
	0x00000000,   // 2256:
	0x00000000,   // 2257:
	0x00000000,   // 2258:
	0x00000000,   // 2259:
	0x00000000,   // 2260:
	0x00000000,   // 2261:
	0x00000000,   // 2262:
	0x00000000,   // 2263:
	0x00000000,   // 2264:
	0x00000000,   // 2265:
	0x00000000,   // 2266:
	0x00000000,   // 2267:
	0x00000000,   // 2268:
	0x00000000,   // 2269:
	0x00000000,   // 2270:
	0x00000000,   // 2271:
	0x00000000,   // 2272:
	0x00000000,   // 2273:
	0x00000000,   // 2274:
	0x00000000,   // 2275:
	0x00000000,   // 2276:
	0x00000000,   // 2277:
	0x00000000,   // 2278:
	0x00000000,   // 2279:
	0x00000000,   // 2280:
	0x00000000,   // 2281:
	0x00000000,   // 2282:
	0x00000000,   // 2283:
	0x00000000,   // 2284:
	0x00000000,   // 2285:
	0x00000000,   // 2286:
	0x00000000,   // 2287:
	0x00000000,   // 2288:
	0x00000000,   // 2289:
	0x00000000,   // 2290:
	0x00000000,   // 2291:
	0x00000000,   // 2292:
	0x00000000,   // 2293:
	0x00000000,   // 2294:
	0x00000000,   // 2295:
	0x00000000,   // 2296:
	0x00000000,   // 2297:
	0x00000000,   // 2298:
	0x00000000,   // 2299:
	0x00000000,   // 2300:
	0x00000000,   // 2301:
	0x00000000,   // 2302:
	0x00000000,   // 2303:
	0x00000000,   // 2304: PHY_FREQ_SEL:RW:0:1:=0x00
	0x01000100,   // 2305: PHY_DFI40_INACTIVE:RW:24:1:=0x01 PHY_FREQ_SEL_INDEX:RW+:16:1:=0x00 PHY_FREQ_SEL_MULTICAST_EN:RW+:8:1:=0x01 PHY_FREQ_SEL_FROM_REGIF:RW_D:0:1:=0x00
	0x00000000,   // 2306: PHY_SW_GRP3_SHIFT_0:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_0:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_0:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_0:RW+:0:4:=0x00
	0x00000000,   // 2307: PHY_SW_GRP3_SHIFT_1:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_1:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_1:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_1:RW+:0:4:=0x00
	0x00000000,   // 2308: PHY_SW_GRP3_SHIFT_2:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_2:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_2:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_2:RW+:0:4:=0x00
	0x00000000,   // 2309: PHY_SW_GRP3_SHIFT_3:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_3:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_3:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_3:RW+:0:4:=0x00
	0x00000000,   // 2310: PHY_SW_GRP3_SHIFT_4:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_4:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_4:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_4:RW+:0:4:=0x00
	0x00000000,   // 2311: PHY_SW_GRP3_SHIFT_5:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_5:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_5:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_5:RW+:0:4:=0x00
	0x00000000,   // 2312: PHY_SW_GRP3_SHIFT_6:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_6:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_6:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_6:RW+:0:4:=0x00
	0x00000000,   // 2313: PHY_SW_GRP3_SHIFT_7:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_7:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_7:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_7:RW+:0:4:=0x00
	0x00000000,   // 2314: PHY_SW_GRP3_SHIFT_8:RW+:24:4:=0x00 PHY_SW_GRP2_SHIFT_8:RW+:16:4:=0x00 PHY_SW_GRP1_SHIFT_8:RW+:8:4:=0x00 PHY_SW_GRP0_SHIFT_8:RW+:0:4:=0x00
	0x00050000,   // 2315: PHY_GRP_BYPASS_OVERRIDE:RW:24:1:=0x00 PHY_SW_GRP_BYPASS_SHIFT:RW:16:4:=0x05 PHY_GRP_BYPASS_SLAVE_DELAY:RW:0:10:=0x0000
	0x00000101,   // 2316: PHY_ADRCTL_MASTER_DLY_LOCK_OBS_SELECT:RW:24:4:=0x00 PHY_ADRCTL_MANUAL_CLEAR:WR:16:2:=0x00 PHY_MANUAL_UPDATE_PHYUPD_ENABLE:RW_D:8:1:=0x01 SC_PHY_MANUAL_UPDATE:WR:0:1:=0x00
	0x00000000,   // 2317: PHY_ADRCTL_SNAP_OBS_REGS:WR:24:1:=0x00 PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE:RW:16:3:=0x00 PHY_ADRCTL_MASTER_DLY_LOCK_OBS:RD:0:10:=0x0000
	0x00800801,   // 2318: PHY_CLK_DC_WEIGHT:RW:24:2:=0x00 PHY_CLK_DC_CAL_TIMEOUT:RW:16:8:=0x80 PHY_CLK_DC_CAL_SAMPLE_WAIT:RW:8:8:=0x08 PHY_DFI_PHYUPD_TYPE:RW:0:2:=0x01
	0x08102000,   // 2319: PHY_CLK_DC_ADJUST_THRSHLD:RW:24:8:=0x08 PHY_CLK_DC_ADJUST_SAMPLE_CNT:RW:16:8:=0x10 PHY_CLK_DC_ADJUST_START:RW:8:6:=0x20 PHY_CLK_DC_FREQ_CHG_ADJ:RW:0:1:=0x00
	0x00000000,   // 2320: SC_PHY_UPDATE_CLK_CAL_VALUES:WR:24:1:=0x00 PHY_CLK_DC_CAL_START:RW+:16:1:=0x00 PHY_CLK_DC_CAL_POLARITY:RW:8:1:=0x00 PHY_CLK_DC_ADJUST_DIRECT:RW:0:1:=0x00
	0x00000000,   // 2321: PHY_SW_TXIO_CTRL_2:RW:24:4:=0x00 PHY_SW_TXIO_CTRL_1:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_0:RW:8:4:=0x00 PHY_CONTINUOUS_CLK_CAL_UPDATE:RW:0:1:=0x00
	0x00000000,   // 2322: PHY_SW_TXIO_CTRL_6:RW:24:4:=0x00 PHY_SW_TXIO_CTRL_5:RW:16:4:=0x00 PHY_SW_TXIO_CTRL_4:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_3:RW:0:4:=0x00
	0x06000000,   // 2323: PHY_ADRCTL_SW_TXPWR_CTRL_0:RW:24:4:=0x06 PHY_MEMCLK_SW_TXIO_CTRL:RW:16:1:=0x00 PHY_SW_TXIO_CTRL_8:RW:8:4:=0x00 PHY_SW_TXIO_CTRL_7:RW:0:4:=0x00
	0x0F0F0F0E,   // 2324: PHY_ADRCTL_SW_TXPWR_CTRL_4:RW:24:4:=0x0f PHY_ADRCTL_SW_TXPWR_CTRL_3:RW:16:4:=0x0f PHY_ADRCTL_SW_TXPWR_CTRL_2:RW:8:4:=0x0f PHY_ADRCTL_SW_TXPWR_CTRL_1:RW:0:4:=0x0e
	0x0F0F0F0F,   // 2325: PHY_ADRCTL_SW_TXPWR_CTRL_8:RW:24:4:=0x0f PHY_ADRCTL_SW_TXPWR_CTRL_7:RW:16:4:=0x0f PHY_ADRCTL_SW_TXPWR_CTRL_6:RW:8:4:=0x0f PHY_ADRCTL_SW_TXPWR_CTRL_5:RW:0:4:=0x0f
	0x00010101,   // 2326: PHY_BYTE_DISABLE_STATIC_TOG_DISABLE:RW:16:1:=0x01 PHY_TOP_STATIC_TOG_DISABLE:RW:8:1:=0x01 PHY_MEMCLK_SW_TXPWR_CTRL:RW:0:1:=0x01
	0x010F0004,   // 2327: PHY_MEMCLK_STATIC_TOG_DISABLE:RW:24:1:=0x01 PHY_ADRCTL_STATIC_TOG_DISABLE:RW:16:4:=0x0f PHY_STATIC_TOG_CONTROL:RW:0:16:=0x0004
	0x00000000,   // 2328: PHY_CLK_SWITCH_OBS:RD:0:32:=0x00000000
	0x00000064,   // 2329: PHY_PLL_WAIT:RW:0:16:=0x0064
	0x00000000,   // 2330: PHY_SW_PLL_BYPASS:RW+:0:1:=0x00
	0x00000000,   // 2331: PHY_SET_DFI_INPUT_3:RW_D:24:4:=0x00 PHY_SET_DFI_INPUT_2:RW_D:16:4:=0x00 PHY_SET_DFI_INPUT_1:RW_D:8:4:=0x00 PHY_SET_DFI_INPUT_0:RW_D:0:4:=0x00
	0x00000000,   // 2332: PHY_SET_DFI_INPUT_7:RW_D:24:4:=0x00 PHY_SET_DFI_INPUT_6:RW_D:16:4:=0x00 PHY_SET_DFI_INPUT_5:RW_D:8:4:=0x00 PHY_SET_DFI_INPUT_4:RW_D:0:4:=0x00
	0x00202000,   // 2333: PHY_CLK_DC_INIT_DISABLE:RW+:24:1:=0x00 PHY_CLK_DC_ADJUST_1:RW+:16:8:=0x20 PHY_CLK_DC_ADJUST_0:RW+:8:8:=0x20 PHY_SET_DFI_INPUT_8:RW_D:0:4:=0x00
	0x01000480,   // 2334: PHY_USE_PLL_DSKEWCALLOCK:RW:24:1:=0x01 PHY_PLL_CTRL_OVERRIDE:RW:8:16:=0x0004 PHY_CLK_DC_DM_THRSHLD:RW+:0:8:=0x80
	0x00050000,   // 2335: SC_PHY_PLL_SPO_CAL_SNAP_OBS:WR:24:2:=0x00 PHY_PLL_SPO_CAL_CTRL:RW:0:19:=0x050000
	0x00000000,   // 2336: PHY_PLL_OBS_0:RD:0:16:=0x0000
	0x00000000,   // 2337: PHY_PLL_SPO_CAL_OBS_0:RD:0:17:=0x000000
	0x00000000,   // 2338: PHY_PLL_OBS_1:RD:0:16:=0x0000
	0x01000000,   // 2339: PHY_PLL_TESTOUT_SEL:RW:24:1:=0x01 PHY_PLL_SPO_CAL_OBS_1:RD:0:17:=0x000000
	0x00010707,   // 2340: PHY_LS_IDLE_EN:RW:16:1:=0x01 PHY_LP_WAKEUP:RW:8:8:=0x07 PHY_TCKSRE_WAIT:RW:0:4:=0x0b
	0x00000054,   // 2341: PHY_TDFI_PHY_WRDELAY:RW:16:1:=0x00 PHY_LP_CTRLUPD_CNTR_CFG:RW:0:10:=0x0054
	0x04102000,   // 2342: PHY_TST_CLK_PAD_CTRL:RW+:0:32:=0x04102000
	0x00024410,   // 2343: PHY_PAD_FDBK_TERM:RW+:0:18:=0x004410
	0x00024410,   // 2344: PHY_PAD_X4_FDBK_TERM:RW+:0:18:=0x004410
	0x00004410,   // 2345: PHY_PAD_DATA_TERM:RW+:0:17:=0x004410
	0x00004410,   // 2346: PHY_PAD_DQS_TERM:RW+:0:17:=0x004410
	0x00004410,   // 2347: PHY_PAD_ADDR_TERM:RW+:0:18:=0x004410
	0x00004410,   // 2348: PHY_PAD_CLK_TERM:RW+:0:18:=0x004410
	0x00024410,   // 2349: PHY_PAD_ERR_TERM:RW+:0:18:=0x004410
	0x00004410,   // 2350: PHY_PAD_CKE_TERM:RW+:0:18:=0x004410
	0x00004410,   // 2351: PHY_PAD_RST_TERM:RW+:0:18:=0x004410
	0x00004410,   // 2352: PHY_PAD_CS_TERM:RW+:0:18:=0x004410
	0x00004410,   // 2353: PHY_PAD_ODT_TERM:RW+:0:18:=0x004410
	0x00000000,   // 2354: PHY_ADRCTL_RX_CAL:RW:0:10:=0x0000
	0x00000000,   // 2355: PHY_TST_CLK_PAD_CTRL2:RW:0:24:=0x000000
	0x00040000,   // 2356: PHY_TST_CLK_PAD_CTRL3:RW:0:22:=0x040000
	0x00000000,   // 2357: PHY_TST_CLK_PAD_CTRL4:RW:0:27:=0x00000000
	0x00000044,   // 2358: PHY_CAL_START_0:WR:24:1:=0x00 PHY_CAL_CLEAR_0:WR:16:1:=0x00 PHY_CAL_MODE_0:RW:0:13:=0x0044
	0x00000000,   // 2359: PHY_CAL_INTERVAL_COUNT_0:RW:0:32:=0x00000000
	0x00000008,   // 2360: PHY_CAL_RESULT_OBS_0:RD:8:24:=0x000000 PHY_CAL_SAMPLE_WAIT_0:RW:0:8:=0x08
	0x00000000,   // 2361: PHY_CAL_RESULT2_OBS_0:RD:0:24:=0x000000
	0x00000000,   // 2362: PHY_CAL_RESULT4_OBS_0:RD:0:24:=0x000000
	0x00000000,   // 2363: PHY_CAL_RESULT5_OBS_0:RD:0:24:=0x000000
	0x00000000,   // 2364: PHY_CAL_RESULT6_OBS_0:RD:0:24:=0x000000
	0x03000000,   // 2365: PHY_CAL_CPTR_CNT_0:RW:24:7:=0x03 PHY_CAL_RESULT7_OBS_0:RD:0:24:=0x000000
	0x00000000,   // 2366: PHY_CAL_DBG_CFG_0:RW:24:1:=0x00 PHY_CAL_RCV_FINE_ADJ_0:RW:16:8:=0x00 PHY_CAL_PD_FINE_ADJ_0:RW:8:8:=0x00 PHY_CAL_PU_FINE_ADJ_0:RW:0:8:=0x00
	0x00000000,   // 2367: SC_PHY_PAD_DBG_CONT_0:WR:0:1:=0x00
	0x00000000,   // 2368: PHY_CAL_RESULT3_OBS_0:RD:0:32:=0x00000000
	0x04102006,   // 2369: PHY_CAL_SLOPE_ADJ_0:RW_D:8:20:=0x041020 PHY_ADRCTL_PVT_MAP_0:RW:0:8:=0x35
	0x00041020,   // 2370: PHY_CAL_SLOPE_ADJ_PASS2_0:RW_D:0:20:=0x041020
	0x01C98C98,   // 2371: PHY_CAL_TWO_PASS_CFG_0:RW_D:0:25:=0x01c98c98
	0x3F400000,   // 2372: PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0:RW_D:24:6:=0x3f PHY_CAL_SW_CAL_CFG_0:RW:0:23:=0x400000
	0x3F3F1F3F,   // 2373: PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0:RW_D:24:6:=0x3f PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0:RW_D:16:6:=0x3f PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0:RW_D:8:5:=0x1f PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0:RW_D:0:6:=0x3f
	0x1F3F3F1F,   // 2374: PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0:RW:24:5:=0x1f PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0:RW:16:6:=0x3f PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0:RW:8:6:=0x3f PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0:RW_D:0:5:=0x1f
	0x001F3F3F,   // 2375: PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0:RW:16:5:=0x1f PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0:RW:8:6:=0x3f PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0:RW:0:6:=0x3f
	0x00000000,   // 2376: PHY_AC_LPBK_ERR_CLEAR:WR:24:1:=0x00 PHY_ADRCTL_MANUAL_UPDATE:WR:16:1:=0x00 PHY_PAD_ATB_CTRL:RW:0:16:=0x0000
	0x00000000,   // 2377: PHY_AC_LPBK_ENABLE:RW:8:9:=0x0000 PHY_AC_LPBK_OBS_SELECT:RW:0:4:=0x00
	0x00010000,   // 2378: PHY_AC_PRBS_PATTERN_MASK:RW:24:4:=0x00 PHY_AC_PRBS_PATTERN_START:RW_D:16:7:=0x01 PHY_AC_LPBK_CONTROL:RW:0:9:=0x0000
	0x00000000,   // 2379: PHY_AC_LPBK_RESULT_OBS:RD:0:32:=0x00000000
	0x00000000,   // 2380: PHY_AC_CLK_LPBK_CONTROL:RW:16:6:=0x00 PHY_AC_CLK_LPBK_ENABLE:RW:8:2:=0x00 PHY_AC_CLK_LPBK_OBS_SELECT:RW:0:1:=0x00
	0x00000000,   // 2381: PHY_TOP_PWR_RDC_DISABLE:RW_D:24:1:=0x00 PHY_AC_PWR_RDC_DISABLE:RW:16:1:=0x00 PHY_AC_CLK_LPBK_RESULT_OBS:RD:0:16:=0x0000
	0x00000000,   // 2382: PHY_AC_SLV_DLY_CTRL_GATE_DISABLE:RW_D:0:1:=0x00
	0x00000000,   // 2383: PHY_DDL_AC_ENABLE:RW:0:32:=0x00000000
	0x00000000,   // 2384: PHY_DDL_AC_MODE:RW:0:26:=0x00000000
	0x00000000,   // 2385: PHY_DDL_AC_MASK:RW:0:6:=0x00
	0x00000000,   // 2386: PHY_DDL_AC_TEST_OBS:RD:0:32:=0x00000000
	0x00040700,   // 2387: PHY_DDL_TRACK_UPD_THRESHOLD_AC:RW:16:8:=0x04 PHY_INIT_UPDATE_CONFIG:RW:8:3:=0x07 PHY_DDL_AC_TEST_INDEX:RW:0:2:=0x00
	0x00000000,   // 2388: PHY_ERR_STATUS:RW+:24:3:=0x00 PHY_ERR_MASK_EN:RW:16:3:=0x00 PHY_CA_PARITY_ERR_PULSE_MIN:RW:0:16:=0x0000
	0x00000000,   // 2389: PHY_DS0_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000000,   // 2390: PHY_DS1_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000000,   // 2391: PHY_DS2_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000000,   // 2392: PHY_DS3_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000000,   // 2393: PHY_DS4_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000000,   // 2394: PHY_DS5_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000000,   // 2395: PHY_DS6_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000000,   // 2396: PHY_DS7_DQS_ERR_COUNTER:RD:0:32:=0x00000000
	0x00000002,   // 2397: PHY_AC_INIT_COMPLETE_OBS:RD:8:17:=0x000000 PHY_DLL_RST_EN:RW_D:0:2:=0x02
	0x01000000,   // 2398: PHY_ERR_IE:RW:24:1:=0x01 PHY_UPDATE_MASK:RW:16:1:=0x00 PHY_DS_INIT_COMPLETE_OBS:RD:0:9:=0x0000
	0x00000000,   // 2399: PHY_GRP_SHIFT_OBS_SELECT:RW:16:6:=0x00 PHY_GRP_SLV_DLY_ENC_OBS_SELECT:RW:8:7:=0x00 PHY_AC_DCC_RXCAL_CTRL_GATE_DISABLE:RW_D:0:1:=0x00
	0x00000000,   // 2400: PHY_GRP_SHIFT_OBS:RD:16:2:=0x00 PHY_GRP_SLV_DLY_ENC_OBS:RD:0:11:=0x0000
	0x00000000,   // 2401: PHY_PAD_CAL_IO_CFG_0:RW+:0:18:=0x000000
	0x00000000,   // 2402: PHY_PAD_ACS_RX_PCLK_CLK_SEL:RW+:24:3:=0x00 PHY_PAD_ACS_IO_CFG:RW+:0:17:=0x000000
	0x00000000,   // 2403: PHY_PAD_ADR_RX_PCLK_CLK_SEL:RW+:24:3:=0x00 PHY_PAD_ADR_IO_CFG:RW+:0:19:=0x000000
	0x00000000,   // 2404: PHY_PLL_BYPASS:RW+:0:1:=0x00
	0x00001142,   // 2405: PHY_LOW_FREQ_SEL:RW+:16:1:=0x00 PHY_PLL_CTRL:RW+:0:13:=0x1142
	0x000004C0,   // 2406: PHY_ADRCTL_SW_MASTER_MODE:RW+:16:4:=0x00 PHY_PAD_VREF_CTRL_AC:RW:0:12:=0x0400
	0x42080010,   // 2407: PHY_ADRCTL_MASTER_DELAY_WAIT:RW+:24:8:=0x42 PHY_ADRCTL_MASTER_DELAY_STEP:RW+:16:6:=0x08 PHY_ADRCTL_MASTER_DELAY_START:RW+:0:11:=0x0010
	0x0001003E,   // 2408: PHY_GRP0_SLAVE_DELAY_0:RW+:8:10:=0x0100 PHY_ADRCTL_MASTER_DELAY_HALF_MEASURE:RW+:0:8:=0x3e
	0x01000100,   // 2409: PHY_GRP2_SLAVE_DELAY_0:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_0:RW+:0:10:=0x0100
	0x01000100,   // 2410: PHY_GRP0_SLAVE_DELAY_1:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_0:RW+:0:10:=0x0100
	0x01000100,   // 2411: PHY_GRP2_SLAVE_DELAY_1:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_1:RW+:0:10:=0x0100
	0x01000100,   // 2412: PHY_GRP0_SLAVE_DELAY_2:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_1:RW+:0:10:=0x0100
	0x01000100,   // 2413: PHY_GRP2_SLAVE_DELAY_2:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_2:RW+:0:10:=0x0100
	0x01000100,   // 2414: PHY_GRP0_SLAVE_DELAY_3:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_2:RW+:0:10:=0x0100
	0x01000100,   // 2415: PHY_GRP2_SLAVE_DELAY_3:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_3:RW+:0:10:=0x0100
	0x01000100,   // 2416: PHY_GRP0_SLAVE_DELAY_4:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_3:RW+:0:10:=0x0100
	0x01000100,   // 2417: PHY_GRP2_SLAVE_DELAY_4:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_4:RW+:0:10:=0x0100
	0x01000100,   // 2418: PHY_GRP0_SLAVE_DELAY_5:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_4:RW+:0:10:=0x0100
	0x01000100,   // 2419: PHY_GRP2_SLAVE_DELAY_5:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_5:RW+:0:10:=0x0100
	0x01000100,   // 2420: PHY_GRP0_SLAVE_DELAY_6:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_5:RW+:0:10:=0x0100
	0x01000100,   // 2421: PHY_GRP2_SLAVE_DELAY_6:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_6:RW+:0:10:=0x0100
	0x01000100,   // 2422: PHY_GRP0_SLAVE_DELAY_7:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_6:RW+:0:10:=0x0100
	0x01000100,   // 2423: PHY_GRP2_SLAVE_DELAY_7:RW+:16:10:=0x0100 PHY_GRP1_SLAVE_DELAY_7:RW+:0:10:=0x0100
	0x01000100,   // 2424: PHY_GRP0_SLAVE_DELAY_8:RW+:16:10:=0x0100 PHY_GRP3_SLAVE_DELAY_7:RW+:0:10:=0x0100
	0x00000100,   // 2425: PHY_GRP1_SLAVE_DELAY_8:RW+:0:10:=0x0100
	0x00000100,   // 2426: PHY_GRP2_SLAVE_DELAY_8:RW+:0:10:=0x0100
	0x00000100,   // 2427: PHY_GRP3_SLAVE_DELAY_8:RW+:0:10:=0x0100
	0x00000002,   // 2428: PHY_CLK_DC_CAL_CLK_SEL:RW+:0:3:=0x02
	0x30823FFF,   // 2429: PHY_PAD_FDBK_DRIVE:RW+:0:30:=0x000200ff
	0x000000C0,   // 2430: PHY_PAD_FDBK_DRIVE2:RW+:0:19:=0x020008
	0x30823FFF,   // 2431: PHY_PAD_X4_FDBK_DRIVE:RW+:0:30:=0x000200ff
	0x000000C0,   // 2432: PHY_PAD_X4_FDBK_DRIVE2:RW+:0:19:=0x020008
	0x4C00053F,   // 2433: PHY_PAD_DATA_DRIVE:RW+:0:31:=0x08000800
	0x3000013F,   // 2434: PHY_PAD_DQS_DRIVE:RW+:0:32:=0x00000100
	0x10053F11,   // 2435: PHY_PAD_ADDR_DRIVE:RW+:0:30:=0x00010011
	0x01FF0000,   // 2436: PHY_PAD_ADDR_DRIVE2:RW+:0:28:=0x01ffff00
	0x00053FFF,   // 2437: PHY_PAD_CLK_DRIVE:RW+:0:32:=0x000100ff
	0x00008811,   // 2438: PHY_PAD_CLK_DRIVE2:RW+:0:19:=0x008011
	0x30053F11,   // 2439: PHY_PAD_ERR_DRIVE:RW+:0:30:=0x00010011
	0x01FF0000,   // 2440: PHY_PAD_ERR_DRIVE2:RW+:0:28:=0x01ffff00
	0x30013F11,   // 2441: PHY_PAD_CKE_DRIVE:RW+:0:30:=0x00010011
	0x01FF0000,   // 2442: PHY_PAD_CKE_DRIVE2:RW+:0:28:=0x01ffff00
	0x20013F11,   // 2443: PHY_PAD_RST_DRIVE:RW+:0:30:=0x00010011
	0x01FF0000,   // 2444: PHY_PAD_RST_DRIVE2:RW+:0:28:=0x01ffff00
	0x20013F11,   // 2445: PHY_PAD_CS_DRIVE:RW+:0:30:=0x00010011
	0x01FF0000,   // 2446: PHY_PAD_CS_DRIVE2:RW+:0:28:=0x01ffff00
	0x30013F11,   // 2447: PHY_PAD_ODT_DRIVE:RW+:0:30:=0x00010011
	0x01FF0000,   // 2448: PHY_PAD_ODT_DRIVE2:RW+:0:28:=0x01ffff00
	0x20040005    // 2449: PHY_CAL_SETTLING_PRD_0:RW+:24:7:=0x20 PHY_CAL_VREF_SWITCH_TIMER_0:RW+:8:16:=0x0400 PHY_CAL_CLK_SELECT_0:RW+:0:3:=0x00
};

