Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr  6 16:57:13 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys_hdmi_timing_summary_routed.rpt -pb nexys_hdmi_timing_summary_routed.pb -rpx nexys_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_hdmi
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (3201)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3201)
---------------------------------
 There are 3201 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.320     -246.330                    656                 9216        0.012        0.000                      0                 9216        2.633        0.000                       0                  3214  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    CLKFBIN             {0.000 12.500}       25.000          40.000          
    PixelClkIO          {0.000 12.500}       25.000          40.000          
    SerialClkIO         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    CLKFBIN_1           {0.000 12.500}       25.000          40.000          
    PixelClkIO_1        {0.000 12.500}       25.000          40.000          
    SerialClkIO_1       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.320     -246.330                    656                 9174        0.185        0.000                      0                 9174        7.500        0.000                       0                  3188  
    CLKFBIN                                                                                                                                                              23.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           22.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.313     -242.349                    650                 9174        0.185        0.000                      0                 9174        7.500        0.000                       0                  3188  
    CLKFBIN_1                                                                                                                                                            23.751        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                         22.845        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                         2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.320     -246.330                    656                 9174        0.012        0.000                      0                 9174  
clk_out1_clk_wiz_0    PixelClkIO                 18.583        0.000                      0                   38        0.205        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 18.585        0.000                      0                   38        0.207        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.320     -246.330                    656                 9174        0.012        0.000                      0                 9174  
clk_out1_clk_wiz_0    PixelClkIO_1               18.583        0.000                      0                   38        0.205        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               18.585        0.000                      0                   38        0.207        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.171        0.000                      0                    4        0.463        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.171        0.000                      0                    4        0.290        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.171        0.000                      0                    4        0.290        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.178        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          656  Failing Endpoints,  Worst Slack       -1.320ns,  Total Violation     -246.330ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[777]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.138ns  (logic 7.171ns (27.436%)  route 18.967ns (72.564%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.487    21.172    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X117Y117       LUT5 (Prop_lut5_I4_O)        0.124    21.296 r  si_ad_change_buffer[777]_i_11/O
                         net (fo=1, routed)           0.937    22.232    ROTATE_RIGHT4_out[777]
    SLICE_X127Y118       LUT3 (Prop_lut3_I0_O)        0.124    22.356 r  si_ad_change_buffer[777]_i_7/O
                         net (fo=1, routed)           0.318    22.674    si_ad_change_buffer[777]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.798 r  si_ad_change_buffer[777]_i_3/O
                         net (fo=1, routed)           0.544    23.342    si_ad_change_buffer[777]_i_3_n_0
    SLICE_X128Y118       LUT5 (Prop_lut5_I4_O)        0.124    23.466 r  si_ad_change_buffer[777]_i_1/O
                         net (fo=1, routed)           0.000    23.466    si_ad_change_buffer[777]_i_1_n_0
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.560    22.750    clk_out1
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.173    22.069    
    SLICE_X128Y118       FDRE (Setup_fdre_C_D)        0.077    22.146    si_ad_change_buffer_reg[777]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[321]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.219ns  (logic 7.503ns (28.617%)  route 18.716ns (71.383%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          0.885    11.347    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X80Y101        LUT6 (Prop_lut6_I5_O)        0.302    11.649 r  si_ad_change_buffer[799]_i_485/O
                         net (fo=58, routed)          1.357    13.006    si_ad_change_buffer[799]_i_485_n_0
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.130 r  si_ad_change_buffer[646]_i_35/O
                         net (fo=128, routed)         1.650    14.780    si_ad_change_buffer[646]_i_35_n_0
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.150    14.930 r  si_ad_change_buffer[392]_i_30/O
                         net (fo=4, routed)           1.099    16.030    si_ad_change_buffer[392]_i_30_n_0
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.326    16.356 r  si_ad_change_buffer[328]_i_28/O
                         net (fo=4, routed)           1.389    17.744    si_ad_change_buffer[328]_i_28_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.868 r  si_ad_change_buffer[328]_i_24/O
                         net (fo=4, routed)           0.985    18.853    si_ad_change_buffer[328]_i_24_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.977 r  si_ad_change_buffer[324]_i_20/O
                         net (fo=2, routed)           1.383    20.360    si_ad_change_buffer[324]_i_20_n_0
    SLICE_X59Y80         LUT3 (Prop_lut3_I0_O)        0.150    20.510 r  si_ad_change_buffer[322]_i_14/O
                         net (fo=2, routed)           0.807    21.317    si_ad_change_buffer[322]_i_14_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.326    21.643 r  si_ad_change_buffer[321]_i_8/O
                         net (fo=1, routed)           0.898    22.541    ROTATE_LEFT7_out[321]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.148    22.689 r  si_ad_change_buffer[321]_i_4/O
                         net (fo=1, routed)           0.530    23.219    si_ad_change_buffer[321]_i_4_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.328    23.547 r  si_ad_change_buffer[321]_i_1/O
                         net (fo=1, routed)           0.000    23.547    si_ad_change_buffer[321]_i_1_n_0
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.700    22.889    clk_out1
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.173    22.209    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.031    22.240    si_ad_change_buffer_reg[321]
  -------------------------------------------------------------------
                         required time                         22.240    
                         arrival time                         -23.547    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[779]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.227ns  (logic 7.171ns (27.342%)  route 19.056ns (72.658%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 22.921 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           0.627    20.040    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X106Y116       LUT3 (Prop_lut3_I0_O)        0.124    20.164 r  si_ad_change_buffer[779]_i_17/O
                         net (fo=2, routed)           0.632    20.796    si_ad_change_buffer[779]_i_17_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  si_ad_change_buffer[779]_i_11/O
                         net (fo=1, routed)           0.709    21.629    ROTATE_RIGHT4_out[779]
    SLICE_X119Y117       LUT3 (Prop_lut3_I0_O)        0.124    21.753 r  si_ad_change_buffer[779]_i_7/O
                         net (fo=1, routed)           1.151    22.904    si_ad_change_buffer[779]_i_7_n_0
    SLICE_X119Y94        LUT6 (Prop_lut6_I5_O)        0.124    23.028 r  si_ad_change_buffer[779]_i_3/O
                         net (fo=1, routed)           0.403    23.431    si_ad_change_buffer[779]_i_3_n_0
    SLICE_X119Y94        LUT5 (Prop_lut5_I4_O)        0.124    23.555 r  si_ad_change_buffer[779]_i_1/O
                         net (fo=1, routed)           0.000    23.555    si_ad_change_buffer[779]_i_1_n_0
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.732    22.921    clk_out1
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/C
                         clock pessimism             -0.507    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X119Y94        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[779]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -23.555    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.227ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[656]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.995ns  (logic 7.049ns (27.117%)  route 18.946ns (72.883%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         2.065    15.416    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I1_O)        0.124    15.540 r  si_ad_change_buffer[597]_i_33/O
                         net (fo=3, routed)           1.490    17.030    si_ad_change_buffer[597]_i_33_n_0
    SLICE_X124Y106       LUT6 (Prop_lut6_I5_O)        0.124    17.154 r  si_ad_change_buffer[661]_i_34/O
                         net (fo=2, routed)           0.986    18.140    si_ad_change_buffer[661]_i_34_n_0
    SLICE_X124Y120       LUT3 (Prop_lut3_I2_O)        0.150    18.290 r  si_ad_change_buffer[661]_i_30/O
                         net (fo=4, routed)           1.058    19.348    si_ad_change_buffer[661]_i_30_n_0
    SLICE_X123Y125       LUT6 (Prop_lut6_I5_O)        0.328    19.676 r  si_ad_change_buffer[661]_i_25/O
                         net (fo=4, routed)           0.866    20.542    si_ad_change_buffer[661]_i_25_n_0
    SLICE_X122Y126       LUT6 (Prop_lut6_I3_O)        0.124    20.666 r  si_ad_change_buffer[657]_i_19/O
                         net (fo=2, routed)           0.742    21.408    si_ad_change_buffer[657]_i_19_n_0
    SLICE_X114Y126       LUT5 (Prop_lut5_I4_O)        0.124    21.532 r  si_ad_change_buffer[656]_i_10/O
                         net (fo=1, routed)           0.964    22.496    ROTATE_LEFT7_out[656]
    SLICE_X114Y121       LUT3 (Prop_lut3_I2_O)        0.124    22.620 r  si_ad_change_buffer[656]_i_5/O
                         net (fo=1, routed)           0.579    23.199    si_ad_change_buffer[656]_i_5_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I5_O)        0.124    23.323 r  si_ad_change_buffer[656]_i_1/O
                         net (fo=1, routed)           0.000    23.323    si_ad_change_buffer[656]_i_1_n_0
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.556    22.746    clk_out1
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.173    22.065    
    SLICE_X122Y121       FDRE (Setup_fdre_C_D)        0.031    22.096    si_ad_change_buffer_reg[656]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -23.323    
  -------------------------------------------------------------------
                         slack                                 -1.227    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.039ns  (logic 7.279ns (27.954%)  route 18.760ns (72.046%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         1.840    15.191    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I1_O)        0.150    15.341 r  si_ad_change_buffer[309]_i_30/O
                         net (fo=2, routed)           0.965    16.306    si_ad_change_buffer[309]_i_30_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I3_O)        0.326    16.632 r  si_ad_change_buffer[309]_i_28/O
                         net (fo=4, routed)           1.206    17.838    si_ad_change_buffer[309]_i_28_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.962 r  si_ad_change_buffer[277]_i_27/O
                         net (fo=4, routed)           0.618    18.580    si_ad_change_buffer[277]_i_27_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.704 r  si_ad_change_buffer[265]_i_25/O
                         net (fo=2, routed)           1.184    19.888    si_ad_change_buffer[265]_i_25_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.153    20.041 r  si_ad_change_buffer[263]_i_17/O
                         net (fo=2, routed)           0.931    20.972    si_ad_change_buffer[263]_i_17_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.327    21.299 r  si_ad_change_buffer[262]_i_10/O
                         net (fo=1, routed)           1.058    22.357    ROTATE_LEFT7_out[262]
    SLICE_X46Y86         LUT3 (Prop_lut3_I2_O)        0.124    22.481 r  si_ad_change_buffer[262]_i_5/O
                         net (fo=1, routed)           0.762    23.243    si_ad_change_buffer[262]_i_5_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    23.367 r  si_ad_change_buffer[262]_i_1/O
                         net (fo=1, routed)           0.000    23.367    si_ad_change_buffer[262]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.699    22.888    clk_out1
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X47Y75         FDRE (Setup_fdre_C_D)        0.032    22.240    si_ad_change_buffer_reg[262]
  -------------------------------------------------------------------
                         required time                         22.240    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[776]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.911ns  (logic 7.171ns (27.676%)  route 18.740ns (72.324%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.509    21.194    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X116Y117       LUT5 (Prop_lut5_I2_O)        0.124    21.318 r  si_ad_change_buffer[776]_i_11/O
                         net (fo=1, routed)           0.611    21.929    ROTATE_RIGHT4_out[776]
    SLICE_X128Y117       LUT3 (Prop_lut3_I0_O)        0.124    22.053 r  si_ad_change_buffer[776]_i_7/O
                         net (fo=1, routed)           0.350    22.403    si_ad_change_buffer[776]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.527 r  si_ad_change_buffer[776]_i_3/O
                         net (fo=1, routed)           0.588    23.115    si_ad_change_buffer[776]_i_3_n_0
    SLICE_X128Y114       LUT5 (Prop_lut5_I4_O)        0.124    23.239 r  si_ad_change_buffer[776]_i_1/O
                         net (fo=1, routed)           0.000    23.239    si_ad_change_buffer[776]_i_1_n_0
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.565    22.755    clk_out1
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.173    22.074    
    SLICE_X128Y114       FDRE (Setup_fdre_C_D)        0.077    22.151    si_ad_change_buffer_reg[776]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -23.239    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.032ns  (logic 7.049ns (27.078%)  route 18.983ns (72.922%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.098    12.975    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X81Y102        LUT6 (Prop_lut6_I1_O)        0.124    13.099 r  si_ad_change_buffer[385]_i_116/O
                         net (fo=105, routed)         0.988    14.088    si_ad_change_buffer[385]_i_116_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.124    14.212 r  si_ad_change_buffer[593]_i_35/O
                         net (fo=2, routed)           1.848    16.060    si_ad_change_buffer[593]_i_35_n_0
    SLICE_X103Y109       LUT6 (Prop_lut6_I3_O)        0.124    16.184 r  si_ad_change_buffer[529]_i_29/O
                         net (fo=4, routed)           1.563    17.747    si_ad_change_buffer[529]_i_29_n_0
    SLICE_X114Y92        LUT6 (Prop_lut6_I3_O)        0.124    17.871 r  si_ad_change_buffer[481]_i_22/O
                         net (fo=4, routed)           1.022    18.893    si_ad_change_buffer[481]_i_22_n_0
    SLICE_X104Y95        LUT6 (Prop_lut6_I5_O)        0.124    19.017 r  si_ad_change_buffer[469]_i_18/O
                         net (fo=2, routed)           1.226    20.244    si_ad_change_buffer[469]_i_18_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I2_O)        0.152    20.396 r  si_ad_change_buffer[467]_i_12/O
                         net (fo=2, routed)           0.805    21.201    si_ad_change_buffer[467]_i_12_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I2_O)        0.326    21.527 r  si_ad_change_buffer[466]_i_7/O
                         net (fo=1, routed)           0.962    22.489    ROTATE_RIGHT4_out[466]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.124    22.613 r  si_ad_change_buffer[466]_i_4/O
                         net (fo=1, routed)           0.623    23.236    si_ad_change_buffer[466]_i_4_n_0
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.124    23.360 r  si_ad_change_buffer[466]_i_1/O
                         net (fo=1, routed)           0.000    23.360    si_ad_change_buffer[466]_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.714    22.903    clk_out1
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.173    22.223    
    SLICE_X112Y74        FDRE (Setup_fdre_C_D)        0.077    22.300    si_ad_change_buffer_reg[466]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[781]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.869ns  (logic 7.429ns (28.717%)  route 18.440ns (71.283%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 22.758 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.088    12.965    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.124    13.089 r  si_ad_change_buffer[385]_i_117/O
                         net (fo=105, routed)         1.296    14.386    si_ad_change_buffer[385]_i_117_n_0
    SLICE_X88Y105        LUT5 (Prop_lut5_I2_O)        0.150    14.536 r  si_ad_change_buffer[799]_i_781/O
                         net (fo=3, routed)           0.973    15.509    si_ad_change_buffer[799]_i_781_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I3_O)        0.348    15.857 r  si_ad_change_buffer[799]_i_429/O
                         net (fo=4, routed)           1.440    17.297    si_ad_change_buffer[799]_i_429_n_0
    SLICE_X88Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.421 r  si_ad_change_buffer[781]_i_28/O
                         net (fo=4, routed)           1.083    18.504    si_ad_change_buffer[781]_i_28_n_0
    SLICE_X96Y115        LUT6 (Prop_lut6_I0_O)        0.124    18.628 r  si_ad_change_buffer[781]_i_23/O
                         net (fo=2, routed)           0.969    19.597    si_ad_change_buffer[781]_i_23_n_0
    SLICE_X107Y115       LUT3 (Prop_lut3_I0_O)        0.124    19.721 r  si_ad_change_buffer[781]_i_17/O
                         net (fo=2, routed)           0.863    20.583    si_ad_change_buffer[781]_i_17_n_0
    SLICE_X126Y115       LUT5 (Prop_lut5_I4_O)        0.124    20.707 r  si_ad_change_buffer[781]_i_11/O
                         net (fo=1, routed)           0.797    21.504    ROTATE_RIGHT4_out[781]
    SLICE_X127Y116       LUT3 (Prop_lut3_I0_O)        0.152    21.656 r  si_ad_change_buffer[781]_i_7/O
                         net (fo=1, routed)           0.574    22.230    si_ad_change_buffer[781]_i_7_n_0
    SLICE_X129Y116       LUT6 (Prop_lut6_I5_O)        0.332    22.562 r  si_ad_change_buffer[781]_i_3/O
                         net (fo=1, routed)           0.511    23.074    si_ad_change_buffer[781]_i_3_n_0
    SLICE_X128Y109       LUT5 (Prop_lut5_I4_O)        0.124    23.198 r  si_ad_change_buffer[781]_i_1/O
                         net (fo=1, routed)           0.000    23.198    si_ad_change_buffer[781]_i_1_n_0
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.568    22.758    clk_out1
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/C
                         clock pessimism             -0.507    22.250    
                         clock uncertainty           -0.173    22.077    
    SLICE_X128Y109       FDRE (Setup_fdre_C_D)        0.077    22.154    si_ad_change_buffer_reg[781]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                         -23.198    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.025ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[305]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.939ns  (logic 7.513ns (28.964%)  route 18.426ns (71.036%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.309    18.760    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124    18.884 r  si_ad_change_buffer[306]_i_20/O
                         net (fo=2, routed)           1.414    20.298    si_ad_change_buffer[306]_i_20_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.150    20.448 r  si_ad_change_buffer[306]_i_14/O
                         net (fo=2, routed)           0.862    21.310    si_ad_change_buffer[306]_i_14_n_0
    SLICE_X54Y78         LUT5 (Prop_lut5_I4_O)        0.332    21.642 r  si_ad_change_buffer[305]_i_8/O
                         net (fo=1, routed)           0.805    22.448    ROTATE_LEFT7_out[305]
    SLICE_X58Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.600 r  si_ad_change_buffer[305]_i_4/O
                         net (fo=1, routed)           0.342    22.941    si_ad_change_buffer[305]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.326    23.267 r  si_ad_change_buffer[305]_i_1/O
                         net (fo=1, routed)           0.000    23.267    si_ad_change_buffer[305]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.702    22.891    clk_out1
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.173    22.211    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.031    22.242    si_ad_change_buffer_reg[305]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -23.267    
  -------------------------------------------------------------------
                         slack                                 -1.025    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[315]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.930ns  (logic 7.301ns (28.156%)  route 18.629ns (71.844%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.366    18.818    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.942 r  si_ad_change_buffer[318]_i_20/O
                         net (fo=2, routed)           1.007    19.948    si_ad_change_buffer[318]_i_20_n_0
    SLICE_X57Y86         LUT3 (Prop_lut3_I0_O)        0.124    20.072 r  si_ad_change_buffer[316]_i_14/O
                         net (fo=2, routed)           1.028    21.101    si_ad_change_buffer[316]_i_14_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.225 r  si_ad_change_buffer[315]_i_8/O
                         net (fo=1, routed)           0.670    21.895    ROTATE_LEFT7_out[315]
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.152    22.047 r  si_ad_change_buffer[315]_i_4/O
                         net (fo=1, routed)           0.864    22.910    si_ad_change_buffer[315]_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.348    23.258 r  si_ad_change_buffer[315]_i_1/O
                         net (fo=1, routed)           0.000    23.258    si_ad_change_buffer[315]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.707    22.896    clk_out1
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/C
                         clock pessimism             -0.507    22.389    
                         clock uncertainty           -0.173    22.216    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.029    22.245    si_ad_change_buffer_reg[315]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -23.258    
  -------------------------------------------------------------------
                         slack                                 -1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[351]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.635    -0.612    clk_out1
    SLICE_X71Y69         FDRE                                         r  si_ad_change_buffer_reg[351]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  si_ad_change_buffer_reg[351]/Q
                         net (fo=1, routed)           0.116    -0.355    si_ad_change_buffer_reg_n_0_[351]
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.908    -0.385    clk_out1
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/C
                         clock pessimism             -0.214    -0.599    
    SLICE_X70Y69         FDRE (Hold_fdre_C_D)         0.059    -0.540    mem_dina_reg[351]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[330]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.638    -0.609    clk_out1
    SLICE_X67Y67         FDRE                                         r  si_ad_change_buffer_reg[330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  si_ad_change_buffer_reg[330]/Q
                         net (fo=1, routed)           0.116    -0.352    si_ad_change_buffer_reg_n_0_[330]
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.911    -0.382    clk_out1
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/C
                         clock pessimism             -0.214    -0.596    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.059    -0.537    mem_dina_reg[330]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.327    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.471    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[578]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.365%)  route 0.438ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    clk_out1
    SLICE_X134Y101       FDRE                                         r  si_ad_change_buffer_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  si_ad_change_buffer_reg[578]/Q
                         net (fo=1, routed)           0.438    -0.073    si_ad_change_buffer_reg_n_0_[578]
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.920    -0.373    clk_out1
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/C
                         clock pessimism              0.040    -0.333    
    SLICE_X134Y74        FDRE (Hold_fdre_C_D)         0.070    -0.263    mem_dina_reg[578]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (68.995%)  route 0.102ns (31.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.376    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.098    -0.278 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.278    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X162Y132       FDSE (Hold_fdse_C_D)         0.121    -0.471    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y145       FDRE                                         r  uart0/reg_rcv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[0]
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/C
                         clock pessimism             -0.213    -0.640    
    SLICE_X136Y145       FDRE (Hold_fdre_C_D)         0.059    -0.581    uart0/byte_rcv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y146       FDRE                                         r  uart0/reg_rcv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[1]
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/C
                         clock pessimism             -0.213    -0.640    
    SLICE_X136Y146       FDRE (Hold_fdre_C_D)         0.059    -0.581    uart0/byte_rcv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    uart0/clk_out1
    SLICE_X137Y147       FDRE                                         r  uart0/reg_rcv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  uart0/reg_rcv_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.384    uart0/p_1_in[3]
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.867    -0.426    uart0/clk_out1
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/C
                         clock pessimism             -0.213    -0.639    
    SLICE_X136Y147       FDRE (Hold_fdre_C_D)         0.059    -0.580    uart0/byte_rcv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y145       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  uart0/byte_rcv_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.376    rxByteUart0/Q[7]
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    rxByteUart0/clk_out1
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
                         clock pessimism             -0.210    -0.637    
    SLICE_X136Y144       FDRE (Hold_fdre_C_D)         0.064    -0.573    rxByteUart0/si_uart_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[312]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.640    -0.607    clk_out1
    SLICE_X60Y70         FDRE                                         r  si_ad_change_buffer_reg[312]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[312]/Q
                         net (fo=1, routed)           0.116    -0.327    si_ad_change_buffer_reg_n_0_[312]
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    clk_out1
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/C
                         clock pessimism             -0.214    -0.594    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070    -0.524    mem_dina_reg[312]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y13    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y13    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y10    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y10    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y18    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y127   si_ad_change_buffer_reg[80]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y125   si_ad_change_buffer_reg[90]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y125   si_ad_change_buffer_reg[91]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y74   integer_rotate_speed_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y81    integer_rotate_speed_reg[0]_rep__11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y136   integer_rotate_speed_reg[0]_rep__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y124   si_ad_change_buffer_reg[98]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y133  integer_rotate_speed_reg[0]_rep__6/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y147   FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y147   FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y126   si_ad_change_buffer_reg[79]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y127   si_ad_change_buffer_reg[80]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y128   si_ad_change_buffer_reg[81]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y129   si_ad_change_buffer_reg[82]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y129   si_ad_change_buffer_reg[83]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y126   si_ad_change_buffer_reg[84]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          650  Failing Endpoints,  Worst Slack       -1.313ns,  Total Violation     -242.349ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.313ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[777]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.138ns  (logic 7.171ns (27.436%)  route 18.967ns (72.564%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.487    21.172    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X117Y117       LUT5 (Prop_lut5_I4_O)        0.124    21.296 r  si_ad_change_buffer[777]_i_11/O
                         net (fo=1, routed)           0.937    22.232    ROTATE_RIGHT4_out[777]
    SLICE_X127Y118       LUT3 (Prop_lut3_I0_O)        0.124    22.356 r  si_ad_change_buffer[777]_i_7/O
                         net (fo=1, routed)           0.318    22.674    si_ad_change_buffer[777]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.798 r  si_ad_change_buffer[777]_i_3/O
                         net (fo=1, routed)           0.544    23.342    si_ad_change_buffer[777]_i_3_n_0
    SLICE_X128Y118       LUT5 (Prop_lut5_I4_O)        0.124    23.466 r  si_ad_change_buffer[777]_i_1/O
                         net (fo=1, routed)           0.000    23.466    si_ad_change_buffer[777]_i_1_n_0
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.560    22.750    clk_out1
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.167    22.075    
    SLICE_X128Y118       FDRE (Setup_fdre_C_D)        0.077    22.152    si_ad_change_buffer_reg[777]
  -------------------------------------------------------------------
                         required time                         22.152    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 -1.313    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[321]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.219ns  (logic 7.503ns (28.617%)  route 18.716ns (71.383%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          0.885    11.347    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X80Y101        LUT6 (Prop_lut6_I5_O)        0.302    11.649 r  si_ad_change_buffer[799]_i_485/O
                         net (fo=58, routed)          1.357    13.006    si_ad_change_buffer[799]_i_485_n_0
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.130 r  si_ad_change_buffer[646]_i_35/O
                         net (fo=128, routed)         1.650    14.780    si_ad_change_buffer[646]_i_35_n_0
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.150    14.930 r  si_ad_change_buffer[392]_i_30/O
                         net (fo=4, routed)           1.099    16.030    si_ad_change_buffer[392]_i_30_n_0
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.326    16.356 r  si_ad_change_buffer[328]_i_28/O
                         net (fo=4, routed)           1.389    17.744    si_ad_change_buffer[328]_i_28_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.868 r  si_ad_change_buffer[328]_i_24/O
                         net (fo=4, routed)           0.985    18.853    si_ad_change_buffer[328]_i_24_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.977 r  si_ad_change_buffer[324]_i_20/O
                         net (fo=2, routed)           1.383    20.360    si_ad_change_buffer[324]_i_20_n_0
    SLICE_X59Y80         LUT3 (Prop_lut3_I0_O)        0.150    20.510 r  si_ad_change_buffer[322]_i_14/O
                         net (fo=2, routed)           0.807    21.317    si_ad_change_buffer[322]_i_14_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.326    21.643 r  si_ad_change_buffer[321]_i_8/O
                         net (fo=1, routed)           0.898    22.541    ROTATE_LEFT7_out[321]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.148    22.689 r  si_ad_change_buffer[321]_i_4/O
                         net (fo=1, routed)           0.530    23.219    si_ad_change_buffer[321]_i_4_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.328    23.547 r  si_ad_change_buffer[321]_i_1/O
                         net (fo=1, routed)           0.000    23.547    si_ad_change_buffer[321]_i_1_n_0
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.700    22.889    clk_out1
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.167    22.215    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.031    22.246    si_ad_change_buffer_reg[321]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -23.547    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (VIOLATED) :        -1.279ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[779]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.227ns  (logic 7.171ns (27.342%)  route 19.056ns (72.658%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 22.921 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           0.627    20.040    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X106Y116       LUT3 (Prop_lut3_I0_O)        0.124    20.164 r  si_ad_change_buffer[779]_i_17/O
                         net (fo=2, routed)           0.632    20.796    si_ad_change_buffer[779]_i_17_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  si_ad_change_buffer[779]_i_11/O
                         net (fo=1, routed)           0.709    21.629    ROTATE_RIGHT4_out[779]
    SLICE_X119Y117       LUT3 (Prop_lut3_I0_O)        0.124    21.753 r  si_ad_change_buffer[779]_i_7/O
                         net (fo=1, routed)           1.151    22.904    si_ad_change_buffer[779]_i_7_n_0
    SLICE_X119Y94        LUT6 (Prop_lut6_I5_O)        0.124    23.028 r  si_ad_change_buffer[779]_i_3/O
                         net (fo=1, routed)           0.403    23.431    si_ad_change_buffer[779]_i_3_n_0
    SLICE_X119Y94        LUT5 (Prop_lut5_I4_O)        0.124    23.555 r  si_ad_change_buffer[779]_i_1/O
                         net (fo=1, routed)           0.000    23.555    si_ad_change_buffer[779]_i_1_n_0
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.732    22.921    clk_out1
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/C
                         clock pessimism             -0.507    22.414    
                         clock uncertainty           -0.167    22.247    
    SLICE_X119Y94        FDRE (Setup_fdre_C_D)        0.029    22.276    si_ad_change_buffer_reg[779]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -23.555    
  -------------------------------------------------------------------
                         slack                                 -1.279    

Slack (VIOLATED) :        -1.221ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[656]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.995ns  (logic 7.049ns (27.117%)  route 18.946ns (72.883%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         2.065    15.416    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I1_O)        0.124    15.540 r  si_ad_change_buffer[597]_i_33/O
                         net (fo=3, routed)           1.490    17.030    si_ad_change_buffer[597]_i_33_n_0
    SLICE_X124Y106       LUT6 (Prop_lut6_I5_O)        0.124    17.154 r  si_ad_change_buffer[661]_i_34/O
                         net (fo=2, routed)           0.986    18.140    si_ad_change_buffer[661]_i_34_n_0
    SLICE_X124Y120       LUT3 (Prop_lut3_I2_O)        0.150    18.290 r  si_ad_change_buffer[661]_i_30/O
                         net (fo=4, routed)           1.058    19.348    si_ad_change_buffer[661]_i_30_n_0
    SLICE_X123Y125       LUT6 (Prop_lut6_I5_O)        0.328    19.676 r  si_ad_change_buffer[661]_i_25/O
                         net (fo=4, routed)           0.866    20.542    si_ad_change_buffer[661]_i_25_n_0
    SLICE_X122Y126       LUT6 (Prop_lut6_I3_O)        0.124    20.666 r  si_ad_change_buffer[657]_i_19/O
                         net (fo=2, routed)           0.742    21.408    si_ad_change_buffer[657]_i_19_n_0
    SLICE_X114Y126       LUT5 (Prop_lut5_I4_O)        0.124    21.532 r  si_ad_change_buffer[656]_i_10/O
                         net (fo=1, routed)           0.964    22.496    ROTATE_LEFT7_out[656]
    SLICE_X114Y121       LUT3 (Prop_lut3_I2_O)        0.124    22.620 r  si_ad_change_buffer[656]_i_5/O
                         net (fo=1, routed)           0.579    23.199    si_ad_change_buffer[656]_i_5_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I5_O)        0.124    23.323 r  si_ad_change_buffer[656]_i_1/O
                         net (fo=1, routed)           0.000    23.323    si_ad_change_buffer[656]_i_1_n_0
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.556    22.746    clk_out1
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.167    22.071    
    SLICE_X122Y121       FDRE (Setup_fdre_C_D)        0.031    22.102    si_ad_change_buffer_reg[656]
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                         -23.323    
  -------------------------------------------------------------------
                         slack                                 -1.221    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.039ns  (logic 7.279ns (27.954%)  route 18.760ns (72.046%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         1.840    15.191    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I1_O)        0.150    15.341 r  si_ad_change_buffer[309]_i_30/O
                         net (fo=2, routed)           0.965    16.306    si_ad_change_buffer[309]_i_30_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I3_O)        0.326    16.632 r  si_ad_change_buffer[309]_i_28/O
                         net (fo=4, routed)           1.206    17.838    si_ad_change_buffer[309]_i_28_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.962 r  si_ad_change_buffer[277]_i_27/O
                         net (fo=4, routed)           0.618    18.580    si_ad_change_buffer[277]_i_27_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.704 r  si_ad_change_buffer[265]_i_25/O
                         net (fo=2, routed)           1.184    19.888    si_ad_change_buffer[265]_i_25_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.153    20.041 r  si_ad_change_buffer[263]_i_17/O
                         net (fo=2, routed)           0.931    20.972    si_ad_change_buffer[263]_i_17_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.327    21.299 r  si_ad_change_buffer[262]_i_10/O
                         net (fo=1, routed)           1.058    22.357    ROTATE_LEFT7_out[262]
    SLICE_X46Y86         LUT3 (Prop_lut3_I2_O)        0.124    22.481 r  si_ad_change_buffer[262]_i_5/O
                         net (fo=1, routed)           0.762    23.243    si_ad_change_buffer[262]_i_5_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    23.367 r  si_ad_change_buffer[262]_i_1/O
                         net (fo=1, routed)           0.000    23.367    si_ad_change_buffer[262]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.699    22.888    clk_out1
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.167    22.214    
    SLICE_X47Y75         FDRE (Setup_fdre_C_D)        0.032    22.246    si_ad_change_buffer_reg[262]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[776]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.911ns  (logic 7.171ns (27.676%)  route 18.740ns (72.324%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.509    21.194    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X116Y117       LUT5 (Prop_lut5_I2_O)        0.124    21.318 r  si_ad_change_buffer[776]_i_11/O
                         net (fo=1, routed)           0.611    21.929    ROTATE_RIGHT4_out[776]
    SLICE_X128Y117       LUT3 (Prop_lut3_I0_O)        0.124    22.053 r  si_ad_change_buffer[776]_i_7/O
                         net (fo=1, routed)           0.350    22.403    si_ad_change_buffer[776]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.527 r  si_ad_change_buffer[776]_i_3/O
                         net (fo=1, routed)           0.588    23.115    si_ad_change_buffer[776]_i_3_n_0
    SLICE_X128Y114       LUT5 (Prop_lut5_I4_O)        0.124    23.239 r  si_ad_change_buffer[776]_i_1/O
                         net (fo=1, routed)           0.000    23.239    si_ad_change_buffer[776]_i_1_n_0
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.565    22.755    clk_out1
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.167    22.080    
    SLICE_X128Y114       FDRE (Setup_fdre_C_D)        0.077    22.157    si_ad_change_buffer_reg[776]
  -------------------------------------------------------------------
                         required time                         22.157    
                         arrival time                         -23.239    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.032ns  (logic 7.049ns (27.078%)  route 18.983ns (72.922%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.098    12.975    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X81Y102        LUT6 (Prop_lut6_I1_O)        0.124    13.099 r  si_ad_change_buffer[385]_i_116/O
                         net (fo=105, routed)         0.988    14.088    si_ad_change_buffer[385]_i_116_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.124    14.212 r  si_ad_change_buffer[593]_i_35/O
                         net (fo=2, routed)           1.848    16.060    si_ad_change_buffer[593]_i_35_n_0
    SLICE_X103Y109       LUT6 (Prop_lut6_I3_O)        0.124    16.184 r  si_ad_change_buffer[529]_i_29/O
                         net (fo=4, routed)           1.563    17.747    si_ad_change_buffer[529]_i_29_n_0
    SLICE_X114Y92        LUT6 (Prop_lut6_I3_O)        0.124    17.871 r  si_ad_change_buffer[481]_i_22/O
                         net (fo=4, routed)           1.022    18.893    si_ad_change_buffer[481]_i_22_n_0
    SLICE_X104Y95        LUT6 (Prop_lut6_I5_O)        0.124    19.017 r  si_ad_change_buffer[469]_i_18/O
                         net (fo=2, routed)           1.226    20.244    si_ad_change_buffer[469]_i_18_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I2_O)        0.152    20.396 r  si_ad_change_buffer[467]_i_12/O
                         net (fo=2, routed)           0.805    21.201    si_ad_change_buffer[467]_i_12_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I2_O)        0.326    21.527 r  si_ad_change_buffer[466]_i_7/O
                         net (fo=1, routed)           0.962    22.489    ROTATE_RIGHT4_out[466]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.124    22.613 r  si_ad_change_buffer[466]_i_4/O
                         net (fo=1, routed)           0.623    23.236    si_ad_change_buffer[466]_i_4_n_0
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.124    23.360 r  si_ad_change_buffer[466]_i_1/O
                         net (fo=1, routed)           0.000    23.360    si_ad_change_buffer[466]_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.714    22.903    clk_out1
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.167    22.229    
    SLICE_X112Y74        FDRE (Setup_fdre_C_D)        0.077    22.306    si_ad_change_buffer_reg[466]
  -------------------------------------------------------------------
                         required time                         22.306    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[781]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.869ns  (logic 7.429ns (28.717%)  route 18.440ns (71.283%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 22.758 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.088    12.965    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.124    13.089 r  si_ad_change_buffer[385]_i_117/O
                         net (fo=105, routed)         1.296    14.386    si_ad_change_buffer[385]_i_117_n_0
    SLICE_X88Y105        LUT5 (Prop_lut5_I2_O)        0.150    14.536 r  si_ad_change_buffer[799]_i_781/O
                         net (fo=3, routed)           0.973    15.509    si_ad_change_buffer[799]_i_781_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I3_O)        0.348    15.857 r  si_ad_change_buffer[799]_i_429/O
                         net (fo=4, routed)           1.440    17.297    si_ad_change_buffer[799]_i_429_n_0
    SLICE_X88Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.421 r  si_ad_change_buffer[781]_i_28/O
                         net (fo=4, routed)           1.083    18.504    si_ad_change_buffer[781]_i_28_n_0
    SLICE_X96Y115        LUT6 (Prop_lut6_I0_O)        0.124    18.628 r  si_ad_change_buffer[781]_i_23/O
                         net (fo=2, routed)           0.969    19.597    si_ad_change_buffer[781]_i_23_n_0
    SLICE_X107Y115       LUT3 (Prop_lut3_I0_O)        0.124    19.721 r  si_ad_change_buffer[781]_i_17/O
                         net (fo=2, routed)           0.863    20.583    si_ad_change_buffer[781]_i_17_n_0
    SLICE_X126Y115       LUT5 (Prop_lut5_I4_O)        0.124    20.707 r  si_ad_change_buffer[781]_i_11/O
                         net (fo=1, routed)           0.797    21.504    ROTATE_RIGHT4_out[781]
    SLICE_X127Y116       LUT3 (Prop_lut3_I0_O)        0.152    21.656 r  si_ad_change_buffer[781]_i_7/O
                         net (fo=1, routed)           0.574    22.230    si_ad_change_buffer[781]_i_7_n_0
    SLICE_X129Y116       LUT6 (Prop_lut6_I5_O)        0.332    22.562 r  si_ad_change_buffer[781]_i_3/O
                         net (fo=1, routed)           0.511    23.074    si_ad_change_buffer[781]_i_3_n_0
    SLICE_X128Y109       LUT5 (Prop_lut5_I4_O)        0.124    23.198 r  si_ad_change_buffer[781]_i_1/O
                         net (fo=1, routed)           0.000    23.198    si_ad_change_buffer[781]_i_1_n_0
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.568    22.758    clk_out1
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/C
                         clock pessimism             -0.507    22.250    
                         clock uncertainty           -0.167    22.083    
    SLICE_X128Y109       FDRE (Setup_fdre_C_D)        0.077    22.160    si_ad_change_buffer_reg[781]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                         -23.198    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -1.019ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[305]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.939ns  (logic 7.513ns (28.964%)  route 18.426ns (71.036%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.309    18.760    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124    18.884 r  si_ad_change_buffer[306]_i_20/O
                         net (fo=2, routed)           1.414    20.298    si_ad_change_buffer[306]_i_20_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.150    20.448 r  si_ad_change_buffer[306]_i_14/O
                         net (fo=2, routed)           0.862    21.310    si_ad_change_buffer[306]_i_14_n_0
    SLICE_X54Y78         LUT5 (Prop_lut5_I4_O)        0.332    21.642 r  si_ad_change_buffer[305]_i_8/O
                         net (fo=1, routed)           0.805    22.448    ROTATE_LEFT7_out[305]
    SLICE_X58Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.600 r  si_ad_change_buffer[305]_i_4/O
                         net (fo=1, routed)           0.342    22.941    si_ad_change_buffer[305]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.326    23.267 r  si_ad_change_buffer[305]_i_1/O
                         net (fo=1, routed)           0.000    23.267    si_ad_change_buffer[305]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.702    22.891    clk_out1
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.167    22.217    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.031    22.248    si_ad_change_buffer_reg[305]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -23.267    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[315]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.930ns  (logic 7.301ns (28.156%)  route 18.629ns (71.844%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.366    18.818    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.942 r  si_ad_change_buffer[318]_i_20/O
                         net (fo=2, routed)           1.007    19.948    si_ad_change_buffer[318]_i_20_n_0
    SLICE_X57Y86         LUT3 (Prop_lut3_I0_O)        0.124    20.072 r  si_ad_change_buffer[316]_i_14/O
                         net (fo=2, routed)           1.028    21.101    si_ad_change_buffer[316]_i_14_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.225 r  si_ad_change_buffer[315]_i_8/O
                         net (fo=1, routed)           0.670    21.895    ROTATE_LEFT7_out[315]
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.152    22.047 r  si_ad_change_buffer[315]_i_4/O
                         net (fo=1, routed)           0.864    22.910    si_ad_change_buffer[315]_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.348    23.258 r  si_ad_change_buffer[315]_i_1/O
                         net (fo=1, routed)           0.000    23.258    si_ad_change_buffer[315]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.707    22.896    clk_out1
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/C
                         clock pessimism             -0.507    22.389    
                         clock uncertainty           -0.167    22.222    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.029    22.251    si_ad_change_buffer_reg[315]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                         -23.258    
  -------------------------------------------------------------------
                         slack                                 -1.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[351]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.635    -0.612    clk_out1
    SLICE_X71Y69         FDRE                                         r  si_ad_change_buffer_reg[351]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  si_ad_change_buffer_reg[351]/Q
                         net (fo=1, routed)           0.116    -0.355    si_ad_change_buffer_reg_n_0_[351]
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.908    -0.385    clk_out1
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/C
                         clock pessimism             -0.214    -0.599    
    SLICE_X70Y69         FDRE (Hold_fdre_C_D)         0.059    -0.540    mem_dina_reg[351]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[330]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.638    -0.609    clk_out1
    SLICE_X67Y67         FDRE                                         r  si_ad_change_buffer_reg[330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  si_ad_change_buffer_reg[330]/Q
                         net (fo=1, routed)           0.116    -0.352    si_ad_change_buffer_reg_n_0_[330]
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.911    -0.382    clk_out1
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/C
                         clock pessimism             -0.214    -0.596    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.059    -0.537    mem_dina_reg[330]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.327    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.471    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[578]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.365%)  route 0.438ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    clk_out1
    SLICE_X134Y101       FDRE                                         r  si_ad_change_buffer_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  si_ad_change_buffer_reg[578]/Q
                         net (fo=1, routed)           0.438    -0.073    si_ad_change_buffer_reg_n_0_[578]
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.920    -0.373    clk_out1
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/C
                         clock pessimism              0.040    -0.333    
    SLICE_X134Y74        FDRE (Hold_fdre_C_D)         0.070    -0.263    mem_dina_reg[578]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (68.995%)  route 0.102ns (31.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.376    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.098    -0.278 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.278    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.212    -0.592    
    SLICE_X162Y132       FDSE (Hold_fdse_C_D)         0.121    -0.471    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y145       FDRE                                         r  uart0/reg_rcv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[0]
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/C
                         clock pessimism             -0.213    -0.640    
    SLICE_X136Y145       FDRE (Hold_fdre_C_D)         0.059    -0.581    uart0/byte_rcv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y146       FDRE                                         r  uart0/reg_rcv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[1]
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/C
                         clock pessimism             -0.213    -0.640    
    SLICE_X136Y146       FDRE (Hold_fdre_C_D)         0.059    -0.581    uart0/byte_rcv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    uart0/clk_out1
    SLICE_X137Y147       FDRE                                         r  uart0/reg_rcv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  uart0/reg_rcv_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.384    uart0/p_1_in[3]
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.867    -0.426    uart0/clk_out1
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/C
                         clock pessimism             -0.213    -0.639    
    SLICE_X136Y147       FDRE (Hold_fdre_C_D)         0.059    -0.580    uart0/byte_rcv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y145       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  uart0/byte_rcv_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.376    rxByteUart0/Q[7]
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    rxByteUart0/clk_out1
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
                         clock pessimism             -0.210    -0.637    
    SLICE_X136Y144       FDRE (Hold_fdre_C_D)         0.064    -0.573    rxByteUart0/si_uart_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[312]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.640    -0.607    clk_out1
    SLICE_X60Y70         FDRE                                         r  si_ad_change_buffer_reg[312]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[312]/Q
                         net (fo=1, routed)           0.116    -0.327    si_ad_change_buffer_reg_n_0_[312]
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    clk_out1
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/C
                         clock pessimism             -0.214    -0.594    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070    -0.524    mem_dina_reg[312]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y17    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y13    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y13    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y10    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X6Y10    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y18    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y127   si_ad_change_buffer_reg[80]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y125   si_ad_change_buffer_reg[90]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y125   si_ad_change_buffer_reg[91]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y74   integer_rotate_speed_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y81    integer_rotate_speed_reg[0]_rep__11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y136   integer_rotate_speed_reg[0]_rep__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y124   si_ad_change_buffer_reg[98]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y133  integer_rotate_speed_reg[0]_rep__6/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y147   FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X45Y147   FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y126   si_ad_change_buffer_reg[79]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y127   si_ad_change_buffer_reg[80]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y128   si_ad_change_buffer_reg[81]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y129   si_ad_change_buffer_reg[82]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y129   si_ad_change_buffer_reg[83]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y126   si_ad_change_buffer_reg[84]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          656  Failing Endpoints,  Worst Slack       -1.320ns,  Total Violation     -246.330ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[777]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.138ns  (logic 7.171ns (27.436%)  route 18.967ns (72.564%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.487    21.172    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X117Y117       LUT5 (Prop_lut5_I4_O)        0.124    21.296 r  si_ad_change_buffer[777]_i_11/O
                         net (fo=1, routed)           0.937    22.232    ROTATE_RIGHT4_out[777]
    SLICE_X127Y118       LUT3 (Prop_lut3_I0_O)        0.124    22.356 r  si_ad_change_buffer[777]_i_7/O
                         net (fo=1, routed)           0.318    22.674    si_ad_change_buffer[777]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.798 r  si_ad_change_buffer[777]_i_3/O
                         net (fo=1, routed)           0.544    23.342    si_ad_change_buffer[777]_i_3_n_0
    SLICE_X128Y118       LUT5 (Prop_lut5_I4_O)        0.124    23.466 r  si_ad_change_buffer[777]_i_1/O
                         net (fo=1, routed)           0.000    23.466    si_ad_change_buffer[777]_i_1_n_0
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.560    22.750    clk_out1
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.173    22.069    
    SLICE_X128Y118       FDRE (Setup_fdre_C_D)        0.077    22.146    si_ad_change_buffer_reg[777]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[321]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.219ns  (logic 7.503ns (28.617%)  route 18.716ns (71.383%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          0.885    11.347    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X80Y101        LUT6 (Prop_lut6_I5_O)        0.302    11.649 r  si_ad_change_buffer[799]_i_485/O
                         net (fo=58, routed)          1.357    13.006    si_ad_change_buffer[799]_i_485_n_0
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.130 r  si_ad_change_buffer[646]_i_35/O
                         net (fo=128, routed)         1.650    14.780    si_ad_change_buffer[646]_i_35_n_0
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.150    14.930 r  si_ad_change_buffer[392]_i_30/O
                         net (fo=4, routed)           1.099    16.030    si_ad_change_buffer[392]_i_30_n_0
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.326    16.356 r  si_ad_change_buffer[328]_i_28/O
                         net (fo=4, routed)           1.389    17.744    si_ad_change_buffer[328]_i_28_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.868 r  si_ad_change_buffer[328]_i_24/O
                         net (fo=4, routed)           0.985    18.853    si_ad_change_buffer[328]_i_24_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.977 r  si_ad_change_buffer[324]_i_20/O
                         net (fo=2, routed)           1.383    20.360    si_ad_change_buffer[324]_i_20_n_0
    SLICE_X59Y80         LUT3 (Prop_lut3_I0_O)        0.150    20.510 r  si_ad_change_buffer[322]_i_14/O
                         net (fo=2, routed)           0.807    21.317    si_ad_change_buffer[322]_i_14_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.326    21.643 r  si_ad_change_buffer[321]_i_8/O
                         net (fo=1, routed)           0.898    22.541    ROTATE_LEFT7_out[321]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.148    22.689 r  si_ad_change_buffer[321]_i_4/O
                         net (fo=1, routed)           0.530    23.219    si_ad_change_buffer[321]_i_4_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.328    23.547 r  si_ad_change_buffer[321]_i_1/O
                         net (fo=1, routed)           0.000    23.547    si_ad_change_buffer[321]_i_1_n_0
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.700    22.889    clk_out1
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.173    22.209    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.031    22.240    si_ad_change_buffer_reg[321]
  -------------------------------------------------------------------
                         required time                         22.240    
                         arrival time                         -23.547    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[779]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.227ns  (logic 7.171ns (27.342%)  route 19.056ns (72.658%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 22.921 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           0.627    20.040    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X106Y116       LUT3 (Prop_lut3_I0_O)        0.124    20.164 r  si_ad_change_buffer[779]_i_17/O
                         net (fo=2, routed)           0.632    20.796    si_ad_change_buffer[779]_i_17_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  si_ad_change_buffer[779]_i_11/O
                         net (fo=1, routed)           0.709    21.629    ROTATE_RIGHT4_out[779]
    SLICE_X119Y117       LUT3 (Prop_lut3_I0_O)        0.124    21.753 r  si_ad_change_buffer[779]_i_7/O
                         net (fo=1, routed)           1.151    22.904    si_ad_change_buffer[779]_i_7_n_0
    SLICE_X119Y94        LUT6 (Prop_lut6_I5_O)        0.124    23.028 r  si_ad_change_buffer[779]_i_3/O
                         net (fo=1, routed)           0.403    23.431    si_ad_change_buffer[779]_i_3_n_0
    SLICE_X119Y94        LUT5 (Prop_lut5_I4_O)        0.124    23.555 r  si_ad_change_buffer[779]_i_1/O
                         net (fo=1, routed)           0.000    23.555    si_ad_change_buffer[779]_i_1_n_0
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.732    22.921    clk_out1
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/C
                         clock pessimism             -0.507    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X119Y94        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[779]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -23.555    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.227ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[656]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.995ns  (logic 7.049ns (27.117%)  route 18.946ns (72.883%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         2.065    15.416    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I1_O)        0.124    15.540 r  si_ad_change_buffer[597]_i_33/O
                         net (fo=3, routed)           1.490    17.030    si_ad_change_buffer[597]_i_33_n_0
    SLICE_X124Y106       LUT6 (Prop_lut6_I5_O)        0.124    17.154 r  si_ad_change_buffer[661]_i_34/O
                         net (fo=2, routed)           0.986    18.140    si_ad_change_buffer[661]_i_34_n_0
    SLICE_X124Y120       LUT3 (Prop_lut3_I2_O)        0.150    18.290 r  si_ad_change_buffer[661]_i_30/O
                         net (fo=4, routed)           1.058    19.348    si_ad_change_buffer[661]_i_30_n_0
    SLICE_X123Y125       LUT6 (Prop_lut6_I5_O)        0.328    19.676 r  si_ad_change_buffer[661]_i_25/O
                         net (fo=4, routed)           0.866    20.542    si_ad_change_buffer[661]_i_25_n_0
    SLICE_X122Y126       LUT6 (Prop_lut6_I3_O)        0.124    20.666 r  si_ad_change_buffer[657]_i_19/O
                         net (fo=2, routed)           0.742    21.408    si_ad_change_buffer[657]_i_19_n_0
    SLICE_X114Y126       LUT5 (Prop_lut5_I4_O)        0.124    21.532 r  si_ad_change_buffer[656]_i_10/O
                         net (fo=1, routed)           0.964    22.496    ROTATE_LEFT7_out[656]
    SLICE_X114Y121       LUT3 (Prop_lut3_I2_O)        0.124    22.620 r  si_ad_change_buffer[656]_i_5/O
                         net (fo=1, routed)           0.579    23.199    si_ad_change_buffer[656]_i_5_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I5_O)        0.124    23.323 r  si_ad_change_buffer[656]_i_1/O
                         net (fo=1, routed)           0.000    23.323    si_ad_change_buffer[656]_i_1_n_0
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.556    22.746    clk_out1
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.173    22.065    
    SLICE_X122Y121       FDRE (Setup_fdre_C_D)        0.031    22.096    si_ad_change_buffer_reg[656]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -23.323    
  -------------------------------------------------------------------
                         slack                                 -1.227    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.039ns  (logic 7.279ns (27.954%)  route 18.760ns (72.046%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         1.840    15.191    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I1_O)        0.150    15.341 r  si_ad_change_buffer[309]_i_30/O
                         net (fo=2, routed)           0.965    16.306    si_ad_change_buffer[309]_i_30_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I3_O)        0.326    16.632 r  si_ad_change_buffer[309]_i_28/O
                         net (fo=4, routed)           1.206    17.838    si_ad_change_buffer[309]_i_28_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.962 r  si_ad_change_buffer[277]_i_27/O
                         net (fo=4, routed)           0.618    18.580    si_ad_change_buffer[277]_i_27_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.704 r  si_ad_change_buffer[265]_i_25/O
                         net (fo=2, routed)           1.184    19.888    si_ad_change_buffer[265]_i_25_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.153    20.041 r  si_ad_change_buffer[263]_i_17/O
                         net (fo=2, routed)           0.931    20.972    si_ad_change_buffer[263]_i_17_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.327    21.299 r  si_ad_change_buffer[262]_i_10/O
                         net (fo=1, routed)           1.058    22.357    ROTATE_LEFT7_out[262]
    SLICE_X46Y86         LUT3 (Prop_lut3_I2_O)        0.124    22.481 r  si_ad_change_buffer[262]_i_5/O
                         net (fo=1, routed)           0.762    23.243    si_ad_change_buffer[262]_i_5_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    23.367 r  si_ad_change_buffer[262]_i_1/O
                         net (fo=1, routed)           0.000    23.367    si_ad_change_buffer[262]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.699    22.888    clk_out1
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X47Y75         FDRE (Setup_fdre_C_D)        0.032    22.240    si_ad_change_buffer_reg[262]
  -------------------------------------------------------------------
                         required time                         22.240    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[776]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.911ns  (logic 7.171ns (27.676%)  route 18.740ns (72.324%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.509    21.194    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X116Y117       LUT5 (Prop_lut5_I2_O)        0.124    21.318 r  si_ad_change_buffer[776]_i_11/O
                         net (fo=1, routed)           0.611    21.929    ROTATE_RIGHT4_out[776]
    SLICE_X128Y117       LUT3 (Prop_lut3_I0_O)        0.124    22.053 r  si_ad_change_buffer[776]_i_7/O
                         net (fo=1, routed)           0.350    22.403    si_ad_change_buffer[776]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.527 r  si_ad_change_buffer[776]_i_3/O
                         net (fo=1, routed)           0.588    23.115    si_ad_change_buffer[776]_i_3_n_0
    SLICE_X128Y114       LUT5 (Prop_lut5_I4_O)        0.124    23.239 r  si_ad_change_buffer[776]_i_1/O
                         net (fo=1, routed)           0.000    23.239    si_ad_change_buffer[776]_i_1_n_0
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.565    22.755    clk_out1
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.173    22.074    
    SLICE_X128Y114       FDRE (Setup_fdre_C_D)        0.077    22.151    si_ad_change_buffer_reg[776]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -23.239    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.032ns  (logic 7.049ns (27.078%)  route 18.983ns (72.922%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.098    12.975    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X81Y102        LUT6 (Prop_lut6_I1_O)        0.124    13.099 r  si_ad_change_buffer[385]_i_116/O
                         net (fo=105, routed)         0.988    14.088    si_ad_change_buffer[385]_i_116_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.124    14.212 r  si_ad_change_buffer[593]_i_35/O
                         net (fo=2, routed)           1.848    16.060    si_ad_change_buffer[593]_i_35_n_0
    SLICE_X103Y109       LUT6 (Prop_lut6_I3_O)        0.124    16.184 r  si_ad_change_buffer[529]_i_29/O
                         net (fo=4, routed)           1.563    17.747    si_ad_change_buffer[529]_i_29_n_0
    SLICE_X114Y92        LUT6 (Prop_lut6_I3_O)        0.124    17.871 r  si_ad_change_buffer[481]_i_22/O
                         net (fo=4, routed)           1.022    18.893    si_ad_change_buffer[481]_i_22_n_0
    SLICE_X104Y95        LUT6 (Prop_lut6_I5_O)        0.124    19.017 r  si_ad_change_buffer[469]_i_18/O
                         net (fo=2, routed)           1.226    20.244    si_ad_change_buffer[469]_i_18_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I2_O)        0.152    20.396 r  si_ad_change_buffer[467]_i_12/O
                         net (fo=2, routed)           0.805    21.201    si_ad_change_buffer[467]_i_12_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I2_O)        0.326    21.527 r  si_ad_change_buffer[466]_i_7/O
                         net (fo=1, routed)           0.962    22.489    ROTATE_RIGHT4_out[466]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.124    22.613 r  si_ad_change_buffer[466]_i_4/O
                         net (fo=1, routed)           0.623    23.236    si_ad_change_buffer[466]_i_4_n_0
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.124    23.360 r  si_ad_change_buffer[466]_i_1/O
                         net (fo=1, routed)           0.000    23.360    si_ad_change_buffer[466]_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.714    22.903    clk_out1
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.173    22.223    
    SLICE_X112Y74        FDRE (Setup_fdre_C_D)        0.077    22.300    si_ad_change_buffer_reg[466]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[781]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.869ns  (logic 7.429ns (28.717%)  route 18.440ns (71.283%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 22.758 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.088    12.965    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.124    13.089 r  si_ad_change_buffer[385]_i_117/O
                         net (fo=105, routed)         1.296    14.386    si_ad_change_buffer[385]_i_117_n_0
    SLICE_X88Y105        LUT5 (Prop_lut5_I2_O)        0.150    14.536 r  si_ad_change_buffer[799]_i_781/O
                         net (fo=3, routed)           0.973    15.509    si_ad_change_buffer[799]_i_781_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I3_O)        0.348    15.857 r  si_ad_change_buffer[799]_i_429/O
                         net (fo=4, routed)           1.440    17.297    si_ad_change_buffer[799]_i_429_n_0
    SLICE_X88Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.421 r  si_ad_change_buffer[781]_i_28/O
                         net (fo=4, routed)           1.083    18.504    si_ad_change_buffer[781]_i_28_n_0
    SLICE_X96Y115        LUT6 (Prop_lut6_I0_O)        0.124    18.628 r  si_ad_change_buffer[781]_i_23/O
                         net (fo=2, routed)           0.969    19.597    si_ad_change_buffer[781]_i_23_n_0
    SLICE_X107Y115       LUT3 (Prop_lut3_I0_O)        0.124    19.721 r  si_ad_change_buffer[781]_i_17/O
                         net (fo=2, routed)           0.863    20.583    si_ad_change_buffer[781]_i_17_n_0
    SLICE_X126Y115       LUT5 (Prop_lut5_I4_O)        0.124    20.707 r  si_ad_change_buffer[781]_i_11/O
                         net (fo=1, routed)           0.797    21.504    ROTATE_RIGHT4_out[781]
    SLICE_X127Y116       LUT3 (Prop_lut3_I0_O)        0.152    21.656 r  si_ad_change_buffer[781]_i_7/O
                         net (fo=1, routed)           0.574    22.230    si_ad_change_buffer[781]_i_7_n_0
    SLICE_X129Y116       LUT6 (Prop_lut6_I5_O)        0.332    22.562 r  si_ad_change_buffer[781]_i_3/O
                         net (fo=1, routed)           0.511    23.074    si_ad_change_buffer[781]_i_3_n_0
    SLICE_X128Y109       LUT5 (Prop_lut5_I4_O)        0.124    23.198 r  si_ad_change_buffer[781]_i_1/O
                         net (fo=1, routed)           0.000    23.198    si_ad_change_buffer[781]_i_1_n_0
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.568    22.758    clk_out1
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/C
                         clock pessimism             -0.507    22.250    
                         clock uncertainty           -0.173    22.077    
    SLICE_X128Y109       FDRE (Setup_fdre_C_D)        0.077    22.154    si_ad_change_buffer_reg[781]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                         -23.198    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.025ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[305]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.939ns  (logic 7.513ns (28.964%)  route 18.426ns (71.036%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.309    18.760    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124    18.884 r  si_ad_change_buffer[306]_i_20/O
                         net (fo=2, routed)           1.414    20.298    si_ad_change_buffer[306]_i_20_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.150    20.448 r  si_ad_change_buffer[306]_i_14/O
                         net (fo=2, routed)           0.862    21.310    si_ad_change_buffer[306]_i_14_n_0
    SLICE_X54Y78         LUT5 (Prop_lut5_I4_O)        0.332    21.642 r  si_ad_change_buffer[305]_i_8/O
                         net (fo=1, routed)           0.805    22.448    ROTATE_LEFT7_out[305]
    SLICE_X58Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.600 r  si_ad_change_buffer[305]_i_4/O
                         net (fo=1, routed)           0.342    22.941    si_ad_change_buffer[305]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.326    23.267 r  si_ad_change_buffer[305]_i_1/O
                         net (fo=1, routed)           0.000    23.267    si_ad_change_buffer[305]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.702    22.891    clk_out1
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.173    22.211    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.031    22.242    si_ad_change_buffer_reg[305]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -23.267    
  -------------------------------------------------------------------
                         slack                                 -1.025    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[315]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.930ns  (logic 7.301ns (28.156%)  route 18.629ns (71.844%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.366    18.818    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.942 r  si_ad_change_buffer[318]_i_20/O
                         net (fo=2, routed)           1.007    19.948    si_ad_change_buffer[318]_i_20_n_0
    SLICE_X57Y86         LUT3 (Prop_lut3_I0_O)        0.124    20.072 r  si_ad_change_buffer[316]_i_14/O
                         net (fo=2, routed)           1.028    21.101    si_ad_change_buffer[316]_i_14_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.225 r  si_ad_change_buffer[315]_i_8/O
                         net (fo=1, routed)           0.670    21.895    ROTATE_LEFT7_out[315]
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.152    22.047 r  si_ad_change_buffer[315]_i_4/O
                         net (fo=1, routed)           0.864    22.910    si_ad_change_buffer[315]_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.348    23.258 r  si_ad_change_buffer[315]_i_1/O
                         net (fo=1, routed)           0.000    23.258    si_ad_change_buffer[315]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.707    22.896    clk_out1
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/C
                         clock pessimism             -0.507    22.389    
                         clock uncertainty           -0.173    22.216    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.029    22.245    si_ad_change_buffer_reg[315]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -23.258    
  -------------------------------------------------------------------
                         slack                                 -1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[351]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.635    -0.612    clk_out1
    SLICE_X71Y69         FDRE                                         r  si_ad_change_buffer_reg[351]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  si_ad_change_buffer_reg[351]/Q
                         net (fo=1, routed)           0.116    -0.355    si_ad_change_buffer_reg_n_0_[351]
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.908    -0.385    clk_out1
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/C
                         clock pessimism             -0.214    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X70Y69         FDRE (Hold_fdre_C_D)         0.059    -0.367    mem_dina_reg[351]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[330]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.638    -0.609    clk_out1
    SLICE_X67Y67         FDRE                                         r  si_ad_change_buffer_reg[330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  si_ad_change_buffer_reg[330]/Q
                         net (fo=1, routed)           0.116    -0.352    si_ad_change_buffer_reg_n_0_[330]
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.911    -0.382    clk_out1
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/C
                         clock pessimism             -0.214    -0.596    
                         clock uncertainty            0.173    -0.423    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.059    -0.364    mem_dina_reg[330]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.327    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.298    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[578]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.365%)  route 0.438ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    clk_out1
    SLICE_X134Y101       FDRE                                         r  si_ad_change_buffer_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  si_ad_change_buffer_reg[578]/Q
                         net (fo=1, routed)           0.438    -0.073    si_ad_change_buffer_reg_n_0_[578]
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.920    -0.373    clk_out1
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/C
                         clock pessimism              0.040    -0.333    
                         clock uncertainty            0.173    -0.160    
    SLICE_X134Y74        FDRE (Hold_fdre_C_D)         0.070    -0.090    mem_dina_reg[578]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (68.995%)  route 0.102ns (31.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.376    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.098    -0.278 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.278    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X162Y132       FDSE (Hold_fdse_C_D)         0.121    -0.298    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y145       FDRE                                         r  uart0/reg_rcv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[0]
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/C
                         clock pessimism             -0.213    -0.640    
                         clock uncertainty            0.173    -0.467    
    SLICE_X136Y145       FDRE (Hold_fdre_C_D)         0.059    -0.408    uart0/byte_rcv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y146       FDRE                                         r  uart0/reg_rcv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[1]
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/C
                         clock pessimism             -0.213    -0.640    
                         clock uncertainty            0.173    -0.467    
    SLICE_X136Y146       FDRE (Hold_fdre_C_D)         0.059    -0.408    uart0/byte_rcv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    uart0/clk_out1
    SLICE_X137Y147       FDRE                                         r  uart0/reg_rcv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  uart0/reg_rcv_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.384    uart0/p_1_in[3]
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.867    -0.426    uart0/clk_out1
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/C
                         clock pessimism             -0.213    -0.639    
                         clock uncertainty            0.173    -0.466    
    SLICE_X136Y147       FDRE (Hold_fdre_C_D)         0.059    -0.407    uart0/byte_rcv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y145       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  uart0/byte_rcv_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.376    rxByteUart0/Q[7]
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    rxByteUart0/clk_out1
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
                         clock pessimism             -0.210    -0.637    
                         clock uncertainty            0.173    -0.464    
    SLICE_X136Y144       FDRE (Hold_fdre_C_D)         0.064    -0.400    rxByteUart0/si_uart_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[312]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.640    -0.607    clk_out1
    SLICE_X60Y70         FDRE                                         r  si_ad_change_buffer_reg[312]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[312]/Q
                         net (fo=1, routed)           0.116    -0.327    si_ad_change_buffer_reg_n_0_[312]
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    clk_out1
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/C
                         clock pessimism             -0.214    -0.594    
                         clock uncertainty            0.173    -0.421    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070    -0.351    mem_dina_reg[312]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.583ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.419ns (4.423%)  route 9.054ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.054     6.966    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 18.583    

Slack (MET) :             18.722ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.488%)  route 8.916ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.916     6.827    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.722    

Slack (MET) :             18.923ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 0.419ns (4.588%)  route 8.713ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.713     6.624    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                 18.923    

Slack (MET) :             19.061ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.574     6.486    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                 19.061    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.419ns (4.822%)  route 8.271ns (95.178%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.271     6.182    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.476ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.419ns (4.886%)  route 8.156ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.156     6.067    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 19.476    

Slack (MET) :             19.624ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.419ns (4.972%)  route 8.008ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.008     5.919    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 19.624    

Slack (MET) :             19.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.980     5.891    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 19.652    

Slack (MET) :             20.289ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.478ns (5.991%)  route 7.501ns (94.009%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.478    -2.025 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.501     5.476    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.802    25.765    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 20.289    

Slack (MET) :             20.371ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.518ns (6.416%)  route 7.556ns (93.584%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDSE (Prop_fdse_C_Q)         0.518    -1.985 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           7.556     5.571    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    25.942    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.942    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 20.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.972     2.532    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.972     2.533    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.164ns (5.228%)  route 2.973ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.973     2.535    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.141ns (4.493%)  route 2.997ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.997     2.534    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.164ns (5.225%)  route 2.975ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.975     2.537    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.164ns (5.217%)  route 2.979ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.979     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.148ns (4.777%)  route 2.950ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.148    -0.454 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.950     2.496    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.275    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.141ns (4.468%)  route 3.015ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.015     2.552    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.141ns (4.464%)  route 3.017ns (95.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.017     2.554    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.148ns (4.761%)  route 2.961ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.961     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.585ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.419ns (4.423%)  route 9.054ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.054     6.966    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 18.585    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.488%)  route 8.916ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.916     6.827    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             18.925ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 0.419ns (4.588%)  route 8.713ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.713     6.624    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                 18.925    

Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.574     6.486    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.419ns (4.822%)  route 8.271ns (95.178%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.271     6.182    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.478ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.419ns (4.886%)  route 8.156ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.156     6.067    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 19.478    

Slack (MET) :             19.627ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.419ns (4.972%)  route 8.008ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.008     5.919    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 19.627    

Slack (MET) :             19.654ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.980     5.891    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 19.654    

Slack (MET) :             20.291ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.478ns (5.991%)  route 7.501ns (94.009%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.478    -2.025 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.501     5.476    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.802    25.767    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.767    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 20.291    

Slack (MET) :             20.373ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.518ns (6.416%)  route 7.556ns (93.584%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDSE (Prop_fdse_C_Q)         0.518    -1.985 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           7.556     5.571    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    25.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.944    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 20.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.972     2.532    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.972     2.533    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.164ns (5.228%)  route 2.973ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.973     2.535    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.141ns (4.493%)  route 2.997ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.997     2.534    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.164ns (5.225%)  route 2.975ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.975     2.537    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.164ns (5.217%)  route 2.979ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.979     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.148ns (4.777%)  route 2.950ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.148    -0.454 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.950     2.496    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.273    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.141ns (4.468%)  route 3.015ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.015     2.552    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.141ns (4.464%)  route 3.017ns (95.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.017     2.554    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.148ns (4.761%)  route 2.961ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.961     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          656  Failing Endpoints,  Worst Slack       -1.320ns,  Total Violation     -246.330ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[777]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.138ns  (logic 7.171ns (27.436%)  route 18.967ns (72.564%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.250ns = ( 22.750 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.487    21.172    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X117Y117       LUT5 (Prop_lut5_I4_O)        0.124    21.296 r  si_ad_change_buffer[777]_i_11/O
                         net (fo=1, routed)           0.937    22.232    ROTATE_RIGHT4_out[777]
    SLICE_X127Y118       LUT3 (Prop_lut3_I0_O)        0.124    22.356 r  si_ad_change_buffer[777]_i_7/O
                         net (fo=1, routed)           0.318    22.674    si_ad_change_buffer[777]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.798 r  si_ad_change_buffer[777]_i_3/O
                         net (fo=1, routed)           0.544    23.342    si_ad_change_buffer[777]_i_3_n_0
    SLICE_X128Y118       LUT5 (Prop_lut5_I4_O)        0.124    23.466 r  si_ad_change_buffer[777]_i_1/O
                         net (fo=1, routed)           0.000    23.466    si_ad_change_buffer[777]_i_1_n_0
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.560    22.750    clk_out1
    SLICE_X128Y118       FDRE                                         r  si_ad_change_buffer_reg[777]/C
                         clock pessimism             -0.507    22.242    
                         clock uncertainty           -0.173    22.069    
    SLICE_X128Y118       FDRE (Setup_fdre_C_D)        0.077    22.146    si_ad_change_buffer_reg[777]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[321]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.219ns  (logic 7.503ns (28.617%)  route 18.716ns (71.383%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.111ns = ( 22.889 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          0.885    11.347    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X80Y101        LUT6 (Prop_lut6_I5_O)        0.302    11.649 r  si_ad_change_buffer[799]_i_485/O
                         net (fo=58, routed)          1.357    13.006    si_ad_change_buffer[799]_i_485_n_0
    SLICE_X79Y107        LUT6 (Prop_lut6_I4_O)        0.124    13.130 r  si_ad_change_buffer[646]_i_35/O
                         net (fo=128, routed)         1.650    14.780    si_ad_change_buffer[646]_i_35_n_0
    SLICE_X63Y109        LUT4 (Prop_lut4_I0_O)        0.150    14.930 r  si_ad_change_buffer[392]_i_30/O
                         net (fo=4, routed)           1.099    16.030    si_ad_change_buffer[392]_i_30_n_0
    SLICE_X61Y110        LUT6 (Prop_lut6_I1_O)        0.326    16.356 r  si_ad_change_buffer[328]_i_28/O
                         net (fo=4, routed)           1.389    17.744    si_ad_change_buffer[328]_i_28_n_0
    SLICE_X62Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.868 r  si_ad_change_buffer[328]_i_24/O
                         net (fo=4, routed)           0.985    18.853    si_ad_change_buffer[328]_i_24_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.124    18.977 r  si_ad_change_buffer[324]_i_20/O
                         net (fo=2, routed)           1.383    20.360    si_ad_change_buffer[324]_i_20_n_0
    SLICE_X59Y80         LUT3 (Prop_lut3_I0_O)        0.150    20.510 r  si_ad_change_buffer[322]_i_14/O
                         net (fo=2, routed)           0.807    21.317    si_ad_change_buffer[322]_i_14_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.326    21.643 r  si_ad_change_buffer[321]_i_8/O
                         net (fo=1, routed)           0.898    22.541    ROTATE_LEFT7_out[321]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.148    22.689 r  si_ad_change_buffer[321]_i_4/O
                         net (fo=1, routed)           0.530    23.219    si_ad_change_buffer[321]_i_4_n_0
    SLICE_X63Y68         LUT5 (Prop_lut5_I4_O)        0.328    23.547 r  si_ad_change_buffer[321]_i_1/O
                         net (fo=1, routed)           0.000    23.547    si_ad_change_buffer[321]_i_1_n_0
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.700    22.889    clk_out1
    SLICE_X63Y68         FDRE                                         r  si_ad_change_buffer_reg[321]/C
                         clock pessimism             -0.507    22.382    
                         clock uncertainty           -0.173    22.209    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.031    22.240    si_ad_change_buffer_reg[321]
  -------------------------------------------------------------------
                         required time                         22.240    
                         arrival time                         -23.547    
  -------------------------------------------------------------------
                         slack                                 -1.307    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[779]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.227ns  (logic 7.171ns (27.342%)  route 19.056ns (72.658%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 22.921 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           0.627    20.040    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X106Y116       LUT3 (Prop_lut3_I0_O)        0.124    20.164 r  si_ad_change_buffer[779]_i_17/O
                         net (fo=2, routed)           0.632    20.796    si_ad_change_buffer[779]_i_17_n_0
    SLICE_X113Y117       LUT5 (Prop_lut5_I4_O)        0.124    20.920 r  si_ad_change_buffer[779]_i_11/O
                         net (fo=1, routed)           0.709    21.629    ROTATE_RIGHT4_out[779]
    SLICE_X119Y117       LUT3 (Prop_lut3_I0_O)        0.124    21.753 r  si_ad_change_buffer[779]_i_7/O
                         net (fo=1, routed)           1.151    22.904    si_ad_change_buffer[779]_i_7_n_0
    SLICE_X119Y94        LUT6 (Prop_lut6_I5_O)        0.124    23.028 r  si_ad_change_buffer[779]_i_3/O
                         net (fo=1, routed)           0.403    23.431    si_ad_change_buffer[779]_i_3_n_0
    SLICE_X119Y94        LUT5 (Prop_lut5_I4_O)        0.124    23.555 r  si_ad_change_buffer[779]_i_1/O
                         net (fo=1, routed)           0.000    23.555    si_ad_change_buffer[779]_i_1_n_0
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.732    22.921    clk_out1
    SLICE_X119Y94        FDRE                                         r  si_ad_change_buffer_reg[779]/C
                         clock pessimism             -0.507    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X119Y94        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[779]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -23.555    
  -------------------------------------------------------------------
                         slack                                 -1.285    

Slack (VIOLATED) :        -1.227ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[656]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.995ns  (logic 7.049ns (27.117%)  route 18.946ns (72.883%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.254ns = ( 22.746 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         2.065    15.416    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X98Y106        LUT5 (Prop_lut5_I1_O)        0.124    15.540 r  si_ad_change_buffer[597]_i_33/O
                         net (fo=3, routed)           1.490    17.030    si_ad_change_buffer[597]_i_33_n_0
    SLICE_X124Y106       LUT6 (Prop_lut6_I5_O)        0.124    17.154 r  si_ad_change_buffer[661]_i_34/O
                         net (fo=2, routed)           0.986    18.140    si_ad_change_buffer[661]_i_34_n_0
    SLICE_X124Y120       LUT3 (Prop_lut3_I2_O)        0.150    18.290 r  si_ad_change_buffer[661]_i_30/O
                         net (fo=4, routed)           1.058    19.348    si_ad_change_buffer[661]_i_30_n_0
    SLICE_X123Y125       LUT6 (Prop_lut6_I5_O)        0.328    19.676 r  si_ad_change_buffer[661]_i_25/O
                         net (fo=4, routed)           0.866    20.542    si_ad_change_buffer[661]_i_25_n_0
    SLICE_X122Y126       LUT6 (Prop_lut6_I3_O)        0.124    20.666 r  si_ad_change_buffer[657]_i_19/O
                         net (fo=2, routed)           0.742    21.408    si_ad_change_buffer[657]_i_19_n_0
    SLICE_X114Y126       LUT5 (Prop_lut5_I4_O)        0.124    21.532 r  si_ad_change_buffer[656]_i_10/O
                         net (fo=1, routed)           0.964    22.496    ROTATE_LEFT7_out[656]
    SLICE_X114Y121       LUT3 (Prop_lut3_I2_O)        0.124    22.620 r  si_ad_change_buffer[656]_i_5/O
                         net (fo=1, routed)           0.579    23.199    si_ad_change_buffer[656]_i_5_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I5_O)        0.124    23.323 r  si_ad_change_buffer[656]_i_1/O
                         net (fo=1, routed)           0.000    23.323    si_ad_change_buffer[656]_i_1_n_0
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.556    22.746    clk_out1
    SLICE_X122Y121       FDRE                                         r  si_ad_change_buffer_reg[656]/C
                         clock pessimism             -0.507    22.238    
                         clock uncertainty           -0.173    22.065    
    SLICE_X122Y121       FDRE (Setup_fdre_C_D)        0.031    22.096    si_ad_change_buffer_reg[656]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -23.323    
  -------------------------------------------------------------------
                         slack                                 -1.227    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.039ns  (logic 7.279ns (27.954%)  route 18.760ns (72.046%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 22.888 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.349    13.227    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X72Y101        LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  si_ad_change_buffer[667]_i_37/O
                         net (fo=128, routed)         1.840    15.191    si_ad_change_buffer[667]_i_37_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I1_O)        0.150    15.341 r  si_ad_change_buffer[309]_i_30/O
                         net (fo=2, routed)           0.965    16.306    si_ad_change_buffer[309]_i_30_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I3_O)        0.326    16.632 r  si_ad_change_buffer[309]_i_28/O
                         net (fo=4, routed)           1.206    17.838    si_ad_change_buffer[309]_i_28_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.124    17.962 r  si_ad_change_buffer[277]_i_27/O
                         net (fo=4, routed)           0.618    18.580    si_ad_change_buffer[277]_i_27_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    18.704 r  si_ad_change_buffer[265]_i_25/O
                         net (fo=2, routed)           1.184    19.888    si_ad_change_buffer[265]_i_25_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I0_O)        0.153    20.041 r  si_ad_change_buffer[263]_i_17/O
                         net (fo=2, routed)           0.931    20.972    si_ad_change_buffer[263]_i_17_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.327    21.299 r  si_ad_change_buffer[262]_i_10/O
                         net (fo=1, routed)           1.058    22.357    ROTATE_LEFT7_out[262]
    SLICE_X46Y86         LUT3 (Prop_lut3_I2_O)        0.124    22.481 r  si_ad_change_buffer[262]_i_5/O
                         net (fo=1, routed)           0.762    23.243    si_ad_change_buffer[262]_i_5_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    23.367 r  si_ad_change_buffer[262]_i_1/O
                         net (fo=1, routed)           0.000    23.367    si_ad_change_buffer[262]_i_1_n_0
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.699    22.888    clk_out1
    SLICE_X47Y75         FDRE                                         r  si_ad_change_buffer_reg[262]/C
                         clock pessimism             -0.507    22.381    
                         clock uncertainty           -0.173    22.208    
    SLICE_X47Y75         FDRE (Setup_fdre_C_D)        0.032    22.240    si_ad_change_buffer_reg[262]
  -------------------------------------------------------------------
                         required time                         22.240    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[776]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.911ns  (logic 7.171ns (27.676%)  route 18.740ns (72.324%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 22.755 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          0.972    12.850    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y101        LUT5 (Prop_lut5_I3_O)        0.124    12.974 r  si_ad_change_buffer[385]_i_119/O
                         net (fo=105, routed)         1.471    14.445    si_ad_change_buffer[385]_i_119_n_0
    SLICE_X90Y103        LUT5 (Prop_lut5_I2_O)        0.148    14.593 r  si_ad_change_buffer[799]_i_690/O
                         net (fo=4, routed)           1.476    16.069    si_ad_change_buffer[799]_i_690_n_0
    SLICE_X97Y103        LUT6 (Prop_lut6_I0_O)        0.328    16.397 r  si_ad_change_buffer[799]_i_402/O
                         net (fo=4, routed)           1.732    18.129    si_ad_change_buffer[799]_i_402_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I0_O)        0.124    18.253 r  si_ad_change_buffer[791]_i_36/O
                         net (fo=4, routed)           1.035    19.288    si_ad_change_buffer[791]_i_36_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.124    19.412 r  si_ad_change_buffer[779]_i_23/O
                         net (fo=2, routed)           1.148    20.560    si_ad_change_buffer[779]_i_23_n_0
    SLICE_X116Y116       LUT3 (Prop_lut3_I2_O)        0.124    20.684 r  si_ad_change_buffer[777]_i_17/O
                         net (fo=2, routed)           0.509    21.194    si_ad_change_buffer[777]_i_17_n_0
    SLICE_X116Y117       LUT5 (Prop_lut5_I2_O)        0.124    21.318 r  si_ad_change_buffer[776]_i_11/O
                         net (fo=1, routed)           0.611    21.929    ROTATE_RIGHT4_out[776]
    SLICE_X128Y117       LUT3 (Prop_lut3_I0_O)        0.124    22.053 r  si_ad_change_buffer[776]_i_7/O
                         net (fo=1, routed)           0.350    22.403    si_ad_change_buffer[776]_i_7_n_0
    SLICE_X128Y118       LUT6 (Prop_lut6_I5_O)        0.124    22.527 r  si_ad_change_buffer[776]_i_3/O
                         net (fo=1, routed)           0.588    23.115    si_ad_change_buffer[776]_i_3_n_0
    SLICE_X128Y114       LUT5 (Prop_lut5_I4_O)        0.124    23.239 r  si_ad_change_buffer[776]_i_1/O
                         net (fo=1, routed)           0.000    23.239    si_ad_change_buffer[776]_i_1_n_0
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.565    22.755    clk_out1
    SLICE_X128Y114       FDRE                                         r  si_ad_change_buffer_reg[776]/C
                         clock pessimism             -0.507    22.247    
                         clock uncertainty           -0.173    22.074    
    SLICE_X128Y114       FDRE (Setup_fdre_C_D)        0.077    22.151    si_ad_change_buffer_reg[776]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -23.239    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.060ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.032ns  (logic 7.049ns (27.078%)  route 18.983ns (72.922%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 22.903 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.098    12.975    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X81Y102        LUT6 (Prop_lut6_I1_O)        0.124    13.099 r  si_ad_change_buffer[385]_i_116/O
                         net (fo=105, routed)         0.988    14.088    si_ad_change_buffer[385]_i_116_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.124    14.212 r  si_ad_change_buffer[593]_i_35/O
                         net (fo=2, routed)           1.848    16.060    si_ad_change_buffer[593]_i_35_n_0
    SLICE_X103Y109       LUT6 (Prop_lut6_I3_O)        0.124    16.184 r  si_ad_change_buffer[529]_i_29/O
                         net (fo=4, routed)           1.563    17.747    si_ad_change_buffer[529]_i_29_n_0
    SLICE_X114Y92        LUT6 (Prop_lut6_I3_O)        0.124    17.871 r  si_ad_change_buffer[481]_i_22/O
                         net (fo=4, routed)           1.022    18.893    si_ad_change_buffer[481]_i_22_n_0
    SLICE_X104Y95        LUT6 (Prop_lut6_I5_O)        0.124    19.017 r  si_ad_change_buffer[469]_i_18/O
                         net (fo=2, routed)           1.226    20.244    si_ad_change_buffer[469]_i_18_n_0
    SLICE_X111Y84        LUT3 (Prop_lut3_I2_O)        0.152    20.396 r  si_ad_change_buffer[467]_i_12/O
                         net (fo=2, routed)           0.805    21.201    si_ad_change_buffer[467]_i_12_n_0
    SLICE_X113Y82        LUT5 (Prop_lut5_I2_O)        0.326    21.527 r  si_ad_change_buffer[466]_i_7/O
                         net (fo=1, routed)           0.962    22.489    ROTATE_RIGHT4_out[466]
    SLICE_X112Y79        LUT3 (Prop_lut3_I0_O)        0.124    22.613 r  si_ad_change_buffer[466]_i_4/O
                         net (fo=1, routed)           0.623    23.236    si_ad_change_buffer[466]_i_4_n_0
    SLICE_X112Y74        LUT5 (Prop_lut5_I4_O)        0.124    23.360 r  si_ad_change_buffer[466]_i_1/O
                         net (fo=1, routed)           0.000    23.360    si_ad_change_buffer[466]_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.714    22.903    clk_out1
    SLICE_X112Y74        FDRE                                         r  si_ad_change_buffer_reg[466]/C
                         clock pessimism             -0.507    22.396    
                         clock uncertainty           -0.173    22.223    
    SLICE_X112Y74        FDRE (Setup_fdre_C_D)        0.077    22.300    si_ad_change_buffer_reg[466]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 -1.060    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[781]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.869ns  (logic 7.429ns (28.717%)  route 18.440ns (71.283%))
  Logic Levels:           28  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 22.758 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.088    12.965    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X84Y102        LUT5 (Prop_lut5_I3_O)        0.124    13.089 r  si_ad_change_buffer[385]_i_117/O
                         net (fo=105, routed)         1.296    14.386    si_ad_change_buffer[385]_i_117_n_0
    SLICE_X88Y105        LUT5 (Prop_lut5_I2_O)        0.150    14.536 r  si_ad_change_buffer[799]_i_781/O
                         net (fo=3, routed)           0.973    15.509    si_ad_change_buffer[799]_i_781_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I3_O)        0.348    15.857 r  si_ad_change_buffer[799]_i_429/O
                         net (fo=4, routed)           1.440    17.297    si_ad_change_buffer[799]_i_429_n_0
    SLICE_X88Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.421 r  si_ad_change_buffer[781]_i_28/O
                         net (fo=4, routed)           1.083    18.504    si_ad_change_buffer[781]_i_28_n_0
    SLICE_X96Y115        LUT6 (Prop_lut6_I0_O)        0.124    18.628 r  si_ad_change_buffer[781]_i_23/O
                         net (fo=2, routed)           0.969    19.597    si_ad_change_buffer[781]_i_23_n_0
    SLICE_X107Y115       LUT3 (Prop_lut3_I0_O)        0.124    19.721 r  si_ad_change_buffer[781]_i_17/O
                         net (fo=2, routed)           0.863    20.583    si_ad_change_buffer[781]_i_17_n_0
    SLICE_X126Y115       LUT5 (Prop_lut5_I4_O)        0.124    20.707 r  si_ad_change_buffer[781]_i_11/O
                         net (fo=1, routed)           0.797    21.504    ROTATE_RIGHT4_out[781]
    SLICE_X127Y116       LUT3 (Prop_lut3_I0_O)        0.152    21.656 r  si_ad_change_buffer[781]_i_7/O
                         net (fo=1, routed)           0.574    22.230    si_ad_change_buffer[781]_i_7_n_0
    SLICE_X129Y116       LUT6 (Prop_lut6_I5_O)        0.332    22.562 r  si_ad_change_buffer[781]_i_3/O
                         net (fo=1, routed)           0.511    23.074    si_ad_change_buffer[781]_i_3_n_0
    SLICE_X128Y109       LUT5 (Prop_lut5_I4_O)        0.124    23.198 r  si_ad_change_buffer[781]_i_1/O
                         net (fo=1, routed)           0.000    23.198    si_ad_change_buffer[781]_i_1_n_0
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.568    22.758    clk_out1
    SLICE_X128Y109       FDRE                                         r  si_ad_change_buffer_reg[781]/C
                         clock pessimism             -0.507    22.250    
                         clock uncertainty           -0.173    22.077    
    SLICE_X128Y109       FDRE (Setup_fdre_C_D)        0.077    22.154    si_ad_change_buffer_reg[781]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                         -23.198    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.025ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[305]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.939ns  (logic 7.513ns (28.964%)  route 18.426ns (71.036%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 22.891 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.309    18.760    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X59Y100        LUT6 (Prop_lut6_I0_O)        0.124    18.884 r  si_ad_change_buffer[306]_i_20/O
                         net (fo=2, routed)           1.414    20.298    si_ad_change_buffer[306]_i_20_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.150    20.448 r  si_ad_change_buffer[306]_i_14/O
                         net (fo=2, routed)           0.862    21.310    si_ad_change_buffer[306]_i_14_n_0
    SLICE_X54Y78         LUT5 (Prop_lut5_I4_O)        0.332    21.642 r  si_ad_change_buffer[305]_i_8/O
                         net (fo=1, routed)           0.805    22.448    ROTATE_LEFT7_out[305]
    SLICE_X58Y78         LUT3 (Prop_lut3_I2_O)        0.152    22.600 r  si_ad_change_buffer[305]_i_4/O
                         net (fo=1, routed)           0.342    22.941    si_ad_change_buffer[305]_i_4_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.326    23.267 r  si_ad_change_buffer[305]_i_1/O
                         net (fo=1, routed)           0.000    23.267    si_ad_change_buffer[305]_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.702    22.891    clk_out1
    SLICE_X59Y78         FDRE                                         r  si_ad_change_buffer_reg[305]/C
                         clock pessimism             -0.507    22.384    
                         clock uncertainty           -0.173    22.211    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.031    22.242    si_ad_change_buffer_reg[305]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -23.267    
  -------------------------------------------------------------------
                         slack                                 -1.025    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 integer_rotate_speed_reg[2]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[315]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.930ns  (logic 7.301ns (28.156%)  route 18.629ns (71.844%))
  Logic Levels:           27  (CARRY4=8 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 22.896 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.672ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.654    -2.672    clk_out1
    SLICE_X76Y100        FDRE                                         r  integer_rotate_speed_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.518    -2.154 f  integer_rotate_speed_reg[2]_rep__6/Q
                         net (fo=142, routed)         1.286    -0.868    integer_rotate_speed_reg[2]_rep__6_n_0
    SLICE_X80Y97         LUT2 (Prop_lut2_I1_O)        0.150    -0.718 r  si_ad_change_buffer[799]_i_979/O
                         net (fo=1, routed)           0.665    -0.053    si_ad_change_buffer[799]_i_979_n_0
    SLICE_X80Y98         LUT6 (Prop_lut6_I3_O)        0.328     0.275 r  si_ad_change_buffer[799]_i_600/O
                         net (fo=1, routed)           0.000     0.275    si_ad_change_buffer[799]_i_600_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.788 r  si_ad_change_buffer_reg[799]_i_268/CO[3]
                         net (fo=1, routed)           0.000     0.788    si_ad_change_buffer_reg[799]_i_268_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.007 r  si_ad_change_buffer_reg[799]_i_967/O[0]
                         net (fo=2, routed)           0.671     1.678    si_ad_change_buffer_reg[799]_i_967_n_7
    SLICE_X81Y103        LUT4 (Prop_lut4_I3_O)        0.295     1.973 f  si_ad_change_buffer[799]_i_587/O
                         net (fo=3, routed)           0.478     2.451    si_ad_change_buffer[799]_i_587_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I2_O)        0.124     2.575 r  si_ad_change_buffer[799]_i_260/O
                         net (fo=2, routed)           0.785     3.360    si_ad_change_buffer[799]_i_260_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     3.798 r  si_ad_change_buffer_reg[799]_i_152/O[3]
                         net (fo=13, routed)          0.549     4.348    COUNT[10]
    SLICE_X81Y99         LUT4 (Prop_lut4_I0_O)        0.306     4.654 f  si_ad_change_buffer[799]_i_1042/O
                         net (fo=2, routed)           0.722     5.376    si_ad_change_buffer[799]_i_1042_n_0
    SLICE_X80Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.500 r  si_ad_change_buffer[799]_i_1006/O
                         net (fo=2, routed)           0.800     6.301    si_ad_change_buffer[799]_i_1006_n_0
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.425 r  si_ad_change_buffer[799]_i_1010/O
                         net (fo=1, routed)           0.000     6.425    si_ad_change_buffer[799]_i_1010_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.826 r  si_ad_change_buffer_reg[799]_i_980/CO[3]
                         net (fo=1, routed)           0.000     6.826    si_ad_change_buffer_reg[799]_i_980_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  si_ad_change_buffer_reg[799]_i_601/CO[3]
                         net (fo=1, routed)           0.001     6.940    si_ad_change_buffer_reg[799]_i_601_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 r  si_ad_change_buffer_reg[799]_i_273/O[1]
                         net (fo=5, routed)           0.997     8.271    si_ad_change_buffer_reg[799]_i_273_n_6
    SLICE_X78Y104        LUT4 (Prop_lut4_I0_O)        0.303     8.574 r  si_ad_change_buffer[799]_i_1031/O
                         net (fo=1, routed)           0.000     8.574    si_ad_change_buffer[799]_i_1031_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.801 r  si_ad_change_buffer_reg[799]_i_994/O[1]
                         net (fo=1, routed)           0.778     9.579    si_ad_change_buffer_reg[799]_i_994_n_6
    SLICE_X83Y100        LUT2 (Prop_lut2_I1_O)        0.303     9.882 r  si_ad_change_buffer[799]_i_611/O
                         net (fo=1, routed)           0.000     9.882    si_ad_change_buffer[799]_i_611_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.462 r  si_ad_change_buffer_reg[799]_i_274/O[2]
                         net (fo=90, routed)          1.114    11.576    si_ad_change_buffer_reg[799]_i_274_n_5
    SLICE_X79Y104        LUT6 (Prop_lut6_I5_O)        0.302    11.878 r  si_ad_change_buffer[799]_i_579/O
                         net (fo=72, routed)          1.667    13.545    si_ad_change_buffer[799]_i_579_n_0
    SLICE_X75Y116        LUT5 (Prop_lut5_I3_O)        0.124    13.669 r  si_ad_change_buffer[798]_i_26/O
                         net (fo=128, routed)         1.169    14.838    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X71Y119        LUT4 (Prop_lut4_I1_O)        0.152    14.990 r  si_ad_change_buffer[318]_i_32/O
                         net (fo=4, routed)           1.204    16.194    si_ad_change_buffer[318]_i_32_n_0
    SLICE_X59Y116        LUT6 (Prop_lut6_I5_O)        0.326    16.520 r  si_ad_change_buffer[318]_i_29/O
                         net (fo=4, routed)           0.807    17.327    si_ad_change_buffer[318]_i_29_n_0
    SLICE_X58Y113        LUT6 (Prop_lut6_I5_O)        0.124    17.451 r  si_ad_change_buffer[318]_i_25/O
                         net (fo=4, routed)           1.366    18.818    si_ad_change_buffer[318]_i_25_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    18.942 r  si_ad_change_buffer[318]_i_20/O
                         net (fo=2, routed)           1.007    19.948    si_ad_change_buffer[318]_i_20_n_0
    SLICE_X57Y86         LUT3 (Prop_lut3_I0_O)        0.124    20.072 r  si_ad_change_buffer[316]_i_14/O
                         net (fo=2, routed)           1.028    21.101    si_ad_change_buffer[316]_i_14_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I4_O)        0.124    21.225 r  si_ad_change_buffer[315]_i_8/O
                         net (fo=1, routed)           0.670    21.895    ROTATE_LEFT7_out[315]
    SLICE_X60Y76         LUT3 (Prop_lut3_I2_O)        0.152    22.047 r  si_ad_change_buffer[315]_i_4/O
                         net (fo=1, routed)           0.864    22.910    si_ad_change_buffer[315]_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.348    23.258 r  si_ad_change_buffer[315]_i_1/O
                         net (fo=1, routed)           0.000    23.258    si_ad_change_buffer[315]_i_1_n_0
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.707    22.896    clk_out1
    SLICE_X61Y66         FDRE                                         r  si_ad_change_buffer_reg[315]/C
                         clock pessimism             -0.507    22.389    
                         clock uncertainty           -0.173    22.216    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)        0.029    22.245    si_ad_change_buffer_reg[315]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -23.258    
  -------------------------------------------------------------------
                         slack                                 -1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[351]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.635    -0.612    clk_out1
    SLICE_X71Y69         FDRE                                         r  si_ad_change_buffer_reg[351]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  si_ad_change_buffer_reg[351]/Q
                         net (fo=1, routed)           0.116    -0.355    si_ad_change_buffer_reg_n_0_[351]
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.908    -0.385    clk_out1
    SLICE_X70Y69         FDRE                                         r  mem_dina_reg[351]/C
                         clock pessimism             -0.214    -0.599    
                         clock uncertainty            0.173    -0.426    
    SLICE_X70Y69         FDRE (Hold_fdre_C_D)         0.059    -0.367    mem_dina_reg[351]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[330]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.638    -0.609    clk_out1
    SLICE_X67Y67         FDRE                                         r  si_ad_change_buffer_reg[330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  si_ad_change_buffer_reg[330]/Q
                         net (fo=1, routed)           0.116    -0.352    si_ad_change_buffer_reg_n_0_[330]
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.911    -0.382    clk_out1
    SLICE_X66Y67         FDRE                                         r  mem_dina_reg[330]/C
                         clock pessimism             -0.214    -0.596    
                         clock uncertainty            0.173    -0.423    
    SLICE_X66Y67         FDRE (Hold_fdre_C_D)         0.059    -0.364    mem_dina_reg[330]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X160Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.327    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X162Y132       LUT2 (Prop_lut2_I1_O)        0.045    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__0_n_0
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.298    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[578]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.365%)  route 0.438ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    clk_out1
    SLICE_X134Y101       FDRE                                         r  si_ad_change_buffer_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  si_ad_change_buffer_reg[578]/Q
                         net (fo=1, routed)           0.438    -0.073    si_ad_change_buffer_reg_n_0_[578]
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.920    -0.373    clk_out1
    SLICE_X134Y74        FDRE                                         r  mem_dina_reg[578]/C
                         clock pessimism              0.040    -0.333    
                         clock uncertainty            0.173    -0.160    
    SLICE_X134Y74        FDRE (Hold_fdre_C_D)         0.070    -0.090    mem_dina_reg[578]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (68.995%)  route 0.102ns (31.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.376    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X162Y132       LUT2 (Prop_lut2_I0_O)        0.098    -0.278 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.278    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.212    -0.592    
                         clock uncertainty            0.173    -0.419    
    SLICE_X162Y132       FDSE (Hold_fdse_C_D)         0.121    -0.298    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y145       FDRE                                         r  uart0/reg_rcv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y145       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[1]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[0]
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[0]/C
                         clock pessimism             -0.213    -0.640    
                         clock uncertainty            0.173    -0.467    
    SLICE_X136Y145       FDRE (Hold_fdre_C_D)         0.059    -0.408    uart0/byte_rcv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X137Y146       FDRE                                         r  uart0/reg_rcv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y146       FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  uart0/reg_rcv_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.385    uart0/p_1_in[1]
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    uart0/clk_out1
    SLICE_X136Y146       FDRE                                         r  uart0/byte_rcv_reg[1]/C
                         clock pessimism             -0.213    -0.640    
                         clock uncertainty            0.173    -0.467    
    SLICE_X136Y146       FDRE (Hold_fdre_C_D)         0.059    -0.408    uart0/byte_rcv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 uart0/reg_rcv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            uart0/byte_rcv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.596    -0.652    uart0/clk_out1
    SLICE_X137Y147       FDRE                                         r  uart0/reg_rcv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  uart0/reg_rcv_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.384    uart0/p_1_in[3]
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.867    -0.426    uart0/clk_out1
    SLICE_X136Y147       FDRE                                         r  uart0/byte_rcv_reg[3]/C
                         clock pessimism             -0.213    -0.639    
                         clock uncertainty            0.173    -0.466    
    SLICE_X136Y147       FDRE (Hold_fdre_C_D)         0.059    -0.407    uart0/byte_rcv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 uart0/byte_rcv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxByteUart0/si_uart_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.595    -0.653    uart0/clk_out1
    SLICE_X136Y145       FDRE                                         r  uart0/byte_rcv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y145       FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  uart0/byte_rcv_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.376    rxByteUart0/Q[7]
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.866    -0.427    rxByteUart0/clk_out1
    SLICE_X136Y144       FDRE                                         r  rxByteUart0/si_uart_byte_reg[7]/C
                         clock pessimism             -0.210    -0.637    
                         clock uncertainty            0.173    -0.464    
    SLICE_X136Y144       FDRE (Hold_fdre_C_D)         0.064    -0.400    rxByteUart0/si_uart_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[312]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.640    -0.607    clk_out1
    SLICE_X60Y70         FDRE                                         r  si_ad_change_buffer_reg[312]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  si_ad_change_buffer_reg[312]/Q
                         net (fo=1, routed)           0.116    -0.327    si_ad_change_buffer_reg_n_0_[312]
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.913    -0.380    clk_out1
    SLICE_X61Y70         FDRE                                         r  mem_dina_reg[312]/C
                         clock pessimism             -0.214    -0.594    
                         clock uncertainty            0.173    -0.421    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.070    -0.351    mem_dina_reg[312]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.583ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.419ns (4.423%)  route 9.054ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.054     6.966    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 18.583    

Slack (MET) :             18.722ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.488%)  route 8.916ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.916     6.827    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.722    

Slack (MET) :             18.923ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 0.419ns (4.588%)  route 8.713ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.713     6.624    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                 18.923    

Slack (MET) :             19.061ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.574     6.486    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                 19.061    

Slack (MET) :             19.362ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.419ns (4.822%)  route 8.271ns (95.178%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.271     6.182    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 19.362    

Slack (MET) :             19.476ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.419ns (4.886%)  route 8.156ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.156     6.067    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 19.476    

Slack (MET) :             19.624ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.419ns (4.972%)  route 8.008ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.008     5.919    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 19.624    

Slack (MET) :             19.652ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.980     5.891    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 19.652    

Slack (MET) :             20.289ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.478ns (5.991%)  route 7.501ns (94.009%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.478    -2.025 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.501     5.476    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.802    25.765    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 20.289    

Slack (MET) :             20.371ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.518ns (6.416%)  route 7.556ns (93.584%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDSE (Prop_fdse_C_Q)         0.518    -1.985 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           7.556     5.571    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    25.942    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.942    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 20.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.972     2.532    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.972     2.533    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.164ns (5.228%)  route 2.973ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.973     2.535    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.141ns (4.493%)  route 2.997ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.997     2.534    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.164ns (5.225%)  route 2.975ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.975     2.537    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.164ns (5.217%)  route 2.979ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.979     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.148ns (4.777%)  route 2.950ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.148    -0.454 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.950     2.496    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.275    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.141ns (4.468%)  route 3.015ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.015     2.552    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.141ns (4.464%)  route 3.017ns (95.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.017     2.554    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.148ns (4.761%)  route 2.961ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.961     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.585ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.419ns (4.423%)  route 9.054ns (95.577%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           9.054     6.966    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 18.585    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 0.419ns (4.488%)  route 8.916ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.916     6.827    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             18.925ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 0.419ns (4.588%)  route 8.713ns (95.412%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.713     6.624    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                 18.925    

Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.574     6.486    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.690ns  (logic 0.419ns (4.822%)  route 8.271ns (95.178%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.271     6.182    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             19.478ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 0.419ns (4.886%)  route 8.156ns (95.114%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.156     6.067    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                 19.478    

Slack (MET) :             19.627ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 0.419ns (4.972%)  route 8.008ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        4.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.008     5.919    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                 19.627    

Slack (MET) :             19.654ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.419ns (4.989%)  route 7.980ns (95.011%))
  Logic Levels:           0  
  Clock Path Skew:        4.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.508ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.818    -2.508    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y128       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDPE (Prop_fdpe_C_Q)         0.419    -2.089 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.980     5.891    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 19.654    

Slack (MET) :             20.291ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.478ns (5.991%)  route 7.501ns (94.009%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.478    -2.025 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.501     5.476    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.802    25.767    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.767    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                 20.291    

Slack (MET) :             20.373ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 0.518ns (6.416%)  route 7.556ns (93.584%))
  Logic Levels:           0  
  Clock Path Skew:        4.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.503ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.823    -2.503    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDSE (Prop_fdse_C_Q)         0.518    -1.985 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           7.556     5.571    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    25.944    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.944    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 20.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.972     2.532    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.164ns (5.229%)  route 2.972ns (94.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.972     2.533    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.164ns (5.228%)  route 2.973ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.973     2.535    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.141ns (4.493%)  route 2.997ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X161Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.997     2.534    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 0.164ns (5.225%)  route 2.975ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.975     2.537    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.164ns (5.217%)  route 2.979ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.979     2.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.148ns (4.777%)  route 2.950ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.646    -0.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y139       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.148    -0.454 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.950     2.496    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.273    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.141ns (4.468%)  route 3.015ns (95.532%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.015     2.552    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.141ns (4.464%)  route 3.017ns (95.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.017     2.554    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.148ns (4.761%)  route 2.961ns (95.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.961     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.151    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3186, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.466    





