CLASS opencore_16550_uart
{
   ASSOCIATED_FILES 
   {
      Add_Program = "";
      Edit_Program = "";
      Generator_Program = "";
   }
   MODULE_DEFAULTS 
   {
      class = "opencore_16550_uart";
      class_version = "2.0";
      SYSTEM_BUILDER_INFO 
      {
         Instantiate_In_System_Module = "1";
         Is_Enabled = "1";
         Date_Modified = "--unknown--";
      }
      WIZARD_SCRIPT_ARGUMENTS 
      {
      }
      PORT_WIRING
      {
	     PORT wb_clk_i
        {
        		 direction = "input";
           	 width = "1";
        		 type = "clk";
        }
        PORT wb_rst_i
        {
        		 direction = "input";
           	 width = "1";
             type = "reset";
        }

      }
      SLAVE avalonS
      {
         SYSTEM_BUILDER_INFO
         {
            Bus_Type = "avalon";
            Address_Alignment = "native";
            Address_Width = "3";
            Data_Width = "8";
            Has_IRQ = "1";
            Has_Base_Address = "1";
            Read_Wait_States = "peripheral_controlled";
            Write_Wait_States = "peripheral_controlled";
            Setup_Time = "0";
            Hold_Time = "0";
            Is_Memory_Device = "0";
            Uses_Tri_State_Data_Bus = "0";
            Is_Enabled = "1";
         }
         PORT_WIRING
         {
             PORT wb_adr_i
            {
               direction = "input";
               width = "3";
               type = "address";
            }
            PORT wb_we_i
            {
               direction = "input";
               width = "1";
               type = "write";
            }
            PORT wb_dat_i
            {
               direction = "input";
               width = "8";
               type = "writedata";
            }
            PORT wb_dat_o
            {
               direction = "output";
               width = "8";
               type = "readdata";
            }
            PORT wb_stb_i
            {
               direction = "input";
               width = "1";
               type = "chipselect";
            }
            PORT wb_cyc_i
            {
               direction = "input";
               width = "1";
               type = "chipselect";
            }
            PORT wb_ack_o
            {
               direction = "output";
               width = "1";
               type = "waitrequest_n";
            }
            PORT int_o
            {
               direction = "output";
               width = "1";
               type = "irq";
            }
            PORT wb_sel_i
            {
               direction = "input";
               width = "4";
               type = "byteenable";
            }
            PORT stx_pad_o
            {
               direction = "output";
               width = "1";
               type = "export";
            }
            PORT srx_pad_i
            {
               direction = "input";
               width = "1";
               type = "export";
            }
	    PORT rts_pad_o
	    {
               direction = "output";
               width = "1";
               type = "export";
            }
            PORT cts_pad_i
            {
               direction = "input";
               width = "1";
               type = "export";
            }
            PORT dtr_pad_o
            {
               direction = "output";
               width = "1";
               type = "export";
            }
            PORT dsr_pad_i
            {
               direction = "input";
               width = "1";
               type = "export";
            }
            PORT ri_pad_i
            {
               direction = "input";
               width = "1";
               type = "export";
            }
            PORT dcd_pad_i
            {
               direction = "input";
               width = "1";
               type = "export";
            }
         }
      }
      SIMULATION
      {
         DISPLAY
         {
            SIGNAL a
            {
               name = "wb_clk_i";
            }
            SIGNAL b
            {
               name = "wb_rst_i";
            }
            SIGNAL c
            {
               name = "wb_adr_i";
               radix = "hexadecimal";
            }
            SIGNAL d
            {
               name = "wb_we_i";
            }
            SIGNAL e
            {
               name = "wb_cyc_i";
            }
            SIGNAL f
            {
               name = "wb_dat_i";
               radix = "hexadecimal";
            }
            SIGNAL g
            {
               name = "wb_dat_o";
               radix = "hexadecimal";
            }
            SIGNAL h
            {
               name = "wb_stb_i";
            }
            SIGNAL i
            {
               name = "wb_ack_o";
            }
            SIGNAL j
            {
               name = "int_o";
            }
            SIGNAL k
            {
               name = "wb_sel_i";
            }
            SIGNAL l
            {
               name = "stx_pad_o";
            }
            SIGNAL m
            {
               name = "srx_pad_i";
            }
	    SIGNAL n
            {
               name = "rts_pad_o";
            }
            SIGNAL o
            {
               name = "cts_pad_i";
            }
            SIGNAL p
            {
               name = "dtr_pad_o";
            }
            SIGNAL q
            {
               name = "dsr_pad_i";
            }
            SIGNAL r
            {
               name = "ri_pad_i";
            }
            SIGNAL s
            {
               name = "dcd_pad_i";
            }

         }
      }
   }
   USER_INTERFACE
   {
      USER_LABELS
      {
         name = "OpenCore 16550 uart";
         technology = "Communication";
      }
   }
   DEFAULT_GENERATOR
   {
      top_module_name = "uart_top";
      black_box = "0";
      vhdl_synthesis_files = "";
      verilog_synthesis_files = "raminfr.v,timescale.v,uart_debug_if.v,uart_defines.v,uart_receiver.v,uart_regs.v,uart_rfifo.v,uart_tfifo.v,uart_top.v,uart_transmitter.v,uart_wb.v";
      black_box_files = "";
   }
}
