----------------------------------------------------------------------------------

Bitstream		-->	SISD Bitstream

HLS			-->	HLS SISD generated Design

ip_repo			-->	HLS SISD implementation

py			-->	Python file for PYNQ hardware testing and an output of a test

Vivado			--> 	HLS SISD project Implemented as a ip_repo into the Block Design

----------------------------------------------------------------------------------