<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>attention</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.40</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.929</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>110</Best-caseLatency>
            <Average-caseLatency>110</Average-caseLatency>
            <Worst-caseLatency>110</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.367 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.367 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.367 us</Worst-caseRealTimeLatency>
            <Interval-min>111</Interval-min>
            <Interval-max>111</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>C:/Users/liuut/Desktop/Project/modules/attention.cpp:6</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>35</DSP>
            <FF>6388</FF>
            <LUT>8316</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Addr_A</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_EN_A</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_WEN_A</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Din_A</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Dout_A</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Clk_A</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Rst_A</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Addr_B</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_EN_B</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_WEN_B</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Din_B</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Dout_B</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Clk_B</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_Rst_B</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_Addr_A</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_EN_A</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_WEN_A</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_Din_A</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_Dout_A</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_Clk_A</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>k_Rst_A</name>
            <Object>k</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Addr_A</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_EN_A</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_WEN_A</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Din_A</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Dout_A</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Clk_A</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Rst_A</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Addr_B</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_EN_B</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_WEN_B</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Din_B</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Dout_B</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Clk_B</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v_Rst_B</name>
            <Object>v</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>attention</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>181</ID>
                    <BindInstances>icmp_ln7_fu_103_p2 add_ln7_1_fu_109_p2 add_ln7_fu_121_p2 icmp_ln8_fu_127_p2 select_ln7_fu_133_p3 select_ln7_1_fu_141_p3 add_ln9_fu_198_p2 add_ln8_fu_204_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>189</ID>
                    <BindInstances>icmp_ln8_fu_260_p2 add_ln8_fu_266_p2 add_ln8_1_fu_314_p2 icmp_ln9_fu_275_p2 select_ln22_fu_570_p3 select_ln22_1_fu_577_p3 select_ln22_2_fu_584_p3 select_ln22_3_fu_591_p3 select_ln22_4_fu_320_p3 select_ln22_5_fu_327_p3 or_ln22_fu_334_p2 select_ln22_6_fu_598_p3 exit_cond_1_i1314_fu_339_p2 or_ln22_1_fu_345_p2 select_ln8_fu_350_p3 add_ln9_fu_357_p2 k_1_mid2_fu_363_p3 not_exit_cond_1_i13_mid233_fu_371_p2 cmp6_new_phi_0_i_mid2_fu_377_p2 sum_mid2_fu_605_p3 select_ln9_fu_612_p3 select_ln9_1_fu_619_p3 select_ln9_2_fu_626_p3 select_ln9_3_fu_633_p3 select_ln9_4_fu_383_p3 sub_ln13_fu_407_p2 cond_fu_413_p2 add_ln13_fu_423_p2 add_ln13_1_fu_440_p2 add_ln13_2_fu_471_p2 add_ln13_3_fu_490_p2 sum_1_fu_640_p2 sum_2_fu_645_p3 sum_3_fu_652_p3 icmp_ln11_fu_501_p2 k_1_fu_507_p2 sum_4_fu_659_p2 sum_5_fu_664_p3 qk_9_fu_671_p3 icmp_ln11_1_fu_513_p2 icmp_ln15_fu_519_p2 select_ln15_fu_678_p3 select_ln15_1_fu_685_p3 select_ln15_2_fu_692_p3 select_ln15_3_fu_699_p3 qk_5_fu_706_p3 qk_6_fu_713_p3 qk_7_fu_720_p3 qk_8_fu_727_p3 add_ln9_1_fu_281_p2 select_ln9_5_fu_287_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>200</ID>
                    <BindInstances>icmp_ln25_fu_158_p2 add_ln25_1_fu_164_p2 add_ln25_fu_180_p2 icmp_ln26_fu_186_p2 xor_ln24_fu_192_p2 and_ln24_fu_198_p2 select_ln25_fu_204_p3 cond58_fu_212_p2 empty_fu_218_p2 select_ln27_4_fu_224_p3 select_ln27_5_fu_232_p3 grp_fu_248_p0 sdiv_32ns_32ns_32_36_1_U9 xor_ln27_fu_254_p2 or_ln27_fu_260_p2 select_ln27_fu_301_p3 select_ln27_1_fu_308_p3 select_ln27_2_fu_315_p3 select_ln27_3_fu_322_p3 qk_scaled_7_fu_329_p3 qk_scaled_6_fu_336_p3 qk_scaled_5_fu_343_p3 qk_scaled_4_fu_350_p3 select_ln26_fu_266_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>214</ID>
                    <BindInstances>icmp_ln31_fu_186_p2 add_ln31_1_fu_192_p2 add_ln31_fu_208_p2 icmp_ln32_fu_214_p2 xor_ln30_fu_220_p2 and_ln30_fu_226_p2 select_ln31_fu_232_p3 cond60_fu_240_p2 empty_fu_246_p2 select_ln33_4_fu_252_p3 select_ln33_5_fu_260_p3 select_ln33_6_fu_268_p3 sitodp_32ns_64_4_no_dsp_1_U20 dexp_64ns_64ns_64_20_full_dsp_1_U21 add_ln486_fu_352_p2 sub_ln18_fu_366_p2 select_ln18_fu_376_p3 lshr_ln18_fu_392_p2 shl_ln18_fu_398_p2 val_fu_424_p3 result_1_fu_444_p2 result_2_fu_449_p3 xor_ln33_fu_276_p2 or_ln33_fu_282_p2 select_ln33_fu_455_p3 select_ln33_1_fu_462_p3 select_ln33_2_fu_469_p3 select_ln33_3_fu_476_p3 qk_scaled_exp_7_fu_483_p3 qk_scaled_exp_6_fu_490_p3 qk_scaled_exp_5_fu_497_p3 qk_scaled_exp_4_fu_504_p3 select_ln32_fu_288_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>226</ID>
                    <BindInstances>icmp_ln8_fu_185_p2 add_ln8_fu_191_p2 sub_ln15_fu_235_p2 add_ln15_fu_253_p2 add_ln15_1_fu_263_p2 empty_fu_197_p2 tmp_3_fu_208_p3 tmp_4_fu_215_p3 sum_fu_246_p2 mul_32s_32s_32_2_1_U34 sum_7_fu_273_p2 mul_32s_32s_32_2_1_U34 sum_8_fu_279_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>k_t_U mul_32s_32s_32_2_1_U46 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2</Name>
            <Loops>
                <VITIS_LOOP_7_1_VITIS_LOOP_8_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.062</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.664 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.664 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>26.664 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                        <Name>VITIS_LOOP_7_1_VITIS_LOOP_8_2</Name>
                        <Slack>2.93</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>19.998 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8~C:/Users/liuut/Desktop/Project/modules/attention.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                            <Name>VITIS_LOOP_7_1_VITIS_LOOP_8_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7~C:/Users/liuut/Desktop/Project/modules/attention.cpp:21</SourceLocation>
                        </VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>143</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln7_fu_103_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_109_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_121_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_127_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_133_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_1_fu_141_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln7_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_198_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_204_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/transpose.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3</Name>
            <Loops>
                <VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.828</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.662 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.662 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.662 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3>
                        <Name>VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3</Name>
                        <Slack>2.93</Slack>
                        <TripCount>8</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>39.996 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10~C:/Users/liuut/Desktop/Project/modules/attention.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3>
                            <Name>VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11~C:/Users/liuut/Desktop/Project/modules/attention.cpp:23</SourceLocation>
                        </VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>994</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1306</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_260_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_266_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_1_fu_314_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln9_fu_275_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_570_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_1_fu_577_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_2_fu_584_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_3_fu_591_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_4_fu_320_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_5_fu_327_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_334_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_6_fu_598_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="setlt" PRAGMA="" RTLNAME="exit_cond_1_i1314_fu_339_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exit_cond_1_i1314" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_1_fu_345_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln22_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_350_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_357_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="k_1_mid2_fu_363_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="xor" PRAGMA="" RTLNAME="not_exit_cond_1_i13_mid233_fu_371_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exit_cond_1_i13_mid233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="or" PRAGMA="" RTLNAME="cmp6_new_phi_0_i_mid2_fu_377_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp6_new_phi_0_i_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="sum_mid2_fu_605_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_fu_612_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_1_fu_619_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_2_fu_626_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_3_fu_633_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_4_fu_383_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln13_fu_407_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="seteq" PRAGMA="" RTLNAME="cond_fu_413_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_423_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_440_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_2_fu_471_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_3_fu_490_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="sum_1_fu_640_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="sum_2_fu_645_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="sum_3_fu_652_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln11_fu_501_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_507_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="sum_4_fu_659_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="sum_5_fu_664_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="qk_9_fu_671_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln11_1_fu_513_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln11_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_519_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_fu_678_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_1_fu_685_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_2_fu_692_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_3_fu_699_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="qk_5_fu_706_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="qk_6_fu_713_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="qk_7_fu_720_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="qk_8_fu_727_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_1_fu_281_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_5_fu_287_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_5" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.929</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.133 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.133 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.133 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.93</Slack>
                        <TripCount>4</TripCount>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.127 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>36</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/liuut/Desktop/Project/modules/attention.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Users/liuut/Desktop/Project/modules/attention.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2684</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2332</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_158_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_164_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_180_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_186_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln24_fu_192_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln24_fu_198_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_204_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="cond58_fu_212_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="cond58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_218_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_4_fu_224_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_5_fu_232_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_248_p0" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="35" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_32ns_32ns_32_36_1_U9" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln27_fu_254_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln27_fu_260_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_301_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_308_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_315_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_3_fu_322_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_7_fu_329_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_6_fu_336_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_5_fu_343_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_4_fu_350_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_266_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4</Name>
            <Loops>
                <VITIS_LOOP_31_3_VITIS_LOOP_32_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.727</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31</Best-caseLatency>
                    <Average-caseLatency>31</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.103 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.103 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.103 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_3_VITIS_LOOP_32_4>
                        <Name>VITIS_LOOP_31_3_VITIS_LOOP_32_4</Name>
                        <Slack>2.93</Slack>
                        <TripCount>4</TripCount>
                        <Latency>29</Latency>
                        <AbsoluteTimeLatency>96.657 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_3_VITIS_LOOP_32_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/liuut/Desktop/Project/modules/attention.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_31_3_VITIS_LOOP_32_4>
                            <Name>VITIS_LOOP_31_3_VITIS_LOOP_32_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Users/liuut/Desktop/Project/modules/attention.cpp:31</SourceLocation>
                        </VITIS_LOOP_31_3_VITIS_LOOP_32_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>26</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3563</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_186_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_192_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_208_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln32_fu_214_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln30_fu_220_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln30_fu_226_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_232_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="seteq" PRAGMA="" RTLNAME="cond60_fu_240_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="cond60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_246_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_4_fu_252_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_5_fu_260_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_6_fu_268_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_4_no_dsp_1_U20" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="19" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_20_full_dsp_1_U21" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="dc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_352_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_366_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_376_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_392_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_398_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_424_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="sub" PRAGMA="" RTLNAME="result_1_fu_444_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="result_2_fu_449_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln33_fu_276_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln33_fu_282_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_fu_455_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_1_fu_462_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_2_fu_469_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_3_fu_476_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_exp_7_fu_483_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_exp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_exp_6_fu_490_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_exp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_exp_5_fu_497_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_exp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="qk_scaled_exp_4_fu_504_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="qk_scaled_exp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_3_VITIS_LOOP_32_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln32_fu_288_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln32" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_8_1</Name>
            <Loops>
                <VITIS_LOOP_8_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.518</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.664 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.664 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>26.664 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_8_1>
                        <Name>VITIS_LOOP_8_1</Name>
                        <Slack>2.93</Slack>
                        <TripCount>2</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>19.998 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_8_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8~C:/Users/liuut/Desktop/Project/modules/attention.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_8_1>
                            <Name>VITIS_LOOP_8_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15~C:/Users/liuut/Desktop/Project/modules/attention.cpp:36</SourceLocation>
                        </VITIS_LOOP_8_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>375</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>497</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_185_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_191_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln15_fu_235_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_253_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_263_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_197_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="select" PRAGMA="" RTLNAME="tmp_3_fu_208_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="select" PRAGMA="" RTLNAME="tmp_4_fu_215_p3" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_246_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_8_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_7_fu_273_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_8_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U34" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln13_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_8_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_8_fu_279_p2" SOURCE="C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.40</ClockUncertainty>
                    <EstimatedClockPeriod>2.929</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>110</Best-caseLatency>
                    <Average-caseLatency>110</Average-caseLatency>
                    <Worst-caseLatency>110</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.367 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.367 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.367 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>111</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Users/liuut/Desktop/Project/modules/attention.cpp:6</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>35</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6388</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8316</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="k_t_U" SOURCE="C:/Users/liuut/Desktop/Project/modules/attention.cpp:20" STORAGESIZE="32 6 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="k_t" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U46" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="v_load_2" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="out" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_r_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_r_PORTB" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="q" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="q_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="q_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="k_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="d_k" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="d_k" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="d_k" access="W" description="Data signal of d_k" range="32">
                    <fields>
                        <field offset="0" width="32" name="d_k" access="W" description="Bit 31 to 0 of d_k"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="d_k"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="out_r_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">24</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_A">ADDR</portMap>
                <portMap portMapName="out_r_EN_A">EN</portMap>
                <portMap portMapName="out_r_WEN_A">WE</portMap>
                <portMap portMapName="out_r_Din_A">DIN</portMap>
                <portMap portMapName="out_r_Dout_A">DOUT</portMap>
                <portMap portMapName="out_r_Clk_A">CLK</portMap>
                <portMap portMapName="out_r_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_A</port>
                <port>out_r_Clk_A</port>
                <port>out_r_Din_A</port>
                <port>out_r_Dout_A</port>
                <port>out_r_EN_A</port>
                <port>out_r_Rst_A</port>
                <port>out_r_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_PORTB" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">24</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_B">ADDR</portMap>
                <portMap portMapName="out_r_EN_B">EN</portMap>
                <portMap portMapName="out_r_WEN_B">WE</portMap>
                <portMap portMapName="out_r_Din_B">DIN</portMap>
                <portMap portMapName="out_r_Dout_B">DOUT</portMap>
                <portMap portMapName="out_r_Clk_B">CLK</portMap>
                <portMap portMapName="out_r_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_B</port>
                <port>out_r_Clk_B</port>
                <port>out_r_Din_B</port>
                <port>out_r_Dout_B</port>
                <port>out_r_EN_B</port>
                <port>out_r_Rst_B</port>
                <port>out_r_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="q_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">24</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="q_Addr_A">ADDR</portMap>
                <portMap portMapName="q_EN_A">EN</portMap>
                <portMap portMapName="q_WEN_A">WE</portMap>
                <portMap portMapName="q_Din_A">DIN</portMap>
                <portMap portMapName="q_Dout_A">DOUT</portMap>
                <portMap portMapName="q_Clk_A">CLK</portMap>
                <portMap portMapName="q_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>q_Addr_A</port>
                <port>q_Clk_A</port>
                <port>q_Din_A</port>
                <port>q_Dout_A</port>
                <port>q_EN_A</port>
                <port>q_Rst_A</port>
                <port>q_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_PORTB" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="q_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">24</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="q_Addr_B">ADDR</portMap>
                <portMap portMapName="q_EN_B">EN</portMap>
                <portMap portMapName="q_WEN_B">WE</portMap>
                <portMap portMapName="q_Din_B">DIN</portMap>
                <portMap portMapName="q_Dout_B">DOUT</portMap>
                <portMap portMapName="q_Clk_B">CLK</portMap>
                <portMap portMapName="q_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>q_Addr_B</port>
                <port>q_Clk_B</port>
                <port>q_Din_B</port>
                <port>q_Dout_B</port>
                <port>q_EN_B</port>
                <port>q_Rst_B</port>
                <port>q_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="k_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="k_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">24</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="k_Addr_A">ADDR</portMap>
                <portMap portMapName="k_EN_A">EN</portMap>
                <portMap portMapName="k_WEN_A">WE</portMap>
                <portMap portMapName="k_Din_A">DIN</portMap>
                <portMap portMapName="k_Dout_A">DOUT</portMap>
                <portMap portMapName="k_Clk_A">CLK</portMap>
                <portMap portMapName="k_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>k_Addr_A</port>
                <port>k_Clk_A</port>
                <port>k_Din_A</port>
                <port>k_Dout_A</port>
                <port>k_EN_A</port>
                <port>k_Rst_A</port>
                <port>k_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="k"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="v_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">24</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v_Addr_A">ADDR</portMap>
                <portMap portMapName="v_EN_A">EN</portMap>
                <portMap portMapName="v_WEN_A">WE</portMap>
                <portMap portMapName="v_Din_A">DIN</portMap>
                <portMap portMapName="v_Dout_A">DOUT</portMap>
                <portMap portMapName="v_Clk_A">CLK</portMap>
                <portMap portMapName="v_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v_Addr_A</port>
                <port>v_Clk_A</port>
                <port>v_Din_A</port>
                <port>v_Dout_A</port>
                <port>v_EN_A</port>
                <port>v_Rst_A</port>
                <port>v_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v_PORTB" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="v_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">24</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v_Addr_B">ADDR</portMap>
                <portMap portMapName="v_EN_B">EN</portMap>
                <portMap portMapName="v_WEN_B">WE</portMap>
                <portMap portMapName="v_Din_B">DIN</portMap>
                <portMap portMapName="v_Dout_B">DOUT</portMap>
                <portMap portMapName="v_Clk_B">CLK</portMap>
                <portMap portMapName="v_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v_Addr_B</port>
                <port>v_Clk_B</port>
                <port>v_Din_B</port>
                <port>v_Dout_B</port>
                <port>v_EN_B</port>
                <port>v_Rst_B</port>
                <port>v_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">d_k, 0x10, 32, W, Data signal of d_k, </column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="k_PORTA">32, 32</column>
                    <column name="out_r_PORTA">32, 32</column>
                    <column name="out_r_PORTB">32, 32</column>
                    <column name="q_PORTA">32, 32</column>
                    <column name="q_PORTB">32, 32</column>
                    <column name="v_PORTA">32, 32</column>
                    <column name="v_PORTB">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out">out, int*</column>
                    <column name="q">in, int*</column>
                    <column name="k">in, int*</column>
                    <column name="v">in, int*</column>
                    <column name="d_k">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="out">out_r_PORTA, interface, </column>
                    <column name="out">out_r_PORTB, interface, </column>
                    <column name="q">q_PORTA, interface, </column>
                    <column name="q">q_PORTB, interface, </column>
                    <column name="k">k_PORTA, interface, </column>
                    <column name="v">v_PORTA, interface, </column>
                    <column name="v">v_PORTB, interface, </column>
                    <column name="d_k">s_axi_control, register, name=d_k offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="../../modules/attention.cpp:13" status="valid" parentFunction="attention" variable="return" isDirective="0" options="port=return mode=s_axilite"/>
        <Pragma type="interface" location="../../modules/attention.cpp:14" status="valid" parentFunction="attention" variable="out" isDirective="0" options="port=out mode=bram"/>
        <Pragma type="interface" location="../../modules/attention.cpp:15" status="valid" parentFunction="attention" variable="q" isDirective="0" options="port=q mode=bram"/>
        <Pragma type="interface" location="../../modules/attention.cpp:16" status="valid" parentFunction="attention" variable="k" isDirective="0" options="port=k mode=bram"/>
        <Pragma type="interface" location="../../modules/attention.cpp:17" status="valid" parentFunction="attention" variable="v" isDirective="0" options="port=v mode=bram"/>
        <Pragma type="interface" location="../../modules/matadd.cpp:6" status="valid" parentFunction="matadd" variable="return" isDirective="0" options="port=return mode=s_axilite"/>
        <Pragma type="interface" location="../../modules/matadd.cpp:7" status="valid" parentFunction="matadd" variable="out" isDirective="0" options="port=out mode=bram"/>
        <Pragma type="interface" location="../../modules/matadd.cpp:8" status="valid" parentFunction="matadd" variable="in1" isDirective="0" options="port=in1 mode=bram"/>
        <Pragma type="interface" location="../../modules/matadd.cpp:9" status="valid" parentFunction="matadd" variable="in2" isDirective="0" options="port=in2 mode=bram"/>
        <Pragma type="interface" location="../../modules/matmul.cpp:3" status="valid" parentFunction="matmul" variable="return" isDirective="0" options="port=return mode=s_axilite"/>
        <Pragma type="interface" location="../../modules/matmul.cpp:4" status="valid" parentFunction="matmul" variable="out" isDirective="0" options="port=out mode=bram"/>
        <Pragma type="interface" location="../../modules/matmul.cpp:5" status="valid" parentFunction="matmul" variable="in1" isDirective="0" options="port=in1 mode=bram"/>
        <Pragma type="interface" location="../../modules/matmul.cpp:6" status="valid" parentFunction="matmul" variable="in2" isDirective="0" options="port=in2 mode=bram"/>
        <Pragma type="unroll" location="../../modules/matmul.cpp:12" status="valid" parentFunction="matmul" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="interface" location="../../modules/maxval_1D.cpp:3" status="valid" parentFunction="maxval_1d" variable="return" isDirective="0" options="port=return mode=s_axilite bundle=CTRL"/>
        <Pragma type="interface" location="../../modules/maxval_1D.cpp:4" status="valid" parentFunction="maxval_1d" variable="max_val" isDirective="0" options="port=max_val mode=s_axilite bundle=CTRL"/>
        <Pragma type="interface" location="../../modules/maxval_1D.cpp:5" status="valid" parentFunction="maxval_1d" variable="in" isDirective="0" options="port=in mode=bram"/>
        <Pragma type="interface" location="../../modules/softmax.cpp:5" status="valid" parentFunction="softmax" variable="return" isDirective="0" options="port=return mode=s_axilite"/>
        <Pragma type="interface" location="../../modules/softmax.cpp:6" status="valid" parentFunction="softmax" variable="out" isDirective="0" options="port=out mode=bram"/>
        <Pragma type="interface" location="../../modules/softmax.cpp:7" status="valid" parentFunction="softmax" variable="in" isDirective="0" options="port=in mode=bram"/>
        <Pragma type="interface" location="../../modules/transpose.cpp:3" status="valid" parentFunction="transpose" variable="return" isDirective="0" options="port=return mode=s_axilite"/>
        <Pragma type="interface" location="../../modules/transpose.cpp:4" status="valid" parentFunction="transpose" variable="out" isDirective="0" options="port=out mode=bram"/>
        <Pragma type="interface" location="../../modules/transpose.cpp:5" status="valid" parentFunction="transpose" variable="in" isDirective="0" options="port=in mode=bram"/>
    </PragmaReport>
</profile>

