Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 14 22:59:09 2018
| Host         : ESL06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_pwm_timing_summary_routed.rpt -rpx main_pwm_timing_summary_routed.rpx
| Design       : main_pwm
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: CLK_reg/C (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: Clock1000Hz/out_clock_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_FSM/State_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_FSM/State_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.509        0.000                      0                  128       -0.017       -0.017                      1                  128        4.500        0.000                       0                    69  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.509        0.000                      0                  128       -0.017       -0.017                      1                  128        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.509ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.017ns,  Total Violation       -0.017ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.975ns  (logic 0.494ns (16.588%)  route 2.482ns (83.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.482     7.919    CLK_FSM/CLK100MHZ_IBUF
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.056     7.975 f  CLK_FSM/CLK_i_1/O
                         net (fo=1, routed)           0.000     7.975    CLK_FSM_n_0
    SLICE_X56Y97         FDRE                                         f  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566    11.485    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  CLK_reg/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.035    11.450    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.034    11.484    CLK_reg
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.774ns (26.532%)  route 2.143ns (73.468%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.513     7.068    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
                         clock pessimism              0.256    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X52Y104        FDRE (Setup_fdre_C_R)       -0.314    13.802    Clock100Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.774ns (26.532%)  route 2.143ns (73.468%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.513     7.068    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[18]/C
                         clock pessimism              0.256    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X52Y104        FDRE (Setup_fdre_C_R)       -0.314    13.802    Clock100Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.774ns (26.532%)  route 2.143ns (73.468%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.513     7.068    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[19]/C
                         clock pessimism              0.256    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X52Y104        FDRE (Setup_fdre_C_R)       -0.314    13.802    Clock100Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.774ns (27.452%)  route 2.045ns (72.548%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.415     6.970    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[13]/C
                         clock pessimism              0.230    14.125    
                         clock uncertainty           -0.035    14.090    
    SLICE_X52Y103        FDRE (Setup_fdre_C_R)       -0.314    13.776    Clock100Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.774ns (27.452%)  route 2.045ns (72.548%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.415     6.970    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[14]/C
                         clock pessimism              0.230    14.125    
                         clock uncertainty           -0.035    14.090    
    SLICE_X52Y103        FDRE (Setup_fdre_C_R)       -0.314    13.776    Clock100Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.774ns (27.452%)  route 2.045ns (72.548%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.415     6.970    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[15]/C
                         clock pessimism              0.230    14.125    
                         clock uncertainty           -0.035    14.090    
    SLICE_X52Y103        FDRE (Setup_fdre_C_R)       -0.314    13.776    Clock100Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.774ns (27.452%)  route 2.045ns (72.548%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.415     6.970    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y103        FDRE                                         r  Clock100Hz/count_reg[16]/C
                         clock pessimism              0.230    14.125    
                         clock uncertainty           -0.035    14.090    
    SLICE_X52Y103        FDRE (Setup_fdre_C_R)       -0.314    13.776    Clock100Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.774ns (27.668%)  route 2.023ns (72.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.393     6.948    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  Clock100Hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  Clock100Hz/count_reg[5]/C
                         clock pessimism              0.230    14.125    
                         clock uncertainty           -0.035    14.090    
    SLICE_X52Y101        FDRE (Setup_fdre_C_R)       -0.314    13.776    Clock100Hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 Clock100Hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock100Hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.774ns (27.668%)  route 2.023ns (72.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 13.895 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.220     4.151    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y104        FDRE                                         r  Clock100Hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.341     4.492 r  Clock100Hz/count_reg[17]/Q
                         net (fo=2, routed)           0.616     5.108    Clock100Hz/count_reg_n_0_[17]
    SLICE_X53Y102        LUT4 (Prop_lut4_I2_O)        0.097     5.205 f  Clock100Hz/count[19]_i_5/O
                         net (fo=2, routed)           0.743     5.949    Clock100Hz/count[19]_i_5_n_0
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.097     6.046 r  Clock100Hz/count[19]_i_2/O
                         net (fo=1, routed)           0.271     6.316    Clock100Hz/count[19]_i_2_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.239     6.555 r  Clock100Hz/count[19]_i_1/O
                         net (fo=20, routed)          0.393     6.948    Clock100Hz/count[19]_i_1_n_0
    SLICE_X52Y101        FDRE                                         r  Clock100Hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.117    13.895    Clock100Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  Clock100Hz/count_reg[6]/C
                         clock pessimism              0.230    14.125    
                         clock uncertainty           -0.035    14.090    
    SLICE_X52Y101        FDRE (Setup_fdre_C_R)       -0.314    13.776    Clock100Hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  6.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.341ns (30.449%)  route 3.063ns (69.551%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.063     4.325    CLK_FSM/CLK100MHZ_IBUF
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.078     4.403 r  CLK_FSM/CLK_i_1/O
                         net (fo=1, routed)           0.000     4.403    CLK_FSM_n_0
    SLICE_X56Y97         FDRE                                         r  CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.246     4.177    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  CLK_reg/C
                         clock pessimism              0.000     4.177    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.244     4.421    CLK_reg
  -------------------------------------------------------------------
                         required time                         -4.421    
                         arrival time                           4.403    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.136%)  route 0.117ns (24.864%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.117     1.743    Clock5Hz/count_reg_n_0_[7]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock5Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock5Hz/count0_carry__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  Clock5Hz/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.958    Clock5Hz/count0_carry__1_n_7
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[9]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock5Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.366ns (75.702%)  route 0.117ns (24.298%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.117     1.743    Clock5Hz/count_reg_n_0_[7]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock5Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock5Hz/count0_carry__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  Clock5Hz/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.969    Clock5Hz/count0_carry__1_n_5
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[11]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock5Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.311ns (61.768%)  route 0.192ns (38.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.560     1.479    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock5Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Clock5Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.192     1.836    Clock5Hz/count_reg_n_0_[0]
    SLICE_X57Y98         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.983 r  Clock5Hz/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.983    Clock5Hz/count0_carry_n_7
    SLICE_X57Y98         FDRE                                         r  Clock5Hz/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     2.001    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  Clock5Hz/count_reg[1]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.105     1.860    Clock5Hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.896%)  route 0.117ns (23.104%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.117     1.743    Clock5Hz/count_reg_n_0_[7]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock5Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock5Hz/count0_carry__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  Clock5Hz/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.994    Clock5Hz/count0_carry__1_n_6
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[10]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock5Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.391ns (76.896%)  route 0.117ns (23.104%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.117     1.743    Clock5Hz/count_reg_n_0_[7]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock5Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock5Hz/count0_carry__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  Clock5Hz/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.994    Clock5Hz/count0_carry__1_n_4
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  Clock5Hz/count_reg[12]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock5Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.394ns (77.032%)  route 0.117ns (22.968%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.117     1.743    Clock5Hz/count_reg_n_0_[7]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock5Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock5Hz/count0_carry__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  Clock5Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    Clock5Hz/count0_carry__1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  Clock5Hz/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.997    Clock5Hz/count0_carry__2_n_7
    SLICE_X57Y101        FDRE                                         r  Clock5Hz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  Clock5Hz/count_reg[13]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock5Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.331ns (63.229%)  route 0.192ns (36.771%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.560     1.479    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock5Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Clock5Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.192     1.836    Clock5Hz/count_reg_n_0_[0]
    SLICE_X57Y98         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.003 r  Clock5Hz/count0_carry/O[2]
                         net (fo=1, routed)           0.000     2.003    Clock5Hz/count0_carry_n_5
    SLICE_X57Y98         FDRE                                         r  Clock5Hz/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     2.001    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  Clock5Hz/count_reg[3]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.105     1.860    Clock5Hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.339ns (63.782%)  route 0.192ns (36.218%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.560     1.479    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  Clock5Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  Clock5Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.192     1.836    Clock5Hz/count_reg_n_0_[0]
    SLICE_X57Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     2.011 r  Clock5Hz/count0_carry/O[1]
                         net (fo=1, routed)           0.000     2.011    Clock5Hz/count0_carry_n_6
    SLICE_X57Y98         FDRE                                         r  Clock5Hz/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.836     2.001    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y98         FDRE                                         r  Clock5Hz/count_reg[2]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.105     1.860    Clock5Hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Clock5Hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock5Hz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.405ns (77.516%)  route 0.117ns (22.484%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.566     1.485    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  Clock5Hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Clock5Hz/count_reg[7]/Q
                         net (fo=3, routed)           0.117     1.743    Clock5Hz/count_reg_n_0_[7]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.903 r  Clock5Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.904    Clock5Hz/count0_carry__0_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  Clock5Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    Clock5Hz/count0_carry__1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  Clock5Hz/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.008    Clock5Hz/count0_carry__2_n_5
    SLICE_X57Y101        FDRE                                         r  Clock5Hz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    Clock5Hz/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  Clock5Hz/count_reg[15]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    Clock5Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y99    JA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y89    RESET_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97    CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    Clock1000Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    Clock1000Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    Clock1000Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    Clock1000Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    Clock1000Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    Clock1000Hz/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    RESET_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99    JA_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    RESET_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    Clock1000Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    Clock1000Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y98    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y98    Clock1000Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y98    Clock1000Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y98    Clock1000Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99    JA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y97    CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   Clock100Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   Clock100Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   Clock100Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y102   Clock100Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   Clock100Hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   Clock100Hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   Clock100Hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y103   Clock100Hz/count_reg[16]/C



