/****************************************************************************
**
** Copyright (C) 2024 MikroElektronika d.o.o.
** Contact: https://www.mikroe.com/contact
**
** This file is part of the mikroSDK package
**
** Commercial License Usage
**
** Licensees holding valid commercial NECTO compilers AI licenses may use this
** file in accordance with the commercial license agreement provided with the
** Software or, alternatively, in accordance with the terms contained in
** a written agreement between you and The MikroElektronika Company.
** For licensing terms and conditions see
** https://www.mikroe.com/legal/software-license-agreement.
** For further information use the contact form at
** https://www.mikroe.com/contact.
**
**
** GNU Lesser General Public License Usage
**
** Alternatively, this file may be used for
** non-commercial projects under the terms of the GNU Lesser
** General Public License version 3 as published by the Free Software
** Foundation: https://www.gnu.org/licenses/lgpl-3.0.html.
**
** The above copyright notice and this permission notice shall be
** included in all copies or substantial portions of the Software.
**
** THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
** OF MERCHANTABILITY, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED
** TO THE WARRANTIES FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
** DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT
** OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
** OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**
****************************************************************************/
/*!
* @file  interrupts_mcu.h
* @brief pic18f26k83 MCU specific interrupt per module definitions.
*/

#ifndef _INTERRUPTS_MCU_H_
#define _INTERRUPTS_MCU_H_

// Interrupt table
#define INTERRUPTS_SW (0)
#define INTERRUPTS_HLVD (1)
#define INTERRUPTS_OSF (2)
#define INTERRUPTS_CSW (3)
#define INTERRUPTS_NVM (4)
#define INTERRUPTS_SCAN (5)
#define INTERRUPTS_CRC (6)
#define INTERRUPTS_IOC (7)
#define INTERRUPTS_INT0 (8)
#define INTERRUPTS_ZCD (9)
#define INTERRUPTS_AD (10)
#define INTERRUPTS_ADT (11)
#define INTERRUPTS_C1 (12)
#define INTERRUPTS_RC1 (13)
#define INTERRUPTS_SMT1PRA (14)
#define INTERRUPTS_PSP (15)
#define INTERRUPTS_SMT1 (16)
#define INTERRUPTS_SMT1PWA (17)
#define INTERRUPTS_TX1 (18)
#define INTERRUPTS_TX (19)
#define INTERRUPTS_DMA1SCNT (20)
#define INTERRUPTS_DMA1DCNT (21)
#define INTERRUPTS_DMA1OR (22)
#define INTERRUPTS_DMA1A (23)
#define INTERRUPTS_SPI1RX (24)
#define INTERRUPTS_SPI1TX (25)
#define INTERRUPTS_CM (26)
#define INTERRUPTS_I2C1RX (27)
#define INTERRUPTS_SPI1 (28)
#define INTERRUPTS_I2C1TX (29)
#define INTERRUPTS_I2C1 (30)
#define INTERRUPTS_I2C1E (31)
#define INTERRUPTS_U1RX (32)
#define INTERRUPTS_TXBN (33)
#define INTERRUPTS_U1E (34)
#define INTERRUPTS_U1 (35)
#define INTERRUPTS_TMR0 (36)
#define INTERRUPTS_RXBN (37)
#define INTERRUPTS_U1TX (38)
#define INTERRUPTS_TMR1 (39)
#define INTERRUPTS_TMR1G (40)
#define INTERRUPTS_TMR2 (41)
#define INTERRUPTS_CCP1 (42)
#define INTERRUPTS_NCO1 (43)
#define INTERRUPTS_CWG1 (44)
#define INTERRUPTS_CLC1 (45)
#define INTERRUPTS_INT1 (46)
#define INTERRUPTS_FIFOF (47)
#define INTERRUPTS_RXBnIEPI (48)
#define INTERRUPTS_TXBnIEPI (49)
#define INTERRUPTS_ERR (50)
#define INTERRUPTS_WAK (51)
#define INTERRUPTS_IRX (52)
#define INTERRUPTS_FIFOWM (53)
#define INTERRUPTS_C2 (54)
#define INTERRUPTS_SMT2 (55)
#define INTERRUPTS_SMT2PRA (56)
#define INTERRUPTS_SMT2PWA (57)
#define INTERRUPTS_DMA2SCNT (58)
#define INTERRUPTS_DMA2DCNT (59)
#define INTERRUPTS_DMA2OR (60)
#define INTERRUPTS_DMA2A (61)
#define INTERRUPTS_I2C2RX (62)
#define INTERRUPTS_I2C2TX (63)
#define INTERRUPTS_I2C2 (64)
#define INTERRUPTS_I2C2E (65)
#define INTERRUPTS_U2RX (66)
#define INTERRUPTS_U2TX (67)
#define INTERRUPTS_U2E (68)
#define INTERRUPTS_U2 (69)
#define INTERRUPTS_TMR3 (70)
#define INTERRUPTS_TMR3G (71)
#define INTERRUPTS_TMR4 (72)
#define INTERRUPTS_CCP2 (73)
#define INTERRUPTS_CWG2 (74)
#define INTERRUPTS_CLC2 (75)
#define INTERRUPTS_INT2 (76)
#define INTERRUPTS_TMR5 (77)
#define INTERRUPTS_TMR5G (78)
#define INTERRUPTS_TMR6 (79)
#define INTERRUPTS_CCP3 (80)
#define INTERRUPTS_CWG3 (81)
#define INTERRUPTS_CLC3 (82)
#define INTERRUPTS_CCP4 (83)
#define INTERRUPTS_CLC4 (84)
// EOF Interrupt table

// Interrupt addresses
#define INTERRUPT_SW_REGISTER (PIE0)
#define INTERRUPT_HLVD_REGISTER (PIE0)
#define INTERRUPT_OSF_REGISTER (PIE0)
#define INTERRUPT_CSW_REGISTER (PIE0)
#define INTERRUPT_NVM_REGISTER (PIE0)
#define INTERRUPT_SCAN_REGISTER (PIE0)
#define INTERRUPT_CRC_REGISTER (PIE0)
#define INTERRUPT_IOC_REGISTER (PIE0)
#define INTERRUPT_INT0_REGISTER (PIE1)
#define INTERRUPT_ZCD_REGISTER (PIE1)
#define INTERRUPT_AD_REGISTER (PIE1)
#define INTERRUPT_ADT_REGISTER (PIE1)
#define INTERRUPT_C1_REGISTER (PIE1)
#define INTERRUPT_RC1_REGISTER (PIE1)
#define INTERRUPT_SMT1PRA_REGISTER (PIE1)
#define INTERRUPT_PSP_REGISTER (PIE1)
#define INTERRUPT_SMT1_REGISTER (PIE1)
#define INTERRUPT_SMT1PWA_REGISTER (PIE1)
#define INTERRUPT_TX1_REGISTER (PIE1)
#define INTERRUPT_TX_REGISTER (PIE1)
#define INTERRUPT_DMA1SCNT_REGISTER (PIE2)
#define INTERRUPT_DMA1DCNT_REGISTER (PIE2)
#define INTERRUPT_DMA1OR_REGISTER (PIE2)
#define INTERRUPT_DMA1A_REGISTER (PIE2)
#define INTERRUPT_SPI1RX_REGISTER (PIE2)
#define INTERRUPT_SPI1TX_REGISTER (PIE2)
#define INTERRUPT_CM_REGISTER (PIE2)
#define INTERRUPT_I2C1RX_REGISTER (PIE2)
#define INTERRUPT_SPI1_REGISTER (PIE2)
#define INTERRUPT_I2C1TX_REGISTER (PIE3)
#define INTERRUPT_I2C1_REGISTER (PIE3)
#define INTERRUPT_I2C1E_REGISTER (PIE3)
#define INTERRUPT_U1RX_REGISTER (PIE3)
#define INTERRUPT_TXBN_REGISTER (PIE3)
#define INTERRUPT_U1E_REGISTER (PIE3)
#define INTERRUPT_U1_REGISTER (PIE3)
#define INTERRUPT_TMR0_REGISTER (PIE3)
#define INTERRUPT_RXBN_REGISTER (PIE3)
#define INTERRUPT_U1TX_REGISTER (PIE3)
#define INTERRUPT_TMR1_REGISTER (PIE4)
#define INTERRUPT_TMR1G_REGISTER (PIE4)
#define INTERRUPT_TMR2_REGISTER (PIE4)
#define INTERRUPT_CCP1_REGISTER (PIE4)
#define INTERRUPT_NCO1_REGISTER (PIE4)
#define INTERRUPT_CWG1_REGISTER (PIE4)
#define INTERRUPT_CLC1_REGISTER (PIE4)
#define INTERRUPT_INT1_REGISTER (PIE4)
#define INTERRUPT_FIFOF_REGISTER (PIE5)
#define INTERRUPT_RXBnIEPI_REGISTER (PIE5)
#define INTERRUPT_TXBnIEPI_REGISTER (PIE5)
#define INTERRUPT_ERR_REGISTER (PIE5)
#define INTERRUPT_WAK_REGISTER (PIE5)
#define INTERRUPT_IRX_REGISTER (PIE5)
#define INTERRUPT_FIFOWM_REGISTER (PIE5)
#define INTERRUPT_C2_REGISTER (PIE6)
#define INTERRUPT_SMT2_REGISTER (PIE6)
#define INTERRUPT_SMT2PRA_REGISTER (PIE6)
#define INTERRUPT_SMT2PWA_REGISTER (PIE6)
#define INTERRUPT_DMA2SCNT_REGISTER (PIE6)
#define INTERRUPT_DMA2DCNT_REGISTER (PIE6)
#define INTERRUPT_DMA2OR_REGISTER (PIE6)
#define INTERRUPT_DMA2A_REGISTER (PIE6)
#define INTERRUPT_I2C2RX_REGISTER (PIE7)
#define INTERRUPT_I2C2TX_REGISTER (PIE7)
#define INTERRUPT_I2C2_REGISTER (PIE7)
#define INTERRUPT_I2C2E_REGISTER (PIE7)
#define INTERRUPT_U2RX_REGISTER (PIE7)
#define INTERRUPT_U2TX_REGISTER (PIE7)
#define INTERRUPT_U2E_REGISTER (PIE7)
#define INTERRUPT_U2_REGISTER (PIE7)
#define INTERRUPT_TMR3_REGISTER (PIE8)
#define INTERRUPT_TMR3G_REGISTER (PIE8)
#define INTERRUPT_TMR4_REGISTER (PIE8)
#define INTERRUPT_CCP2_REGISTER (PIE8)
#define INTERRUPT_CWG2_REGISTER (PIE8)
#define INTERRUPT_CLC2_REGISTER (PIE8)
#define INTERRUPT_INT2_REGISTER (PIE8)
#define INTERRUPT_TMR5_REGISTER (PIE8)
#define INTERRUPT_TMR5G_REGISTER (PIE9)
#define INTERRUPT_TMR6_REGISTER (PIE9)
#define INTERRUPT_CCP3_REGISTER (PIE9)
#define INTERRUPT_CWG3_REGISTER (PIE9)
#define INTERRUPT_CLC3_REGISTER (PIE9)
#define INTERRUPT_CCP4_REGISTER (PIE9)
#define INTERRUPT_CLC4_REGISTER (PIE9)
// EOF Interrupt addresses

// Interrupt register bit values
#define INTERRUPT_SW_BIT (0)
#define INTERRUPT_HLVD_BIT (1)
#define INTERRUPT_OSF_BIT (2)
#define INTERRUPT_CSW_BIT (3)
#define INTERRUPT_NVM_BIT (4)
#define INTERRUPT_SCAN_BIT (5)
#define INTERRUPT_CRC_BIT (6)
#define INTERRUPT_IOC_BIT (7)
#define INTERRUPT_INT0_BIT (0)
#define INTERRUPT_ZCD_BIT (1)
#define INTERRUPT_AD_BIT (2)
#define INTERRUPT_ADT_BIT (3)
#define INTERRUPT_C1_BIT (4)
#define INTERRUPT_RC1_BIT (5)
#define INTERRUPT_SMT1PRA_BIT (6)
#define INTERRUPT_PSP_BIT (7)
#define INTERRUPT_SMT1_BIT (5)
#define INTERRUPT_SMT1PWA_BIT (7)
#define INTERRUPT_TX1_BIT (4)
#define INTERRUPT_TX_BIT (4)
#define INTERRUPT_DMA1SCNT_BIT (0)
#define INTERRUPT_DMA1DCNT_BIT (1)
#define INTERRUPT_DMA1OR_BIT (2)
#define INTERRUPT_DMA1A_BIT (3)
#define INTERRUPT_SPI1RX_BIT (4)
#define INTERRUPT_SPI1TX_BIT (5)
#define INTERRUPT_CM_BIT (6)
#define INTERRUPT_I2C1RX_BIT (7)
#define INTERRUPT_SPI1_BIT (6)
#define INTERRUPT_I2C1TX_BIT (0)
#define INTERRUPT_I2C1_BIT (1)
#define INTERRUPT_I2C1E_BIT (2)
#define INTERRUPT_U1RX_BIT (3)
#define INTERRUPT_TXBN_BIT (4)
#define INTERRUPT_U1E_BIT (5)
#define INTERRUPT_U1_BIT (6)
#define INTERRUPT_TMR0_BIT (7)
#define INTERRUPT_RXBN_BIT (1)
#define INTERRUPT_U1TX_BIT (4)
#define INTERRUPT_TMR1_BIT (0)
#define INTERRUPT_TMR1G_BIT (1)
#define INTERRUPT_TMR2_BIT (2)
#define INTERRUPT_CCP1_BIT (3)
#define INTERRUPT_NCO1_BIT (4)
#define INTERRUPT_CWG1_BIT (5)
#define INTERRUPT_CLC1_BIT (6)
#define INTERRUPT_INT1_BIT (7)
#define INTERRUPT_FIFOF_BIT (0)
#define INTERRUPT_RXBnIEPI_BIT (1)
#define INTERRUPT_TXBnIEPI_BIT (4)
#define INTERRUPT_ERR_BIT (5)
#define INTERRUPT_WAK_BIT (6)
#define INTERRUPT_IRX_BIT (7)
#define INTERRUPT_FIFOWM_BIT (0)
#define INTERRUPT_C2_BIT (0)
#define INTERRUPT_SMT2_BIT (1)
#define INTERRUPT_SMT2PRA_BIT (2)
#define INTERRUPT_SMT2PWA_BIT (3)
#define INTERRUPT_DMA2SCNT_BIT (4)
#define INTERRUPT_DMA2DCNT_BIT (5)
#define INTERRUPT_DMA2OR_BIT (6)
#define INTERRUPT_DMA2A_BIT (7)
#define INTERRUPT_I2C2RX_BIT (0)
#define INTERRUPT_I2C2TX_BIT (1)
#define INTERRUPT_I2C2_BIT (2)
#define INTERRUPT_I2C2E_BIT (3)
#define INTERRUPT_U2RX_BIT (4)
#define INTERRUPT_U2TX_BIT (5)
#define INTERRUPT_U2E_BIT (6)
#define INTERRUPT_U2_BIT (7)
#define INTERRUPT_TMR3_BIT (0)
#define INTERRUPT_TMR3G_BIT (1)
#define INTERRUPT_TMR4_BIT (2)
#define INTERRUPT_CCP2_BIT (3)
#define INTERRUPT_CWG2_BIT (4)
#define INTERRUPT_CLC2_BIT (5)
#define INTERRUPT_INT2_BIT (6)
#define INTERRUPT_TMR5_BIT (7)
#define INTERRUPT_TMR5G_BIT (0)
#define INTERRUPT_TMR6_BIT (1)
#define INTERRUPT_CCP3_BIT (2)
#define INTERRUPT_CWG3_BIT (3)
#define INTERRUPT_CLC3_BIT (4)
#define INTERRUPT_CCP4_BIT (5)
#define INTERRUPT_CLC4_BIT (6)
// EOF Interrupt register bit values

#endif // _INTERRUPTS_MCU_H_
// ------------------------------------------------------------------------- END
