// Seed: 1079362301
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd26,
    parameter id_6 = 32'd72
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  module_0 modCall_1 ();
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_3] = id_8[id_6-1'b0] != id_2 ? 1'b0 : "";
endmodule
