// Seed: 3018334567
module module_0 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  inout wire id_1;
  id_3 :
  assert property (@(-1'b0) 1)
  else begin : LABEL_0
    logic [1 : 1] id_4;
    ;
    id_3 <= 1'b0;
    if (-1) begin : LABEL_1
      id_4 <= id_3;
    end
    id_4 = id_1;
    id_4 <= -1'd0;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_8 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic id_7;
  _id_8 :
  assert property (@(posedge -1) id_1)
  else if (~1) begin : LABEL_0
    $unsigned(5);
    ;
  end
  assign id_7[id_2] = (-1);
  logic [1 : 1] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_3,
      id_7
  );
  assign id_1 = id_3;
  wire [id_8  ?  1 : -1 'h0 : {  id_8  {  -1  }  }] id_11;
endmodule
