# UART_Core
Design and Verification of UART_Core  
- RTL Design using 'Verilog HDL'
- Verification using 'UVM'
