/*****************************************************************************
 *
 * Copyright (C) 2012-2022 Advanced Micro Devices, Inc. All rights reserved.
 *
 ******************************************************************************
 */

#ifndef _AMD_CPM_COMMON_H_
#define _AMD_CPM_COMMON_H_

#pragma pack (push)

#include <AGESA.h>
#include <AmdPcieComplex.h>
#include <AmdCpmPlatform.h>
#include <AmdCpmDefine.h>
#include <AmdCpmFunction.h>
#include <AmdCpmBootTimeRecordDescription.h>
#include <AmdCpmPostCode.h>

// #define AMD_CPM_KERNEL_VERSION                             0xnnnm
// CPM Kernel Main Version  = nnn
// CPM Kernel Sub Version   = m
#define AMD_CPM_KERNEL_VERSION                                0x0660

#ifndef AMD_MAX_CPU_CORE_NUMBERS
  #define AMD_MAX_CPU_CORE_NUMBERS                            0x8
#endif

#ifndef AMD_CHECK_TOOL_SIG
  #define AMD_CHECK_TOOL_SIG                                  0x4B435324ul
#endif

#ifndef AMD_DISPLAY_DEVICE_PATH_SIZE
  #define AMD_DISPLAY_DEVICE_PATH_SIZE                        0x08
#endif

#ifndef AMD_SPECIFIC_SSID_DEVICE_SIZE
  #define AMD_SPECIFIC_SSID_DEVICE_SIZE                       0x100
#endif

#ifndef AMD_REBRAND_DUAL_GRAPHICS_SSID_DEVICE_SIZE
  #define AMD_REBRAND_DUAL_GRAPHICS_SSID_DEVICE_SIZE          0x20
#endif

#define AMD_VGA_DOD_BUFFER_SIZE_MAXIMUM                       0x20
#ifndef AMD_VGA_DOD_BUFFER_SIZE
  #define AMD_VGA_DOD_BUFFER_SIZE                             AMD_VGA_DOD_BUFFER_SIZE_MAXIMUM
#else
  #if AMD_VGA_DOD_BUFFER_SIZE > AMD_VGA_DOD_BUFFER_SIZE_MAXIMUM
    #undef  AMD_VGA_DOD_BUFFER_SIZE
    #define AMD_VGA_DOD_BUFFER_SIZE                           AMD_VGA_DOD_BUFFER_SIZE_MAXIMUM
  #endif
#endif

#define AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE_MAXIMUM          100
#ifndef AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE
  #define AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE                AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE_MAXIMUM
#else
  #if AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE > AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE_MAXIMUM
    #undef  AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE
    #define AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE              AMD_LCD_BRIGHTNESS_LEVEL_BUFFER_SIZE_MAXIMUM
  #endif
#endif

#define AMD_ATPX_CONNECTOR_8_SIZE_MAXIMUM                     20
#define AMD_ATPX_CONNECTOR_8_SIZE                             AMD_ATPX_CONNECTOR_8_SIZE_MAXIMUM

#define AMD_ATPX_CONNECTOR_9_SIZE_MAXIMUM                     20
#define AMD_ATPX_CONNECTOR_9_SIZE                             AMD_ATPX_CONNECTOR_9_SIZE_MAXIMUM

#define AMD_ATIF_DEVICE_COMBINATION_BUFFER_SIZE_MAXIMUM       20
#define AMD_ATIF_DEVICE_COMBINATION_BUFFER_SIZE               AMD_ATIF_DEVICE_COMBINATION_BUFFER_SIZE_MAXIMUM


/// The signatures of CPM table
typedef enum {
  CPM_SIGNATURE_MAIN_TABLE =                  0x4D504324,     ///< 'MPC$' The signature of AMD_CPM_MAIN_TABLE
  CPM_SIGNATURE_SMM_MAIN_TABLE =              0x4D534324,      ///< 'MSC$' The signature of AMD_CPM_SMM_MAIN_TABLE

  CPM_SIGNATURE_GET_PLATFORM_ID =             0x30304124,     ///< '00A$' The signature of AMD_CPM_PLATFORM_ID_TABLE
  CPM_SIGNATURE_GET_PLATFORM_ID_CONVERT =     0x31304124,     ///< '10A$' The signature of AMD_CPM_PLATFORM_ID_CONVERT_TABLE
  CPM_SIGNATURE_PRE_INIT =                    0x32304124,     ///< '20A$' The signature of AMD_CPM_PRE_INIT_TABLE
  CPM_SIGNATURE_SAVE_CONTEXT =                0x33304124,     ///< '30A$' The signature of AMD_CPM_SAVE_CONTEXT_TABLE
  CPM_SIGNATURE_INIT_FLAG =                   0x34304124,     ///< '40A$' The signature of AMD_CPM_INIT_FLAG_TABLE
  CPM_SIGNATURE_GET_PLATFORM_ID2 =            0x35304124,     ///< '50A$' The signature of AMD_CPM_PLATFORM_ID_TABLE2
  CPM_SIGNATURE_PT_GPIO_DEVICE_STAGE1_INIT =  0x36304124,     ///< '60A$' The signature of AMD_CPM_PT_GPIO_DEVICE_STAGE1_INIT_TABLE
  CPM_SIGNATURE_CORE_TOPOLOGY =               0x37304124,     ///< '70A$' The signature of AMD_CPM_CORE_TOPOLOGY_TABLE
  CPM_SIGNATURE_GET_PLATFORM_ID3 =            0x38304124,     ///< '80A$' The signature of AMD_CPM_PLATFORM_ID_TABLE3

  CPM_SIGNATURE_GPIO_INIT =                   0x30314124,     ///< '01A$' The signature of AMD_CPM_GPIO_INIT_TABLE
  CPM_SIGNATURE_GEVENT_INIT =                 0x31314124,     ///< '11A$' The signature of AMD_CPM_GEVENT_INIT_TABLE
  CPM_SIGNATURE_GPIO_DEVICE_CONFIG =          0x32314124,     ///< '21A$' The signature of AMD_CPM_GPIO_DEVICE_CONFIG_TABLE
  CPM_SIGNATURE_GPIO_DEVICE_POWER =           0x33314124,     ///< '31A$' The signature of AMD_CPM_GPIO_DEVICE_POWER_TABLE
  CPM_SIGNATURE_GPIO_DEVICE_DETECTION =       0x34314124,     ///< '41A$' The signature of AMD_CPM_GPIO_DEVICE_DETECTION_TABLE
  CPM_SIGNATURE_GPIO_DEVICE_RESET =           0x35314124,     ///< '51A$' The signature of AMD_CPM_GPIO_DEVICE_RESET_TABLE
  CPM_SIGNATURE_SET_MEM_VOLTAGE =             0x36314124,     ///< '61A$' The signature of AMD_CPM_GPIO_MEM_VOLTAGE_TABLE
  CPM_SIGNATURE_PCIE_CLOCK =                  0x37314124,     ///< '71A$' The signature of AMD_CPM_PCIE_CLOCK_TABLE
  CPM_SIGNATURE_EXT_CLKGEN =                  0x38314124,     ///< '81A$' The signature of AMD_CPM_EXT_CLKGEN_TABLE
  CPM_SIGNATURE_GPIO_PRE_INIT =               0x39314124,     ///< '91A$' The signature of AMD_CPM_GPIO_INIT_TABLE
  CPM_SIGNATURE_PT_GPIO_INIT =                0x39324124,     ///< '92A$' The signature of AMD_CPM_PT_GPIO_INIT_TABLE

  CPM_SIGNATURE_PCIE_TOPOLOGY =               0x30324124,     ///< '02A$' The signature of AMD_CPM_PCIE_TOPOLOGY_TABLE
  CPM_SIGNATURE_PCIE_TOPOLOGY_OVERRIDE =      0x31324124,     ///< '12A$' The signature of AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_TABLE
  CPM_SIGNATURE_PCIE_EXPRESS_CARD =           0x32324124,     ///< '22A$' The signature of AMD_CPM_EXPRESS_CARD_TABLE
  CPM_SIGNATURE_WIRELESS_BUTTON =             0x33324124,     ///< '32A$' The signature of AMD_CPM_WIRELESS_BUTTON_TABLE
  CPM_SIGNATURE_SET_VDDP_VDDR_VOLTAGE =       0x34324124,     ///< '42A$' The signature of AMD_CPM_GPIO_VDDP_VDDR_VOLTAGE_TABLE
  CPM_SIGNATURE_PCIE_OTHER_HOTPLUG_CARD =     0x35324124,     ///< '52A$' The signature of AMD_CPM_OTHER_HOTPLUG_CARD_TABLE
  CPM_SIGNATURE_DXIO_TOPOLOGY =               0x36324124,     ///< '62A$' The signature of AMD_CPM_DXIO_TOPOLOGY_TABLE
  CPM_SIGNATURE_PCIE_LOW_POWER_ETHERNET =     0x37324124,     ///< '72A$' The signature of AMD_CPM_LOW_POWER_ETHERNET_TABLE
  CPM_SIGNATURE_WIRELESS_LAN_RECOVERY =       0x38324124,     ///< '82A$' The signature of AMD_CPM_WIRELESS_LAN_RECOVERY_TABLE
  CPM_SIGNATURE_BIXBY_DXIO_TOPOLOGY =         0x41324124,     ///< 'A2A$' The signature of AMD_CPM_DXIO_TOPOLOGY_TABLE BIXBY
  CPM_SIGNATURE_PCI_RESERVED_RESOURCE =       0x42324124,     ///< 'B2A$' The signature of AMD_CPM_PCI_RES_RES_TABLE
  CPM_SIGNATURE_NVME_STD3 =                   0x43324124,     ///< 'C2A$' The signature of AMD_CPM_NVME_RTD3_TABLE
  CPM_SIGNATURE_SMBUS_IO_EXPANDER =           0x44324124,     ///< 'D2A$' The signature of AMD_CPM_IO_EXPANDER_ACPI_EVENT_TABLE
  CPM_SIGNATURE_EC_INIT =                     0x30334124,     ///< '03A$' The signature of AMD_CPM_EC_INIT_TABLE

  CPM_SIGNATURE_ACPI_THERMAL_FAN =            0x30344124,     ///< '04A$' The signature of AMD_CPM_ACPI_THERMAL_FAN_TABLE

  CPM_SIGNATURE_ZERO_POWER_ODD =              0x30354124,     ///< '05A$' The signature of AMD_CPM_ZERO_POWER_ODD_TABLE

  CPM_SIGNATURE_LPC_UART =                    0x30364124,     ///< '06A$' The signature of AMD_CPM_LPC_UART_TABLE
  CPM_SIGNATURE_PROCHOT =                     0x30374124,     ///< '07A$' The signature of AMD_CPM_PROCHOT_TABLE

  CPM_SIGNATURE_DISPLAY_FEATURE =             0x30384124,     ///< '08A$' The signature of AMD_CPM_DISPLAY_FEATURE_TABLE
  CPM_SIGNATURE_DEVICE_PATH =                 0x31384124,     ///< '18A$' The signature of AMD_CPM_DEVICE_PATH_TABLE
  CPM_SIGNATURE_SPECIFIC_SSID =               0x32384124,     ///< '28A$' The signature of AMD_CPM_SPECIFIC_SSID_TABLE
  CPM_SIGNATURE_REBRAND_DUAL_GRAPHICS_SSID =  0x33384124,     ///< '38A$' The signature of AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_TABLE

  CPM_SIGNATURE_TDP_LIMIT_CHANGE =            0x30394124,     ///< '09A$' The signature of AMD_CPM_TDP_LIMIT_CHANGE_TABLE
  CPM_SIGNATURE_SMI_CHECK_TOOL =              0x30414124,     ///< '0AA$' The signature of AMD_CPM_SMI_CHECK_TOOL_TABLE

  CPM_SIGNATURE_ADAPTIVE_S4 =                 0x30424124,     ///< '0BA$' The signature of AMD_CPM_ADAPTIVE_S4_TABLE
  CPM_SIGNATURE_UCSI =                        0x30434124,     ///< '0CA$' The signature of AMD_CPM_UCSI_TABLE
  CPM_SIGNATURE_UCSI_TUNNEL =                 0x31434124,     ///< '1CA$' The signature of AMD_CPM_UCSI_TUNNEL_TABLE
  CPM_SIGNATURE_THUNDERBOLT =                 0x30444124,     ///< '0DA$' The signature of AMD_CPM_THUNDERBOLT_TABLE

  CPM_SIGNATURE_PMF =                         0x30454124,     ///< '0EA$' The signature of AMD_CPM_PMF_TABLE
} AMD_CPM_TABLE_SIGNATURE;

/// The value of special clock id
typedef enum {
  CPM_CLKID_APU_CLK =             0x80,       ///< APU_CLK Power Down Enable
  CPM_CLKID_DISP2_CLK =           0x81,       ///< DISP2_CLK Power Down Enable
  CPM_CLKID_PCIE_RCLK_OUTPUT =    0x82,       ///< PCIE_RCLK_Output Power Down Enable
  CPM_CLKID_DISP_CLK =            0x83,       ///< DISP_CLK Power Down Enable
  CPM_CLKID_PCIE_RCLK =           0x84,       ///< PCIE_RCLK Power Down Enable
  CPM_CLKID_CLOCK_BUFFER_BIAS =   0x85,       ///< Clock Buffer Bias Power Down Enable
  CPM_CLKID_OSCOUT2_OUTOFF =      0x86,       ///< OSCOUT2 Power Down Enable
} AMD_CPM_CLOCK_ID;

/// The value of Boot Mode
typedef enum {
  CPM_BOOT_MODE_S0 =              0x00,       ///< BOOT ON S0
  CPM_BOOT_MODE_S1 =              0x01,       ///< BOOT ON S1 RESUME
  CPM_BOOT_MODE_S3 =              0x03,       ///< BOOT ON S3 RESUME
  CPM_BOOT_MODE_S4 =              0x04,       ///< BOOT ON S4 RESUME
  CPM_BOOT_MODE_S5 =              0x05,       ///< BOOT ON S5 RESUME
} AMD_CPM_BOOT_MODE;

/// The value of CPU Revision ID
typedef enum {
  CPM_CPU_REVISION_ID_TN =        0x00,       ///< CPU Revision ID for TN  (Bit00 of ApuSupportMask)
  CPM_CPU_REVISION_ID_ON,                     ///< CPU Revision ID for ON  (Bit01 of ApuSupportMask)
  CPM_CPU_REVISION_ID_KV,                     ///< CPU Revision ID for KV  (Bit02 of ApuSupportMask)
  CPM_CPU_REVISION_ID_KB,                     ///< CPU Revision ID for KB  (Bit03 of ApuSupportMask)
  CPM_CPU_REVISION_ID_ML,                     ///< CPU Revision ID for ML  (Bit04 of ApuSupportMask)
  CPM_CPU_REVISION_ID_CZ,                     ///< CPU Revision ID for CZ  (Bit05 of ApuSupportMask)
  CPM_CPU_REVISION_ID_NL,                     ///< CPU Revision ID for NL  (Bit06 of ApuSupportMask)
  CPM_CPU_REVISION_ID_AM,                     ///< CPU Revision ID for AM  (Bit07 of ApuSupportMask)
  CPM_CPU_REVISION_ID_ST,                     ///< CPU Revision ID for ST  (Bit08 of ApuSupportMask)
  CPM_CPU_REVISION_ID_BR,                     ///< CPU Revision ID for BR  (Bit09 of ApuSupportMask)
  CPM_CPU_REVISION_ID_ZP,                     ///< CPU Revision ID for ZP  (Bit10 of ApuSupportMask)
  CPM_CPU_REVISION_ID_RV,                     ///< CPU Revision ID for RV  (Bit11 of ApuSupportMask)
  CPM_CPU_REVISION_ID_RV2,                    ///< CPU Revision ID for RV2 (Bit12 of ApuSupportMask)
  CPM_CPU_REVISION_ID_SSP,                    ///< CPU Revision ID for SSP (Bit13 of ApuSupportMask)
  CPM_CPU_REVISION_ID_MTS,                    ///< CPU Revision ID for MTS (Bit14 of ApuSupportMask)
  CPM_CPU_REVISION_ID_RN,                     ///< CPU Revision ID for RN  (Bit15 of ApuSupportMask)
  CPM_CPU_REVISION_ID_VN,                     ///< CPU Revision ID for VN  (Bit16 of ApuSupportMask)
  CPM_CPU_REVISION_ID_RMB,                    ///< CPU Revision ID for RMB (Bit17 of ApuSupportMask)
  CPM_CPU_REVISION_ID_RPL,                    ///< CPU Revision ID for RPL (Bit18 of ApuSupportMask)
  CPM_CPU_REVISION_ID_STP,                    ///< CPU Revision ID for STP (Bit19 of ApuSupportMask)
} AMD_CPM_CPU_REVISION_ID;

/// The value of PCIE Revision ID
typedef enum {
  CPM_PCIE_REVISION_ID_TN =       0x00,       ///< PCIE Revision ID for TN
  CPM_PCIE_REVISION_ID_ON,                    ///< PCIE Revision ID for ON
  CPM_PCIE_REVISION_ID_KV,                    ///< PCIE Revision ID for KV
  CPM_PCIE_REVISION_ID_KB,                    ///< PCIE Revision ID for KB
  CPM_PCIE_REVISION_ID_ML,                    ///< PCIE Revision ID for ML
  CPM_PCIE_REVISION_ID_CZ,                    ///< PCIE Revision ID for CZ
  CPM_PCIE_REVISION_ID_NL,                    ///< PCIE Revision ID for NL
  CPM_PCIE_REVISION_ID_AM,                    ///< PCIE Revision ID for AM
  CPM_PCIE_REVISION_ID_ST,                    ///< PCIE Revision ID for ST
  CPM_PCIE_REVISION_ID_BR,                    ///< PCIE Revision ID for BR
  CPM_PCIE_REVISION_ID_ZP,                    ///< PCIE Revision ID for ZP
  CPM_PCIE_REVISION_ID_RV,                    ///< PCIE Revision ID for RV
  CPM_PCIE_REVISION_ID_RV2,                   ///< PCIE Revision ID for RV2
  CPM_PCIE_REVISION_ID_SSP,                   ///< PCIE Revision ID for SSP
  CPM_PCIE_REVISION_ID_MTS,                   ///< PCIE Revision ID for MTS
  CPM_PCIE_REVISION_ID_RN,                    ///< PCIE Revision ID for RN
  CPM_PCIE_REVISION_ID_VN,                    ///< PCIE Revision ID for VN
  CPM_PCIE_REVISION_ID_RMB,                   ///< PCIE Revision ID for RMB
  CPM_PCIE_REVISION_ID_RPL,                   ///< PCIE Revision ID for RPL
  CPM_PCIE_REVISION_ID_STP,                   ///< PCIE Revision ID for STP
} AMD_CPM_PCIE_REVISION_ID;

/// The value of CPU Revision ID
typedef enum {
  CPM_FCH_REVISION_ID_DEFAULT =   0x00,       ///< FCH Revision ID for Default
  CPM_FCH_REVISION_ID_KB =        0x01,       ///< FCH Revision ID for KB
  CPM_FCH_REVISION_ID_ML =        0x02,       ///< FCH Revision ID for ML
  CPM_FCH_REVISION_ID_CZ =        0x03,       ///< FCH Revision ID for CZ
  CPM_FCH_REVISION_ID_NL =        0x04,       ///< FCH Revision ID for NL
  CPM_FCH_REVISION_ID_AM =        0x05,       ///< FCH Revision ID for AM
  CPM_FCH_REVISION_ID_ST =        0x06,       ///< FCH Revision ID for ST
  CPM_FCH_REVISION_ID_BR =        0x07,       ///< FCH Revision ID for BR
  CPM_FCH_REVISION_ID_ZP =        0x08,       ///< FCH Revision ID for ZP
  CPM_FCH_REVISION_ID_RV =        0x09,       ///< FCH Revision ID for RV
  CPM_FCH_REVISION_ID_RV2 =       0x0A,       ///< FCH Revision ID for RV2
  CPM_FCH_REVISION_ID_SSP =       0x0B,       ///< FCH Revision ID for SSP
  CPM_FCH_REVISION_ID_MTS =       0x0C,       ///< FCH Revision ID for MTS
  CPM_FCH_REVISION_ID_RN =        0x0D,       ///< FCH Revision ID for RN
  CPM_FCH_REVISION_ID_VN =        0x0E,       ///< FCH Revision ID for VN
  CPM_FCH_REVISION_ID_RMB =       0x0F,       ///< FCH Revision ID for RMB
  CPM_FCH_REVISION_ID_RPL =       0x10,       ///< FCH Revision ID for RPL
  CPM_FCH_REVISION_ID_STP =       0x11,       ///< FCH Revision ID for STP
} AMD_CPM_FCH_REVISION_ID;

/// The value of the stage to load AMD CPM Pre Init Table
typedef enum {
  CPM_PRE_INIT_STAGE_0 =          0,          ///< Stage 0 to load Pre Init Table
  CPM_PRE_INIT_STAGE_1 =          1,          ///< Stage 1 to load Pre Init Table
  CPM_PRE_INIT_STAGE_2 =          2,          ///< Stage 2 to load Pre Init Table
} AMD_CPM_PRE_INIT_STAGE;

/// The value of the purpose to load AMD CPM Pre Init Table
typedef enum {
  NORMAL_PURPOSE =                0,          ///< For Normal Purpose to load Pre Init Table
  MODERN_STANDBY =                1,          ///< For Modern Standby Purpose to load Pre Init Table
  INACTIVE_ITEMS =                0xFF,
} AMD_CPM_PRE_INIT_PURPOSE;

/// Configuration values for CPM table attribute
typedef enum {
  CPM_PEI =                       BIT0,       ///< Used by CPM PEI driver
  CPM_DXE =                       BIT1,       ///< Used by CPM DXE driver
  CPM_SMM =                       BIT2,       ///< Used by CPM SMM driver
  CPM_OVERRIDE =                  BIT3,       ///< Modified by CPM driver
} AMD_CPM_TABLE_ATTRIBUTE;

/// Configuration values for DXIO Topology Table ASPM L1.1
typedef enum {
  DxioAspmL11Disabled =           0x00,       ///< ASPM L1.1 Disabled
  DxioAspmL11Enabled  =           0x01,       ///< ASPM L1.1 Enabled
} AMD_CPM_ASPM_L1_1;

/// Configuration values for DXIO Topology Table ASPM L1.2
typedef enum {
  DxioAspmL12Disabled =           0x00,       ///< ASPM L1.2 Disabled
  DxioAspmL12Enabled  =           0x01,       ///< ASPM L1.2 Enabled
} AMD_CPM_ASPM_L1_2;

/// Configuration values for DXIO Topology Table DXIO_ENGINE_DATA (EngineData) HotPluggable
typedef enum {
  HotPluggableDisabled =          0,          ///< 0 - Link is NOT Hot-Switchable
  HotPluggableEnabled  =          1,          ///< 1 - Link IS Hot-Switchable
} AMD_CPM_HOTPLUGGABLE;

/// Configuration values for Slot Check
typedef enum {
  NON_SLOT_CHECK   =              0x00,       ///< Do not check the device on slot
  SLOT_CHECK       =              0x01,       ///< Bit[0]:     Check PCI space of the device on slot
  GPIO_CHECK       =              0x02,       ///< Bit[1]:     Check GPIO pin of the device on slot
  CLKPM_ONLY       =              0x04,       ///< Bit[2]:     Check CLKPM of the device on slot
  CLKPM_CHECK      =              0x05,       ///< Bit[2,0]:   Check CLKPM and device exists on slot
  L1SS_ONLY        =              0x08,       ///< Bit[3]:     Check L1SS of the device on slot
  L1SS_CHECK       =              0x09,       ///< Bit[3,0]:   Check L1SS and device exists on slot
  L1SS_CLKPM_ONLY  =              0x0C,       ///< Bit[3,2]:   Check L1SS and CLKPM of the device on slot
  CLKPM_L1SS_CHECK =              0x0D,       ///< Bit[3,2,0]: Check L1SS, CLKPM and device exists on slot
  ACPI_CHANGE      =              0x80,       ///< Change PCIe Clock in ACPI method
} AMD_CPM_SLOT_CHECK;

#pragma pack (pop)
#pragma pack (push, 1)

/// CPM table header
typedef struct {
  UINT32                          TableSignature;             ///< Signature of CPM table
  UINT16                          TableSize;                  ///< Table size
  UINT8                           FormatRevision;             ///< Revision of table format
  UINT8                           ContentRevision;            ///< Revision of table content
  UINT32                          PlatformMask;               ///< The mask of platform table supports
  UINT32                          Attribute;                  ///< Table attribute
} AMD_CPM_TABLE_COMMON_HEADER;

/// Table pointer
typedef union {
  VOID                            *Pointer;                   ///< Table pointer
  UINT64                          Raw;                        ///< Table pointer value
} AMD_CPM_POINTER;

/// Device and function number of PCI device
typedef struct {
  UINT8                           Device:5;                   ///< PCI Device Number
  UINT8                           Function:3;                 ///< PCI Function Number
} AMD_CPM_PCI_DEVICE_FUNCTION;

/// Item of CPM table list
typedef struct {
  UINT32                          TableId;                    ///< Signature of table
  UINT8                           Flag;                       ///< Location of table. 0: ROM. 1: RAM
  AMD_CPM_POINTER                 SubTable;                   ///< Pointer of table
} AMD_CPM_TABLE_ITEM;

/// CPM table list
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                         ///< Table header
  UINT32                          Number;                         ///< Table number to be recorded in the list
  UINT32                          Size;                           ///< Table size
  AMD_CPM_TABLE_ITEM              Item[AMD_TABLE_LIST_ITEM_SIZE]; ///< The array of CPM table
} AMD_CPM_TABLE_LIST;

/// GPIO pin list for platform Id
#define AMD_CPM_PLATFORM_ID_TABLE_FORMAT_REVISION             0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                               ///< Table header
  UINT16                          GpioPin[AMD_PLATFORM_ID_TABLE_SIZE];  ///< The array of GPIO pin for platform Id
} AMD_CPM_PLATFORM_ID_TABLE;

/// SMBUS GPIO Pin for Platform ID
typedef struct _AMD_CPM_SMBUS_PLATFORM_ID {
  UINT8                           SmbusSelect;                ///< SMBUS Number
  UINT8                           SmbusAddress;               ///< SMBUS Address
  UINT8                           SmbusOffset;                ///< SMBUS Offset
  UINT8                           SmbusBit;                   ///< SMBUS Bit
} AMD_CPM_SMBUS_PLATFORM_ID;

/// EEPROM for platform Id
#define AMD_CPM_PLATFORM_ID_TABLE2_FORMAT_REVISION            0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                               ///< Table header
  AMD_CPM_SMBUS_PLATFORM_ID       GpioPin[AMD_PLATFORM_ID_TABLE_SIZE];  ///< SMBUS GPIO pin for Platform ID
} AMD_CPM_PLATFORM_ID_TABLE2;

/// ECRAM Platform ID
typedef struct _AMD_CPM_ECRAM_PLATFORM_ID {
  UINT8                           RegisterOffset;             ///< EcRam Register Offset
  UINT8                           StartBit;                   ///< EcRam Start Bit (min:0  max:7)
  UINT8                           BitLength;                  ///< EcRam Bit Length (EcRamStartBit + EcRamBitLength MUST less than or equal to 8)
  UINT8                           PlatformIdBitOffset;        ///< Platform Id Bit Offset
} AMD_CPM_ECRAM_PLATFORM_ID;

/// ECRAM list for Platform Id
#define AMD_CPM_PLATFORM_ID_TABLE3_FORMAT_REVISION            0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                               ///< Table header
  AMD_CPM_ECRAM_PLATFORM_ID       GpioPin[AMD_PLATFORM_ID_TABLE_SIZE];  ///< EcRam list for Platform ID
} AMD_CPM_PLATFORM_ID_TABLE3;

/// Platform Id converting item
typedef struct {
  UINT8                           CpuRevisionId;              ///< CPU Revision ID
  UINT16                          OriginalIdMask;             ///< Platform Id mask from platform Id table
  UINT16                          OriginalId;                 ///< Platform Id from platform Id table
  UINT16                          ConvertedId;                ///< Platform Id which is used to check whether
                                                              ///<   CPM table supports current platform
} AMD_CPM_PLATFORM_ID_CONVERT_ITEM;

/// Platform Id mapping table
#define AMD_CPM_PLATFORM_ID_CONVERT_TABLE_FORMAT_REVISION     0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER       Header;                                   ///< Table Header
  AMD_CPM_PLATFORM_ID_CONVERT_ITEM  Item[AMD_PLATFORM_ID_CONVERT_TABLE_SIZE]; ///< Platform Id mapping list
} AMD_CPM_PLATFORM_ID_CONVERT_TABLE;

/// The table definition for early initialization
typedef struct {
  UINT8                           Type;                       ///< Register type. 0: FCH MMIO. 1: PCI
  UINT8                           Select;                     ///< Register sub-type
  UINT8                           Offset;                     ///< Register offset
  UINT8                           AndMask;                    ///< AND mask
  UINT8                           OrMask;                     ///< OR mask
  UINT8                           Stage;                      ///< Stage number
  UINT8                           Purpose;                    ///< Purpose. 0: For Normal Purpose. 1: For Modern Standby Purpose.
} AMD_CPM_PRE_SETTING_ITEM;

/// Register table to be initialized in the earliest stage
#define AMD_CPM_PRE_INIT_TABLE_FORMAT_REVISION                0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  AMD_CPM_PRE_SETTING_ITEM        Item[AMD_PRE_INIT_SIZE];    ///< Register setting
} AMD_CPM_PRE_INIT_TABLE;

/// The table definition for each CPU Die information
typedef struct {
  UINT8                           Socket;                     ///< CPU Socket Number.
  UINT8                           Die;                        ///< CPU Die Number.
  UINT8                           Bridge;                     ///< CPU Bridge Number.
  UINT8                           Bus;                        ///< CPU Bus Number.
} AMD_CPM_CORE_TOPOLOGY_LIST;

/// CPU Core Topology Table
#define AMD_CPM_CORE_TOPOLOGY_TABLE_FORMAT_REVISION           0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                     ///< Table header
  AMD_CPM_CORE_TOPOLOGY_LIST      CoreList[AMD_CPM_CORE_TOPOLOGY_SIZE];       ///< CPU Core Topology List
} AMD_CPM_CORE_TOPOLOGY_TABLE;

/// The table definition for NVME D3 Cold Configuration Table
typedef struct {
  UINT8    Dev;                         ///< Root port device number
  UINT8    Func;                        ///< Root port function number
  UINT16   Tpvperl;                     ///< It's auto sync with the PBS setup
  UINT16   Trstcfg;                     ///< It's auot sync with the PBS setup
  UINT8    RstAuxPin;                   ///< M.2 Nvme Reset Aux pin
  UINT16   PowerPin;                    ///< M.2 Power pin (It's a EC RAM, because the M.2 power pin is control by EC)
  UINT32   GppClkMask;                  ///< Use to disable Gpp clock request
} AMD_CPM_NVME_D3C_CONFIG_LIST;

#define AMD_CPM_NVME_RTD3_TABLE_FORMAT_REVISION               0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER    Header;                                   ///< Table header
  UINT8                          NvmeD3ColdSupported;                      ///< Enable/Disable NVME D3 Cold,
                                                                           ///< It's auto-sync with the PBS setup
  UINT8                          NvmeD3cConfigSize;                        ///< It's auto-updated during the pei phase.
  UINT8                          IsSetNvmePassword;                        ///< It's should be enabled when the user sets a password.
  AMD_CPM_NVME_D3C_CONFIG_LIST   NvmeList[AMD_CPM_NVME_D3C_CONFIG_SIZE];   ///< Nvme Config List
} AMD_CPM_NVME_RTD3_TABLE;

/// Save context definition table to define the area to save CPM context
#define AMD_CPM_SAVE_CONTEXT_TABLE_FORMAT_REVISION            0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           BufferType;                 ///< Buffer Type. 5: BIOS RAM. Other: Reserved.
  UINT8                           BufferOffset;               ///< Buffer Offset
  UINT8                           BufferSize;                 ///< Buffer Size
} AMD_CPM_SAVE_CONTEXT_TABLE;

/// Data structure of Pre-defined Save Context Area
typedef struct {
  UINT32                          PcieDeviceStatus;           ///< The status of PCIe device on APU
  UINT64                          PcieClockSlotStatus;        ///< The status of PCIe device slot
  UINT8                           WirelessButtonStatus;       ///< The status of wireless button
  UINT8                           BootMode;                   ///< Current Boot Mode
  UINT8                           DeviceStateOnResume;        ///< Device state on resume from S3/S4
                                                              ///<    Bit0:   dGPU
                                                              ///<    Bit1:   Thunderbolt
} AMD_CPM_PREDEFINED_SAVE_CONTEXT;

//
// The table definition for GPIO
//
//  AMD_CPM_GPIO_INIT_TABLE
//  AMD_CPM_GEVENT_INIT_TABLE
//  AMD_CPM_GPIO_DEVICE_CONFIG_TABLE
//  AMD_CPM_GPIO_DEVICE_POWER_TABLE
//  AMD_CPM_GPIO_DEVICE_DETECTION_TABLE
//  AMD_CPM_GPIO_DEVICE_RESET_TABLE
//

/// GPIO Pin
typedef struct {
  UINT16                          Pin;                        ///< GPIO pin number
  UINT8                           Value;                      ///< GPIO pin value
  UINT8                           Misc;                       ///< For FCH/Bixby GPIO/Remote GPIO setting and SMBUS GPIO Setting
} AMD_CPM_GPIO_PIN;

/// Defintion of GPIO setting
typedef union {
  UINT16                          Raw;                        ///< GPIO setting value
  struct {                                                    ///<
    UINT16                        Out:1;                      ///< Output state
    UINT16                        OutEnB:1;                   ///< Output enable
    UINT16                        PullUpSel:1;                ///< Pull up select: 0: 4K. 1: 8K
    UINT16                        SetEnB:1;                   ///< Gate of Out and OutEnB
    UINT16                        Sticky:1;                   ///< Sticky enable
    UINT16                        PullUp:1;                   ///< Pull up enable
    UINT16                        PullDown:1;                 ///< Pull down enable
    UINT16                        PresetEn:1;                 ///< Gate of Sticky, PullUp & PullDown
    UINT16                        IoMux:3;                    ///< Multi-function IO pin function select of GPIO
    UINT16                        IoMuxEn:1;                  ///< Gate of IoMux
    UINT16                        DrvStrengthSel:2;           ///< Drive Strength Select: 0: 4mA. 1: 8mA. 2: 12mA. 3: 16mA
    UINT16                        Reserved2:2;                ///< Reserved
  }                               Gpio;                       ///< Bit mapping for GPIO setting
} AMD_CPM_GPIO_SETTING;

/// GPIO setting item
typedef struct {
  UINT16                          Pin;                        ///< GPIO pin number
  AMD_CPM_GPIO_SETTING            Setting;                    ///< GPIO setting
  UINT16                          Misc;                       ///< For FCH/Bixby GPIO/Remote GPIO setting and SMBUS GPIO Setting
} AMD_CPM_GPIO_ITEM;

/// GPIO init table
#define AMD_CPM_GPIO_INIT_TABLE_FORMAT_REVISION               0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                       ///< Table header
  AMD_CPM_GPIO_ITEM               GpioList[AMD_GPIO_ITEM_SIZE]; ///< GPIO setting list
} AMD_CPM_GPIO_INIT_TABLE;

/// Module data structure
typedef struct _EFI_PT_GPIO_PPI  {
  PTInitialGpioPei                PTInitiialGpio;
  PTWriteGpioPei                  PTWriteGpio;
  PTReadGpioPei                   PTReadGpio;
} EFI_PT_GPIO_PPI;

/// Promontory GPIO pin 0 to 7
#define Promontory_GPIO_ITEM_SIZE 0x9

/// Defintion of Promontory GPIO common setting
typedef union {
  UINT16                          Raw;                        ///< GPIO setting value
  struct {                                                    ///<
    UINT16                        GpioDeBounceTimer:3;        ///< GPIO sampling rate of the de-bounce timer
    UINT16                        GpioDeBounceTimeoutTh:3;    ///< GPIO De-bounce timer timeout threshold
    UINT16                        GpioInterruptOutputEn:1;    ///< GPIO interrupt signal output enable
    UINT16                        GpioInterruptActLevel:1;    ///< GPIO interrupt signal active level
    UINT16                        GPIOInterruptMode:1;        ///< GPIO interrupt mode
    UINT16                        Reserved2:7;                ///< Reserved
  }                               Common;                     ///< Bit mapping for Common setting
} Promontory_GPIO_COMMON_SETTING;

/// Defintion of Promontory GPIO pin 0 to 7 setting
typedef union {
  UINT16                          Raw;                        ///< GPIO setting value
  struct {                                                    ///<
    UINT16                        OutEnB:1;                   ///< Output enable
    UINT16                        Out:1;                      ///< Output control if Output enable
    UINT16                        interruptEnable:1;          ///< GPIO pin interrupt enable
    UINT16                        interruptLevelTrigType:1;   ///< GPIO level trigger type
    UINT16                        interruptType:2;            ///< GPIO pin interrupt type
    UINT16                        interruptMask:1;            ///< GPIO pin interrupt mask
    UINT16                        Reserved2:9;                ///< Reserved
  }                               Gpio;                       ///< Bit mapping for GPIO setting
} Promontory_GPIO_SETTING;

/// Promontory GPIO setting item
typedef struct {
  UINT16                          Pin;                        ///< GPIO pin number
  Promontory_GPIO_SETTING         Setting;                    ///< GPIO setting
} Promontory_GPIO_ITEM;

/// Promontory GPIO init table
typedef struct {
  Promontory_GPIO_COMMON_SETTING  GpioCommon;                          ///< GPIO common setting
  Promontory_GPIO_ITEM            GpioList[Promontory_GPIO_ITEM_SIZE]; ///< GPIO setting list
} Promontory_GPIO_INIT_TABLE;

/// PT GPIO init table
#define AMD_CPM_PT_GPIO_INIT_TABLE_FORMAT_REVISION            0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                              ///< Table header
  Promontory_GPIO_COMMON_SETTING  GpioCommon;                          ///< GPIO common setting
  Promontory_GPIO_ITEM            GpioList[Promontory_GPIO_ITEM_SIZE]; ///< GPIO setting list
} AMD_CPM_PT_GPIO_INIT_TABLE;

/// The definition of GEVENT setting
typedef union {
  UINT16                          Raw;                        ///< GEVENT setting value
  struct {                                                    ///<
    UINT16                        EventEnable:1;              ///< EventEnable. 0: Disable, 1: Enable
    UINT16                        SciTrig:1;                  ///< SciTrig. 0: Falling Edge, 1: Rising Edge
    UINT16                        SciLevl:1;                  ///< SciLevl.0 trigger mode. 0: Edge trigger, 1: Level Trigger
    UINT16                        SmiSciEn:1;                 ///< SmiSciEn. 0: Not send SMI, 1: Send SMI
    UINT16                        SciS0En:1;                  ///< SciS0En. 0: Disable, 1: Enable
    UINT16                        SciMap:5;                   ///< SciMap. 0000b->1111b
    UINT16                        SciTrigAuto:1;              ///< SciTrigAuto. 1: Disable. 0: Enable.
    UINT16                        SmiTrig:1;                  ///< SmiTrig. 0: Active Low, 1: Active High
    UINT16                        SmiControl:4;               ///< SmiControl. 0: Disable, 1: SMI 2: NMI 3: IRQ13
  }                               Gevent;                     ///< Bit mapping for GEVENT setting
  struct {                                                    ///<
    UINT16                        DebounceTmrOut:4;           ///< Specifies the debounce timer out number
    UINT16                        DebounceTmrOutUnit:1;       ///< 0: 30.5us (One RtcClk period), 1: 122us (four RtcClk periods)
    UINT16                        DebounceCntrl:2;            ///< 00b: No debounce, 01b: Preserve low glitch
                                                              ///< 10b: Preserve high glitch, 11b: Remove glitch
    UINT16                        Reserved:1;                 ///< Reserved
    UINT16                        LevelTrig:1;                ///< 0: Edge trigger, 1: Level trigger
    UINT16                        ActiveLevel:2;              ///< 00b: Active High. 01b: Active Low. 10b: Active on both edges if LevelTrig=0
    UINT16                        InterruptEnable:2;          ///< [0]: Enable interrupt status, [1]: Enable interrupt delivery
    UINT16                        WakeCntrl:3;                ///< [0]: Enable wake in S0I3 state, [1]: Enable wake in S3 state, [2]: Enable wake in S4/S5 state
  }                               Gpio;                       ///< Bit mapping for GPIO interrupt setting
} AMD_CPM_GEVENT_SETTING;

/// GEVENT setting item
typedef struct {
  UINT16                          Pin;                        ///< GEVENT pin number
  AMD_CPM_GEVENT_SETTING          Setting;                    ///< GEVENT setting
} AMD_CPM_GEVENT_ITEM;

/// GEVENT init table
#define AMD_CPM_GEVENT_INIT_TABLE_FORMAT_REVISION             0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                           ///< Table header
  AMD_CPM_GEVENT_ITEM             GeventList[AMD_GEVENT_ITEM_SIZE]; ///< GEVENT setting list
} AMD_CPM_GEVENT_INIT_TABLE;

/// Device Support List for PCI Reserved Resource Table
typedef enum {
  IUSB4_GPP0                    = 0x00,                       ///< iUSB4 GPP0
  IUSB4_GPP1                    = 0x10,                       ///< iUSB4 GPP1
  SLOT6_GPP                     = 0x20,                       ///< SLOT6 GPP
  NVME3_GPP                     = 0x30,                       ///< NVMe Slot3 GPP
  DUSB4_GPP                     = 0x40,                       ///< dUSB4 GPP
  DUSB4_SWUS                    = 0x41,                       ///< dUSB4 Switch Upstream Port
  DUSB4_SWDS                    = 0x42,                       ///< dUSB4 Switch Downstream Port
  TBT3_GPP                      = 0x60,                       ///< Thunderbolt3 Host Router GPP
  TBT3_SWUS                     = 0x61,                       ///< Thunderbolt3 Host Router Upstream Port
  TBT3_SWDS                     = 0x62,                       ///< Thunderbolt3 Host Router Downstream Port
  DEVICE_MASK                   = 0xF0,                       ///< Device Mask  = Bit[7:4]
  DEVICE_DEPTH_MASK             = 0x0F,                       ///< Device Depth = Bit[3:0]
  DEVICE_DISABLE                = 0x7F,                       ///< Device or feature is disabled
} AMD_CPM_DEVICE_TYPE;

/// PCI Reserved Resource Item - for PciHotPlugInit
typedef struct {
  UINT8                           DevType;                    ///< Device Support List is in AMD_CPM_DEVICE_TYPE
  UINT8                           SocketDieBridge;            ///< SocketDieBridge Number of GPP/SWUS/SWDS
  AMD_CPM_PCI_DEVICE_FUNCTION     Gpp;                        ///< Device/Function Number of GPP
  AMD_CPM_PCI_DEVICE_FUNCTION     SwUs;                       ///< Device/Function Number of SWUS
  AMD_CPM_PCI_DEVICE_FUNCTION     SwDs;                       ///< Device/Function Number of SWDS
  UINT8                           ResBus;                     ///< Reserved PCI bus number
  UINT16                          ResIo;                      ///< Reserved IO ranges in bytes
  UINT64                          ResNonPrefetchableMmio;     ///< Reserved Non-Prefetchable MMIO base address
  UINT64                          AlignResNonPrefetch;        ///< Alignment for Reserved Non-Prefetchable MMIO base address
  UINT64                          ResPrefetchableMmio;        ///< Reserved Prefetchable MMIO base address
  UINT64                          AlignResPrefetch;           ///< Alignment for Reserved Prefetchable MMIO base address
} AMD_CPM_PCI_RES_RES_ITEM;

/// PCI Reserved Resource Table - for PciHotPlugInit
#define AMD_CPM_PCI_RES_RES_TABLE_FORMAT_REVISION             0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  AMD_CPM_PCI_RES_RES_ITEM        ResRes[AMD_RES_RES_SIZE];   ///< PCI Reserved Resource Item
} AMD_CPM_PCI_RES_RES_TABLE;

/// Smbus IO Expander Item
typedef struct {
   UINT8                          EntryNumber;                ///< The Entry Number of IO Expander Event (Start from 0, and max up to 3).
   UINT32                         EventAslName;               ///< The Event Asl Name.          Method (\_GPE.SIEx)
   UINT32                         EntryCalloutAslName;        ///< The Entry Callout Asl Name.  Method (\_GPE.BIEx)
   UINT32                         ExitCalloutAslName;         ///< The Exit Callout Asl Name.   Method (\_GPE.AIEx)
   UINT32                         PTSCalloutAslName;          ///< The _PTS Callout Asl Name.   Method (\_GPE.PTSx)
   UINT32                         WAKCalloutAslName;          ///< The _WAK Callout Asl Name.   Method (\_GPE.WAKx)
   UINT8                          SmbusSelect;                ///< The Smbus Controller - 0 = Smbus0, 1 = Smbus1.
   UINT8                          SlaveAddress;               ///< The Smbus Address - 4bit Fixed address + 3bit Programmable or HW Selectable address (A2/A1/A0).
   UINT8                          ChipsetType;                ///< The IO Expander Chipset Type - 0: 8-bit, 1: 16-bit.
   UINT32                         PrefixGpioAslName;          ///< The Prefix of Gpio Input Pin Asl Name.
   UINT8                          GpioMask;                   ///< The GPIO Input Pin Mask (AND).
   UINT8                          GpioCheck;                  ///< The GPIO Input Pin Check (OR).
   UINT8                          GpioCurrentStatus;          ///< The GPIO Input Pin Current Status.
   UINT32                         Port1PrefixGpioAslName;     ///< The Prefix of Gpio Input Pin Asl Name for 16-bit IO Expander Port 1.
   UINT8                          Port1GpioMask;              ///< The GPIO Input Pin Mask (AND) for 16-bit IO Expander Port 1.
   UINT8                          Port1GpioCheck;             ///< The GPIO Input Pin Check (OR) for 16-bit IO Expander Port 1.
   UINT8                          Port1GpioCurrentStatus;     ///< The GPIO Input Pin Current Status for 16-bit IO Expander Port 1.
} AMD_CPM_IO_EXPANDER_ITEM;

/// Smbus IO Expander ACPI Event Table
#define AMD_CPM_IO_EXPANDER_ACPI_EVENT_TABLE_FORMAT_REVISION   0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  AMD_CPM_IO_EXPANDER_ITEM        Expander[EXPANDER_NUMBER];  ///< IO Expander Item
} AMD_CPM_IO_EXPANDER_ACPI_EVENT_TABLE;

/// Configuration of Device which is controlled by GPIO pin
typedef struct {
  UINT8                           DeviceId;                   ///< Device Id
  union {
    UINT8                         Raw;                        ///< Device Config Value
    struct {
      UINT8                       Enable:2;                   ///< Flag of power state. 0: Disable. 1: Enable. 2: Auto Detection
      UINT8                       ResetAssert:1;              ///< Flag to assert reset pin
      UINT8                       ResetDeassert:1;            ///< Flag to de-assert reset pin
      UINT8                       Reserved:4;                 ///< Reserved
    }                             Setting;                    ///< Bit mapping of Device Config
  }                               Config;                     ///< Device Config
} AMD_CPM_GPIO_DEVICE_CONFIG;

/// Device config table
#define AMD_CPM_GPIO_DEVICE_CONFIG_TABLE_FORMAT_REVISION      0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                           ///< Table header
  AMD_CPM_GPIO_DEVICE_CONFIG      DeviceList[AMD_GPIO_DEVICE_SIZE]; ///< Device config list
} AMD_CPM_GPIO_DEVICE_CONFIG_TABLE;

/// Device detection method
typedef struct {
  UINT8                           DeviceId;                   ///< Device Id
  UINT8                           Type;                       ///< Detection type. 0: One GPIO pin. 1: Two GPIO pins. 2: Special Pin
  UINT16                          PinNum1;                    ///< Pin number of GPIO 1
  UINT8                           Value1;                     ///< Value of GPIO 1
  UINT8                           Misc1;                      ///< For FCH/Bixby GPIO/Remote GPIO setting and SMBUS GPIO Setting
  UINT16                          PinNum2;                    ///< Pin number of GPIO 2
  UINT8                           Value2;                     ///< Value of GPIO 2
  UINT8                           Misc2;                      ///< For FCH/Bixby GPIO/Remote GPIO setting and SMBUS GPIO Setting
  UINT16                          PinNum3;                    ///< Pin number of GPIO 3
  UINT8                           Value3;                     ///< Value of GPIO 3
  UINT8                           Misc3;                      ///< For FCH/Bixby GPIO/Remote GPIO setting and SMBUS GPIO Setting
} AMD_CPM_GPIO_DEVICE_DETECTION;

/// Device Detection Table
#define AMD_CPM_GPIO_DEVICE_DETECTION_TABLE_FORMAT_REVISION   0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                           ///< Table header
  AMD_CPM_GPIO_DEVICE_DETECTION   DeviceDetectionList[AMD_GPIO_DEVICE_DETECT_SIZE]; ///< Device Detection List
} AMD_CPM_GPIO_DEVICE_DETECTION_TABLE;

/// Device Reset Table
typedef struct {
  UINT8                           DeviceId;                   ///< Device Id
  UINT8                           Mode;                       ///< Device Reset mode.
                                                              ///<   0: Reset Assert.
                                                              ///<   1: Reset De-assert.
                                                              ///<   2: Delay between Assert and Deassert.
                                                              ///<   3: Delay between Assert and Deassert for Promontory GPIO Pin.
  UINT8                           Type;                       ///< Register type
                                                              ///<   0: Set GPIO.
                                                              ///<   1: Set GPIO and read back to check it's set. Max. time out is 100ms. when Mode = 0 or 1.
  union {
    UINT32                        Stall;                      ///< Delay
    AMD_CPM_GPIO_PIN              Gpio;                       ///< GPIO pin
  }                               Config;                     ///< Setting
  UINT8                           InitFlag;                   ///< Init flag in post
} AMD_CPM_GPIO_DEVICE_RESET;

/// Configuration values for CPM GPIO Device Init Flag
typedef enum {
  GPIO_DEVICE_INIT_DISABLE =      0,                          ///< GPIO Device does not need to be initialized or is controlled by GPIO Device COnfig
  GPIO_DEVICE_INIT_STAGE_1 =      1,                          ///< GPIO Device needs to be initialized on stage 1
  GPIO_DEVICE_INIT_STAGE_2 =      2,                          ///< GPIO Device needs to be initialized on stage 2
  GPIO_DEVICE_INIT_STAGE_DUMMY =  3,                          ///< GPIO Device does not need to be initialized in BIOS post
  GPIO_DEVICE_INIT_STAGE_3 =      4,                          ///< GPIO Device needs to be initialized from S0 to S3/S4/S5
  GPIO_DEVICE_INIT_STAGE_4 =      5,                          ///< GPIO Device needs to be initialized from S0 to S3
  GPIO_DEVICE_INIT_STAGE_5 =      6,                          ///< GPIO Device needs to be initialized from S0 to S4
  GPIO_DEVICE_INIT_STAGE_6 =      7,                          ///< GPIO Device needs to be initialized from S0 to S5
} AMD_CPM_GPIO_DEVICE_INIT_FLAG;

/// Device Reset Table
#define AMD_CPM_GPIO_DEVICE_RESET_TABLE_FORMAT_REVISION       0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                       ///< Table header
  AMD_CPM_GPIO_DEVICE_RESET       DeviceResetList[AMD_GPIO_DEVICE_RESET_SIZE];  ///< Device reset list
} AMD_CPM_GPIO_DEVICE_RESET_TABLE;

/// Item of device power on / off sequence
typedef struct {
  UINT8                           DeviceId;                   ///< Device Id
  UINT8                           Mode;                       ///< Device Power Mode. 1: Power On. 0: Power Off
  UINT8                           Type;                       ///< Device Power Type.
                                                              ///<   0: Set GPIO.
                                                              ///<   1: Wait GPIO.
                                                              ///<   2: Add Delay.
                                                              ///<   3: Add Delay for Promontory GPIO.
  union {
    UINT32                        Stall;                      ///< Delay
    AMD_CPM_GPIO_PIN              SetGpio;                    ///< Set GPIO pin
    AMD_CPM_GPIO_PIN              WaitGpio;                   ///< Wait for GPIO pin to some value
  }                               Config;                     ///< Dvice Power Item Setting
  UINT8                           InitFlag;                   ///< Init flag in post
} AMD_CPM_GPIO_DEVICE_POWER;

/// Item of PT GPIO Device Init Sequence
typedef struct {
  UINT8                           Type;                       ///< Device Type.
                                                              ///<   0: Set GPIO.
                                                              ///<   1: Wait GPIO.
                                                              ///<   3: Add Delay for Promontory GPIO.
  union {
    UINT32                        Stall;                      ///< Delay
    AMD_CPM_GPIO_PIN              Gpio;                       ///< GPIO pin
  }                               Config;                     ///< Dvice Power Item Setting
} AMD_CPM_PT_GPIO_DEVICE_INIT;

/// PT GPIO Device Stage1 Init Table
#define AMD_CPM_PT_GPIO_DEVICE_STAGE1_INIT_TABLE_FORMAT_REVISION                0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                       ///< Table header
  AMD_CPM_PT_GPIO_DEVICE_INIT     DeviceInitList[AMD_PT_GPIO_DEVICE_INIT_SIZE]; ///< PT GPIO Device Init Sequence list
} AMD_CPM_PT_GPIO_DEVICE_STAGE1_INIT_TABLE;

/// Device Power Sequence Table
#define AMD_CPM_GPIO_DEVICE_POWER_TABLE_FORMAT_REVISION       0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                       ///< Table header
  AMD_CPM_GPIO_DEVICE_POWER       DevicePowerList[AMD_GPIO_DEVICE_POWER_SIZE];  ///< Device power sequence list
} AMD_CPM_GPIO_DEVICE_POWER_TABLE;

/// PCIe Clock Setting
typedef struct _AMD_CPM_PCIE_CLOCK_ITEM {
  UINT8                           ClkId;                      ///< FCH PCIe Clock
  UINT8                           ClkReq;                     ///< FCH PCIe ClkReq
  UINT8                           ClkIdExt;                   ///< External Clock Source
  UINT8                           ClkReqExt;                  ///< External ClkReq
  UINT8                           DeviceId;                   ///< Device Id. No Device Id if 0xFF
  UINT8                           Device;                     ///< Device Number of PCIe bridge
  UINT8                           Function;                   ///< Function Number of PCIe bridge
  UINT8                           SlotCheck;                  ///< Slot Check Flag:
                                                              ///<   BIT0: Check PCI Space
                                                              ///<   BIT1: Check GPIO pin
                                                              ///<   BIT2: Check Clock Power Management Enable
                                                              ///<   BIT3: Check L1SS Enable
                                                              ///<   BIT4~6: Reserved
                                                              ///<   BIT7: Change PCIe Clock in ACPI method
  UINT32                          SpecialFunctionId;          ///< Id of Special Function
} AMD_CPM_PCIE_CLOCK_ITEM;

/// PCIe Clock Table
#define AMD_CPM_PCIE_CLOCK_TABLE_FORMAT_REVISION              0
typedef struct _AMD_CPM_PCIE_CLOCK_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  AMD_CPM_PCIE_CLOCK_ITEM         Item[AMD_PCIE_CLOCK_SIZE];  ///< PCIe clock setting list
} AMD_CPM_PCIE_CLOCK_TABLE;

/// GPIO Device Init Flag Table
#define AMD_CPM_INIT_FLAG_TABLE_FORMAT_REVISION               0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                       ///< Table header
  UINT8                           PowerInitFlag[AMD_GPIO_DEVICE_POWER_SIZE];    ///< Init Flag for Power Sequence
  UINT8                           ResetInitFlag[AMD_GPIO_DEVICE_RESET_SIZE];    ///< Init Flag for Reset Sequence
} AMD_CPM_INIT_FLAG_TABLE;

/// GPIO setting for one memory voltage (VDDIO)
typedef struct {
  UINT8                           Voltage;                    ///< DDR3Voltage
  UINT16                          GpioPin1;                   ///< GPIO pin 1
  UINT8                           Value1;                     ///< Value of GPIO pin 1
  UINT16                          GpioPin2;                   ///< GPIO pin 2
  UINT8                           Value2;                     ///< Value of GPIO pin 2
} AMD_CPM_GPIO_MEM_VOLTAGE_ITEM;

/// Memory voltage table
#define AMD_CPM_GPIO_MEM_VOLTAGE_TABLE_FORMAT_REVISION        0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                           ///< Table header
  AMD_CPM_GPIO_MEM_VOLTAGE_ITEM   Item[AMD_GPIO_MEM_VOLTAGE_SIZE];  ///< GPIO setting list for memory voltage
} AMD_CPM_GPIO_MEM_VOLTAGE_TABLE;

/// GPIO setting for VDDP/VDDR voltage
typedef struct {
  UINT8                           Voltage;                    ///< VDDP/VDDR Voltage
  UINT16                          GpioPin1;                   ///< GPIO pin
  UINT8                           Value1;                     ///< Value of GPIO pin
} AMD_CPM_GPIO_VDDP_VDDR_VOLTAGE_ITEM;

/// VDDP/VDDR voltage table
#define AMD_CPM_GPIO_VDDP_VDDR_VOLTAGE_TABLE_FORMAT_REVISION                  0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER         Header;                                 ///< Table header
  AMD_CPM_GPIO_VDDP_VDDR_VOLTAGE_ITEM Item[AMD_GPIO_VDDP_VDDR_VOLTAGE_SIZE];  ///< GPIO setting list for memory voltage
} AMD_CPM_GPIO_VDDP_VDDR_VOLTAGE_TABLE;

/// External ClkGen Register Setting Item
typedef struct _AMD_CPM_EXT_CLKGEN_ITEM {
  UINT8                           Function;                   ///< External ClkGen Setting Item Type
                                                              ///<   0x00~0x7F: Initial Sequence Id
                                                              ///<   0x80~0x8F: Clock Disable Sequence
                                                              ///<   0x90~0x9F: ClkReq Enable Sequence
  UINT8                           Offset;                     ///< Register Offset
  UINT8                           AndMask;                    ///< AND Mask
  UINT8                           OrMask;                     ///< Or Mask
} AMD_CPM_EXT_CLKGEN_ITEM;

/// External ClkGen Table
#define AMD_CPM_EXT_CLKGEN_TABLE_FORMAT_REVISION              0
typedef struct _AMD_CPM_EXT_CLKGEN_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           SmbusSelect;                ///< SMBUS Number
  UINT8                           SmbusAddress;               ///< SMBUS Address
  AMD_CPM_EXT_CLKGEN_ITEM         Item[AMD_EXT_CLKGEN_SIZE];  ///< External ClkGen Register Setting List
} AMD_CPM_EXT_CLKGEN_TABLE;

/// PCIE Topology Table
#define AMD_CPM_PCIE_TOPOLOGY_TABLE_FORMAT_REVISION           0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                               ///< Table header
  UINT32                          SocketId;                             ///< Socket Id
  PCIe_PORT_DESCRIPTOR            Port[AMD_PCIE_PORT_DESCRIPTOR_SIZE];  ///< PCIe Port Descriptor List
  PCIe_DDI_DESCRIPTOR             Ddi[AMD_PCIE_DDI_DESCRIPTOR_SIZE];    ///< PCIe DDI Descriptor List
} AMD_CPM_PCIE_TOPOLOGY_TABLE;

/// DXIO Topology Table
#define AMD_CPM_DXIO_TOPOLOGY_TABLE_FORMAT_REVISION           0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                               ///< Table header
  UINT32                          SocketId;                             ///< Socket Id
  DXIO_PORT_DESCRIPTOR            Port[AMD_DXIO_PORT_DESCRIPTOR_SIZE];  ///< DXIO Port Descriptor List
  DDI_DESCRIPTOR                  Ddi[AMD_DXIO_DDI_DESCRIPTOR_SIZE];    ///< PCIe DDI Descriptor List
} AMD_CPM_DXIO_TOPOLOGY_TABLE;

/// The override table definition for PCIE Topology
typedef struct {
  union {
    UINT8                         Raw;                        ///< Value of Flag
    struct {
      UINT8                       EnableOverride:1;           ///< Override Enable field of descriptor
      UINT8                       DdiTypeOverride:1;          ///< Override DDI type
      UINT8                       LaneOverride:1;             ///< Override StartLane and EndLane
      UINT8                       PortPresentOverride:1;      ///< Override PortPresent
      UINT8                       IsDdi:1;                    ///< This item is used to override Port or DDI descriptor
                                                              ///<   0: Port Descriptor
                                                              ///<   1: DDI Descriptor
      UINT8                       Reserved:2;                 ///< Reserved
      UINT8                       Valid:1;                    ///< Valid Flag
    }                             Config;                     ///< Bitmap of Flag
  }                               Flag;                       ///< Flag of PCIe Topology override item
  UINT8                           Offset;                     ///< Offset of Port Descriptor or DDI Dscriptor list
  UINT8                           Enable;                     ///< Descriptor Enable
  UINT8                           DdiType;                    ///< Ddi Type
  UINT8                           PortPresent;                ///< Port Present
  UINT8                           StartLane;                  ///< Start Lane
  UINT8                           EndLane;                    ///< End Lane
} AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_ITEM;

/// PCIE Topoplogy Override Table
#define AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_TABLE_FORMAT_REVISION                  0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER         Header;                                 ///< Table header
  AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_ITEM Item[AMD_PCIE_TOPOLOGY_OVERRIDE_SIZE];  ///< Override Item List
} AMD_CPM_PCIE_TOPOLOGY_OVERRIDE_TABLE;

/// Express Card Table
#define AMD_CPM_EXPRESS_CARD_TABLE_FORMAT_REVISION            0
typedef struct _AMD_CPM_EXPRESS_CARD_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           Device;                     ///< Device Number of PCIe Bridge
  UINT8                           Function;                   ///< Function Number of PCIe Bridge
  UINT8                           EventPin;                   ///< GEVENT Pin
  UINT8                           DeviceId;                   ///< Device Id
} AMD_CPM_EXPRESS_CARD_TABLE;

/// Other Hotplug Card Table
#define AMD_CPM_OTHER_HOTPLUG_CARD_TABLE_FORMAT_REVISION      0
typedef struct _AMD_CPM_OTHER_HOTPLUG_CARD_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           Number;                     ///< Card Number: 0 ~ 2
  UINT8                           Device0;                    ///< Device Number of PCIe Bridge for Card 0
  UINT8                           Function0;                  ///< Function Number of PCIe Bridge for Card 0
  UINT8                           EventSource0;               ///< Event Source for Card 0 - 0: FCH GPIO Pin, 1: KBC GPIO Pin, 2: ECRAM GPIO Pin
  UINT8                           EventPin0;                  ///< Event Number for Card 0 if EventSource0 = 0
  UINT8                           QEventFalling0;             ///< QEvent Number for Card 0 - FALLING if EventSource0 = 1 or 2
  UINT8                           QEventRising0;              ///< QEvent Number for Card 0 - RISING  if EventSource0 = 1 or 2
  UINT8                           HotPlugMode0;               ///< Pcie HotPlug Mode of for Card 0 - 0: Basic Mode, 1: Enhanced Mode
  UINT8                           DeviceId0;                  ///< Device Id for Card 0
  UINT8                           Device1;                    ///< Device Number of PCIe Bridge for Card 1
  UINT8                           Function1;                  ///< Function Number of PCIe Bridge for Card 1
  UINT8                           EventSource1;               ///< Event Source for Card 1 - 0: FCH GPIO Pin, 1: KBC GPIO Pin, 2: ECRAM GPIO Pin
  UINT8                           EventPin1;                  ///< Event Number for Card 1 if EventSource1 = 0
  UINT8                           QEventFalling1;             ///< QEvent Number for Card 1 - FALLING if EventSource1 = 1 or 2
  UINT8                           QEventRising1;              ///< QEvent Number for Card 1 - RISING  if EventSource1 = 1 or 2
  UINT8                           HotPlugMode1;               ///< Pcie HotPlug Mode of for Card 1 - 0: Basic Mode, 1: Enhanced Mode
  UINT8                           DeviceId1;                  ///< Device Id  for Card 1
} AMD_CPM_OTHER_HOTPLUG_CARD_TABLE;

/// Wireless Button Table
#define AMD_CPM_WIRELESS_BUTTON_TABLE_FORMAT_REVISION         0
typedef struct _AMD_CPM_WIRELESS_BUTTON_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  AMD_CPM_PCI_DEVICE_FUNCTION     Bridge[4];                  ///< Device & Function Number of PCIe Bridge
  UINT8                           EventPin;                   ///< GEVENT Pin
  UINT8                           DeviceIdRadio;              ///< Device Id to control radio
  UINT8                           DeviceIdPower;              ///< Device Id to control power
  UINT8                           DeviceIdOther;              ///< Device Id to control other device
  UINT8                           HidNotifyQEvent;            ///< Qevent number for notify wireless HID Airplane mode on/off
} AMD_CPM_WIRELESS_BUTTON_TABLE;

/// Low Power Ethernet Table
#define AMD_CPM_LOW_POWER_ETHERNET_TABLE_FORMAT_REVISION      0
typedef struct _AMD_CPM_LOW_POWER_ETHERNET_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           Device;                     ///< Device Number of PCIe Bridge for Low Power Ethernet
  UINT8                           Function;                   ///< Function Number of PCIe Bridge for Low Power Ethernet
  UINT8                           QEventCablePlugOut;         ///< QEvent Number for Ethernet Cable Plug Out
  UINT8                           QEventCablePlugIn;          ///< QEvent Number for Ethernet Cable Plug In
  UINT32                          LanLowPowerPin;             ///< GPIO Pin Number for LAN_LOW_PWR
  UINT8                           DeviceId;                   ///< Device Id for Low Power Ethernet
} AMD_CPM_LOW_POWER_ETHERNET_TABLE;

/// Wireless Lan Recovery Table
#define AMD_CPM_WIRELESS_LAN_RECOVERY_TABLE_FORMAT_REVISION   0
typedef struct _AMD_CPM_WIRELESS_LAN_RECOVERY_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           Device;                     ///< Device Number of SOC GPPx PCIe Bridge for Wireless LAN
  UINT8                           Function;                   ///< Function Number of SOC GPPx PCIe Bridge for Wireless LAN
  UINT32                          WlanResetDelay;             ///< Delay time for assert the WLAN RESET         // Delay time in ms
  UINT8                           WlanDeviceId;               ///< Device Id for Wireless LAN
  UINT32                          PciBusAslName;              ///< ASL name of PCI Bus                          // Example: PCI0 (50 43 49 30) = 0x30494350
  UINT32                          WlanDeviceAslName;          ///< ASL name of Wireless LAN                     // Example: WLAN (57 4C 41 4E) = 0x4E414C57
  UINT8                           WlanBtLocation;             ///< Wireless LAN and bluetooth Location          // 0 = SOC GPPx PCIe Bridge, 1 = PT, 2 = BXB PCIe Bridge
  UINT32                          PtBxbUspAslName;            ///< ASL name of PT or BXB Upstream Switch Port   // Example: PT02 (50 54 30 32) = 0x32305450
  UINT32                          PtBxbDspAslName;            ///< ASL name of PT or BXB Downstream Switch Port // Example: PT29 (50 54 32 39) = 0x39325450
  UINT32                          WlanPldrSupport;            ///< Control for the WLAN PLDR support            // 0 = Disable, 1 = Enable, 2 = Dummy Reset
  UINT32                          BtXhciUspAslName;           ///< ASL name of BT's XHCI Upstream Port          // Example: GP17 (47 50 31 37) = 0x37315047
  UINT32                          BtXhciAslName;              ///< ASL name of BT's XHCI                        // Example: XHC1 (58 48 43 31) = 0x31434858
  UINT32                          BtXhciRootHubAslName;       ///< ASL name of BT's root hub                    // Example: RHUB (52 48 55 42) = 0x42554852
  UINT32                          BtXhciExtHubAslName;        ///< ASL name of BT's external usb hub            // Example: RHUB (52 48 55 42) = 0x42554852, 0 for non-external hub design
  UINT32                          BtPortAslName;              ///< ASL name of BT's USB port                    // Example: PRT4 (50 52 54 34) = 0x34545250
  UINT8                           BtDeviceId;                 ///< Device Id for BT
  UINT32                          BtResetDelay;               ///< Delay time for assert the BT RESET           // Delay time in ms
  UINT32                          BtPldrSupport;              ///< Control for the BT PLDR support              // 0 = Disable, 1 = Enable, 2 = Dummy Reset
} AMD_CPM_WIRELESS_LAN_RECOVERY_TABLE;

/// The table definition for Acpi Thermal Fan Control
typedef struct {
  UINT8                           CpuCRT;                     ///< Critical temperature threshold
  UINT8                           CpuPSV;                     ///< Passive temperature threshold
  UINT8                           CpuAC0;                     ///< TemperatureThreshold 0
  UINT8                           CpuAC1;                     ///< TemperatureThreshold 1
  UINT8                           CpuAC2;                     ///< TemperatureThreshold 2
  UINT8                           CpuAC3;                     ///< TemperatureThreshold 3
  UINT8                           CpuAL0;                     ///< FanSpeedPwmLevel 0
  UINT8                           CpuAL1;                     ///< FanSpeedPwmLevel 1
  UINT8                           CpuAL2;                     ///< FanSpeedPwmLevel 2
  UINT8                           CpuAL3;                     ///< FanSpeedPwmLevel 3
  UINT8                           ThermalSensor;              ///< Thermal Sensor
  UINT8                           HysteresisInfo;             ///< HysteresisInfo for active cooling
  UINT8                           HysteresisInfoPsv;          ///< HysteresisInfo for Passive cooling
} AMD_CPM_FAN_POLICY;

/// Thunderbolt Table
#define AMD_CPM_THUNDERBOLT_TABLE_FORMAT_REVISION             0
typedef struct _AMD_CPM_THUNDERBOLT_TABLE {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           TBSupport;                  ///< Enable/Disable Thunderbolt - 0: Disabled, 1: Enabled
  UINT8                           DeviceId;                   ///< CPM Device Id for TB
  UINT8                           SocketDieBridge;            ///< SocketDieBridge Number of PCIe Bridge for TB
  UINT8                           Device;                     ///< Device Number of PCIe Bridge for TB
  UINT8                           Function;                   ///< Function Number of PCIe Bridge for TB
  UINT32                          ForcePwrGpio;               ///< The GPIO number for Force PWR - Follow CpmSetGpio paramater Pin format.
  UINT8                           PlugEventSource;            ///< Plug Event Source - 0: FCH GEvent, 2: EC QEvent, 6: SMBUS GPIO Event
  UINT8                           PlugEventNumber;            ///< The number xx of QEvent(Falling)/QEvent+1(Rising) (_Qxx) or FCH GEvent (_Lxx) or SMBUS GPIO Event (GPxx) in ACPI ASL code
  UINT8                           NativeHotPlug;              ///< NativeHotPlug - 0: Disabled, 1: Enabled
  UINT32                          Rtd3PwrGpio;                ///< Thunderbolt HR RTD3 Power GPIO Pin number - Follow CpmSetGpio paramater Pin format.
  UINT8                           BootMode;                   ///< BootMode - 0: S0, 1: S1, 3: S3, 4: S4, 5: S5
  UINT8                           RootPortBus;                ///< RootPortBus - TB Root Port Bus number
  UINT8                           ThunderboltSwSmi;           ///< ThunderboltSwSmi - Thunderbolt Sw Smi
  UINT8                           SecurityLevel;              ///< SecurityLevel - 0: SL0, 1: SL1, 2: SL2, 3: SL3
  UINT8                           ForcePwrEnable;             ///< ForcePwrEnable - 0: Disabled, 1: Enabled
  UINT8                           BootFromTBEnable;           ///< BootFromTBEnable - 0: Disabled, 1: Enabled
  UINT8                           BootFromUSBEnable;          ///< BootFromUSBEnable - 0: Disabled, 1: Enabled
  UINT8                           AssignResource;             ///< AssignResource - 0: Disabled, 1: Enabled
  UINT8                           ResourceSize;               ///< ResourceSize - Thunderbolt MMIO Resource Size
  UINT8                           TBL1SSSupport;              ///< TBL1SSSupport - 0: Disable Thunderbolt L1SS, 1: Enable Thunderbolt L1SS
  UINT8                           HotPlugCodeBase;            ///< HotPlugCodeBase - 0: Ixx IBV code base, 1: Axx IBV code base
  UINT8                           TBGo2SxWakeCommand;         ///< TBGo2SxWakeCommand - 0: Disabled, 2: GO2SX Command, 3: GO2SX_NO_WAKE Command
  UINT8                           HostChipset;                ///< HostChipset - 0: Alpine Ridge, 1: Titan Ridge
  UINT8                           TrHrFpbCapability;          ///< TrHrFpbCapability - 0: Disable TR HR Card FPB Capability, 1: Enable TR HR Card FPB Capability
} AMD_CPM_THUNDERBOLT_TABLE;

/// Fan Hardware Config
typedef struct {
  UINT8                           EventPin;                   ///< GEVENT Pin
  UINT8                           FanNum;                     ///< SB Fan control fields
} AMD_CPM_FAN_HW_CONFIG;

/// ACPI Thermal Fan Table
#define AMD_CPM_ACPI_THERMAL_FAN_TABLE_FORMAT_REVISION        0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  AMD_CPM_FAN_HW_CONFIG           FanHwConfig;                ///< Fan HW Config
  AMD_CPM_FAN_POLICY              FanPolicy;                  ///< Fan Policy
} AMD_CPM_ACPI_THERMAL_FAN_TABLE;

/// Convert from Device Id of SATA controller to SATA mode mask
typedef struct {
  UINT16                          DeviceId;                   ///< Device Id of SATA controller
  UINT8                           Mask;                       ///< SATA Mode Mask
} AMD_CPM_SATA_MODE_MASK;

/// Zero Power Odd Table
#define AMD_CPM_ZERO_POWER_ODD_TABLE_FORMAT_REVISION          0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           DeviceId;                   ///< Device Id
  UINT8                           EventPin1;                  ///< Event Pin Number for ODD_DA#
  UINT8                           EventPin2;                  ///< Event Pin Number for ODD_PLUGIN#
  UINT8                           EventPin3;                  ///< Dummy Event
  UINT8                           SataModeSupportMask;        ///< Mask of SATA mode to support
                                                              ///< BIT0: IDE Mode
                                                              ///< BIT1: AHCI Mode
                                                              ///< BIT2: RAID Mode
                                                              ///< BIT3: AMD AHCI Mode
  UINT8                           SataPortId;                 ///< Sata Port Number for Odd
  UINT8                           EventSource1;               ///< Source of ODD_DA#     - 0: FCH GPIO Pin, 1: KBC GPIO Pin, 2: ECRAM GPIO Pin
  UINT8                           EventSource2;               ///< Source of ODD_PLUGIN# - 0: FCH GPIO Pin, 1: KBC GPIO Pin, 2: ECRAM GPIO Pin
  UINT8                           QEventFalling1;             ///< QEvent Number for ODD_DA#     FALLING  if EventSource1 = 1 or 2
  UINT8                           QEventRising1;              ///< QEvent Number for ODD_DA#     RISING   if EventSource1 = 1 or 2
  UINT8                           QEventFalling2;             ///< QEvent Number for ODD_PLUGIN# FALLING if EventSource2 = 1 or 2
  UINT8                           QEventRising2;              ///< QEvent Number for ODD_PLUGIN# RISING  if EventSource2 = 1 or 2
  UINT8                           Bus;                        ///< Bus number of SATA Bridge
  AMD_CPM_PCI_DEVICE_FUNCTION     Bridge;                     ///< Device and function number of SATA Bridge
  AMD_CPM_PCI_DEVICE_FUNCTION     Device;                     ///< Device and function number of SATA Controller
  UINT32                          PciBusAslName;              ///< ASL name of SATA PCI Bus     // 0 is treated as PCI0 // Example: PCI0 (50 43 49 30) = 0x30494350
  UINT32                          BridgeAslName;              ///< ASL name of SATA PCI Bridge  // 0 is treated as GP18 // Example: GP18 (47 50 31 38) = 0x38315047
  UINT32                          DeviceAslName;              ///< ASL name of SATA PCI Device  // 0 is treated as SATA // Example: SATA (53 41 54 41) = 0x41544153
} AMD_CPM_ZERO_POWER_ODD_TABLE;

/// The table definition for LPC UART
#define AMD_CPM_LPC_UART_TABLE_FORMAT_REVISION                0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           ChipId;                     ///< Chip Id. 0: SMSC_1036
  UINT8                           LpcIndex;                   ///< Index of LPC register. 0: 2E/2F. 1: 4E/4F
  UINT16                          Address;                    ///< Uart base register
  UINT8                           Irq;                        ///< IRQ
} AMD_CPM_LPC_UART_TABLE;

/// The table definition for PROCHOT
#define AMD_CPM_PROCHOT_TABLE_FORMAT_REVISION                 0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           FanNum;                     ///< Pin Number of FanOut
  UINT8                           Freq;                       ///< Frequency Setting for FanOut
} AMD_CPM_PROCHOT_TABLE;

/// Display Feature Config
typedef union {
  UINT32                          Raw;                        ///< Display feature config value
  struct {                                                    ///<
    UINT32                        PowerXpressFixedMode:1;     ///< BIT0: PowerXpress Fixed Mode
    UINT32                        PowerXpressDynamicMode:2;   ///< BIT1-2: PowerXpress Dynamic Mode
    UINT32                        HyperCrossFire:1;           ///< BIT3: HyperCrossFire
    UINT32                        SurroundView:1;             ///< BIT4: SurroundView
    UINT32                        Reserved1:2;                ///< BIT5-6: Reserved
    UINT32                        ForceAtpxAtifInDgpu:1;      ///< BIT7: ForceAtpxAtifInDgpu
    UINT32                        IsDgpuPrimary:1;            ///< BIT8: IsDgpuPrimary
    UINT32                        IsBrightnessByDriver:1;     ///< BIT9: IsBrightnessControlledByDriver
    UINT32                        DisableDgpuAudioInPX:1;     ///< BIT10: Disable Audio Device in DGPU if PowerXpress Mode is enabled
    UINT32                        DualGraphicsNotSupported:1; ///< BIT11: Dual Graphics is not supported
    UINT32                        DgpuDisplayOutput:1;        ///< BIT12: Discrete Graphics can drive display outputs
    UINT32                        SpecialPostIgpu:1;          ///< BIT13: Force Special Post for Igpu if Dgpu is primary
    UINT32                        PulseGeneratorSupport:1;    ///< BIT14: Plug-in/unplug interrupts will be generated on every
                                                              ///<        display plug-in/unplug event
    UINT32                        RebrandDualGraphics:1;      ///< BIT15: Revision 0: Rebranding a dual graphics feature by overriding the SSID of
                                                              ///<                    dGPU device to the DID of iGPU
                                                              ///<        Revision 1: Rebranding a dual graphics feature by overriding the SSID
                                                              ///<                    according to DevId and RevId of iGPU and dGPU
    UINT32                        FullPciEmulationSupport:1;  ///< BIT16: Full PCI Emulation when dGPU is powered off is supported,
                                                              ///<        if set to one
    UINT32                        DetachableGraphicsSupport:1;///< BIT17: Detachable Graphics is supported
    UINT32                        D3ColdSupport:1;            ///< BIT18: Graphics D3Cold is supported
    UINT32                        HybridGraphicsSupport:1;    ///< BIT19: Hybrid Graphics is supported
    UINT32                        EnableDgpuSmbusInPX:1;      ///< BIT20: Enable DGPU Smbus slave device if PowerXpress Mode is enabled
    UINT32                        DgpuHotPlugMode:1;          ///< BIT21: DGPU HotPlug Mode - 0: Basic Mode, 1: Enhanced Mode
    UINT32                        NonEvalDgpuSupport:1;       ///< BIT22: NonEvalDgpuSupport
    UINT32                        DgpuD3ColdHpdSupport:1;     ///< BIT23: DgpuD3ColdHpdSupport - DGPU D3Cold HPD Support
    UINT32                        PmeTurnOffSupport:1;        ///< BIT24: PmeTurnOffSupport
    UINT32                        DisableDgpuUsbPort:1;       ///< BIT25: DisableDgpuUsbPort - Disable Discrete GPU's USB Port
    UINT32                        D3ColdGen1Support:1;        ///< BIT26: D3ColdGen1Support
    UINT32                        DummyD3ColdSupport:1;       ///< BIT27: DummyD3ColdSupport
    UINT32                        DgpuDsmFunASupport:1;       ///< BIT28: DgpuDsmFunASupport
    UINT32                        DgpuDsmFunBSupport:1;       ///< BIT29: DgpuDsmFunBSupport
    UINT32                        DgpuNonHotPlugMode:1;       ///< BIT30: DGPU Non-HotPlug Mode - 1: Non-Hotplug Mode
    UINT32                        Reserved2:1;                ///< BIT31: Reserved
  }                               Config;                     ///< Display feature config
} AMD_CPM_DISPLAY_FEATURE_CONFIG;

/// Display Feature Support Mask
typedef union {
  UINT32                          Raw;                        ///< Display Feature support value
  struct {                                                    ///<
    UINT32                        PowerXpress:1;              ///< BIT0: PowerXpress Fixed Mode
    UINT32                        HyperCrossFire:1;           ///< BIT1: HyperCrossFire
    UINT32                        SurroundView:1;             ///< BIT2: SurroundView
    UINT32                        D3Cold:1;                   ///< BIT3: D3Cold
    UINT32                        HybridGraphics:1;           ///< BIT4: Hybrid Graphics
    UINT32                        NonAmdGpu:1;                ///< BIT5: NonAmdGpu
    UINT32                        Reserved1:6;                ///< BIT6-11: Reserved
    UINT32                        ExternalGfxPort:1;          ///< BIT12: External Graphics port
    UINT32                        HideXConnectGui:1;          ///< BIT13: Hide XConnect GUI
    UINT32                        RunTimePMandD3:1;           ///< BIT14: Register with Windows Run Time Power Management and support D3 state
    UINT32                        SupportAtifAtpx:1;          ///< BIT15: Support ATIF and ATPX
    UINT32                        Bus:8;                      ///< BIT16-23: Bus
    UINT32                        MultiBridge:4;              ///< BIT24-27: MultiBridge
    UINT32                        Removable:1;                ///< BIT28: Removable in PX mode
    UINT32                        Vga:1;                      ///< BIt29: VgaEn
    UINT32                        Exist:1;                    ///< BIT30: Exist
    UINT32                        Valid:1;                    ///< BIT31: Valid
  }                               Mask;                       ///< Bit mapping for display feature support
} AMD_CPM_DISPLAY_FEATURE_SUPPORT;

/// Device Path Item Definition
typedef struct {
  AMD_CPM_DISPLAY_FEATURE_SUPPORT FeatureMask;                ///< See AMD_CPM_DISPLAY_FEATURE_SUPPORT
  UINT8                           IsDgpu;                     ///< Is Igpu or Dgpu. 0: iGpu; 1: dGpu
  AMD_CPM_PCI_DEVICE_FUNCTION     Bridge;                     ///< Device and function number of PCIe Bridge
  AMD_CPM_PCI_DEVICE_FUNCTION     Device;                     ///< Device and function number of Display Device
  UINT8                           DeviceId;                   ///< Device Id to control GPIO for selecting Smart Mux Switch
  UINT8                           Mode;                       ///< Power mode for setting Smart Mux Switch
  UINT8                           DeviceIdVcc;                ///< Device Id for Vcc when D3Cold is supported
} AMD_CPM_DEVICE_PATH_ITEM;

/// Device Path Table
#define AMD_CPM_DEVICE_PATH_TABLE_FORMAT_REVISION             0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                             ///< Table header
  AMD_CPM_DEVICE_PATH_ITEM        Path[AMD_DISPLAY_DEVICE_PATH_SIZE]; /// Device Path List
} AMD_CPM_DEVICE_PATH_TABLE;

/// Speccific SSID Item Definition
typedef struct {
  UINT16                          VendorId;                   ///< Vendor Id
  UINT16                          DeviceId;                   ///< Device Id
} AMD_CPM_SPECIFIC_SSID_ITEM;

/// Specific SSID Table
#define AMD_CPM_SPECIFIC_SSID_TABLE_FORMAT_REVISION           0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                               ///< Table header
  AMD_CPM_SPECIFIC_SSID_ITEM      Item[AMD_SPECIFIC_SSID_DEVICE_SIZE];  ///< VendorId and Device Id List for Specific SSID
} AMD_CPM_SPECIFIC_SSID_TABLE;

/// Rebrand Dual Graphics SSID Item Definition
typedef struct {
  UINT16                          VendorId;                   ///< Vendor Id
  UINT16                          DeviceId;                   ///< Device Id
  UINT8                           IsDgpu;                     ///< Is Igpu or Dgpu. 0: iGpu; 1: dGpu
} AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_ITEM;

/// Rebrand Dual Graphics SSID Table
#define AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_TABLE_FORMAT_REVISION                            0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER             Header;                                           ///< Table header
  AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_ITEM Item[AMD_REBRAND_DUAL_GRAPHICS_SSID_DEVICE_SIZE]; ///< VendorId and Device Id List for Rebrand Dual Graphics SSID
} AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_TABLE;

/// Rebrand Dual Graphics SSID Item Definition 2
typedef struct {
  UINT16                          dDeviceId;                  ///< Device Id for dGPU
  UINT8                           dRevId;                     ///< Devision Id for dGPU
  UINT16                          iSsid;                      ///< SSId for iGPU
} AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_ITEM2;

/// Rebrand Dual Graphics SSID Table 2
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER               Header;                                           ///< Table header
  AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_ITEM2  Item[AMD_REBRAND_DUAL_GRAPHICS_SSID_DEVICE_SIZE]; ///< VendorId and Device Id List for Rebrand Dual Graphics SSID
  UINT16                                    Svid;                                             ///< Sub-Vendor ID to set for Graphic
} AMD_CPM_REBRAND_DUAL_GRAPHICS_SSID_TABLE2;

/// Display Information Structure for ATPX Sub-Function 8
typedef struct {
  UINT8                           Flags;                      ///< Flags
  UINT8                           AtifId;                     ///< ATIF Id
  UINT8                           AdaptorId;                  ///< Adaptor Id
  UINT16                          AcpiId;                     ///< ACPI Id
} AMD_CPM_DISPLAY_CONNECTOR_8;

/// Display Information Structure for ATPX Sub-Function 8
typedef struct {
  UINT8                           AtifId;                     ///< ATIF Id
  UINT8                           HpdPortId;                  ///< HPD Port Id
  UINT8                           DdcPortId;                  ///< DDC Port Id
} AMD_CPM_DISPLAY_CONNECTOR_9;

/// Structure for Graphic Device
typedef struct {
  UINT32                          Flags;                      ///< Flags
  UINT16                          Bus;                        ///< Bus Number
  UINT16                          Device;                     ///< Device Number
} AMD_CPM_GFX_DEVICE;

/// Structure for ATIF Device List
typedef struct {
  UINT16                          NumDevice;                  ///< Device Number
  UINT16                          DeviceStructSize;           ///< Device Structure Size
  AMD_CPM_GFX_DEVICE              Device[3];                  ///< Device List
} AMD_CPM_GFX_DETECT;

/// Structure for External Graphic Device
typedef struct {
  UINT16                          Flags;                      ///< Flags
  UINT16                          Bus;                        ///< Bus Number
} AMD_CPM_EXTERNAL_GFX_DEVICE;

/// Structure for ATIF Function 21 Device List
typedef struct {
  UINT16                          NumDevice;                  ///< Device Number
  UINT16                          DeviceStructSize;           ///< Device Structure Size
  AMD_CPM_EXTERNAL_GFX_DEVICE     Device[3];                  ///< Device List
} AMD_CPM_EXTERNAL_GFX_TABLE;

/// Display Feature Table
#define AMD_CPM_DISPLAY_FEATURE_TABLE_FORMAT_REVISION         0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                     ///< Table header
  UINT8                           FunctionDisableMask;                        ///< BIT0: Disable SetSsid. BIT1: Disable AddSsdt
  UINT8                           MxmDeviceId;                                ///< Device Id for MXM
  UINT8                           MxmOverTempEvent;                           ///< GEVENT pin number for MXM_OVERT#
  UINT8                           MxmOverTempStateId;                         ///< Forced Power State Id if MXM_OVERT# is low
  UINT8                           DisplayConnectEvent;                        ///< GEVENT pin number for Discrete GPU display connect/disconnect event
  UINT8                           DockingDeviceId;                            ///< Bit[0-6]: Device Id for docking detection if Bit7 = 0, Forced docking status if Bit7 = 1
  UINT8                           MuxFlag;                                    ///< Smart Mux Flag - Bit[2:0] = ATPX Function 1 Bit[20:18], Bit[3] - 0 = SAG1.5, 1 = SAG2.0, Bit[4] = Acpi Device present, Bit[5] = VGA _DEP
  UINT8                           DisplayMuxDeviceId;                         ///< Device Id for Display Smart Mux VCC/Reset
  UINT8                           I2xMuxDeviceId;                             ///<
  UINT8                           AtpxConnector8Number;                       ///< Number of reported display connectors in ATPX sub-function 8
  AMD_CPM_DISPLAY_CONNECTOR_8     AtpxConnector8[AMD_ATPX_CONNECTOR_8_SIZE];  ///< The Connector information for ATPX sub-function 8
  UINT8                           AtpxConnector9Number;                       ///< Number of reported display connectors in ATPX sub-function 9
  AMD_CPM_DISPLAY_CONNECTOR_9     AtpxConnector9[AMD_ATPX_CONNECTOR_9_SIZE];  ///< The Connector information for ATPX sub-function 9
  UINT32                          AtifSupportedNotificationMask;              ///< Supported Notifications Mask in ATIF sub-function 0
  UINT8                           AtifDeviceCombinationNumber;                ///< The number of Display Device Combination
  UINT8                           AtifDeviceCombinationBuffer[AMD_ATIF_DEVICE_COMBINATION_BUFFER_SIZE]; ///< The data of Display Device Combination
  UINT8                           Atif16Buffer[0x100];                        ///< The data for Query Brightness Transfer Characteristics
  UINT32                          MacoGpio;                                   ///< MACO_EN GPIO pin number for Discrete GPU BxMACO Support
  UINT32                          MxmPwrEnGpio;                               ///< MXM_POWER_ENABLE GPIO pin number for Discrete GPU BOMACO Support
  UINT8                           TimeMacoUpPwrDn;                            ///< MACO Entry (us): MACO_EN assert to PWR_EN deassert     Min: 10us
  UINT8                           TimePwrDnRstDn;                             ///< MACO Entry (ms): PWR_EN deassert to PERSTb assert      Min: 20ms
  UINT8                           TimePwrUpRstUp;                             ///< MACO Exit  (ms): PWR_EN assert to PERSTb deassert      Min: 20ms
  UINT8                           TimeRstUpMacoDn;                            ///< MACO Exit  (ms): PERSTb deassert to MACO_EN deassert   Min: 1ms
  UINT32                          PcdSetS0i3PmeTurnOffDelay;                  ///< S0i3 PmeTurnOff Delay Time: Copy from gEfiAmdAgesaPkgTokenSpaceGuid.PcdSetS0i3PmeTurnOffDelay
  UINT8                           DgpuSsidSvid;                               ///< Discrete GPU's SSID/SVID: Program Discrete GPU's SSID/SVID depends on HybridGraphics setting
  UINT8                           AtcsFunction9Support;                       ///< ATCS Function 9 Support  // Offset 0x1E5
  UINT8                           AtcsFunction9Buffer[7];                     ///< ATCS Function 9 Buffer   // Offset 0x1E6
  UINT8                           AtifFunction23Support;                      ///< ATIF Function 23 Support // Offset 0x1ED
  UINT8                           AtifFunction23Buffer[7];                    ///< ATIF Function 23 Buffer  // Offset 0x1EE
  UINT8                           TimePeRstToWakeL23;                         ///< EVAL_RST to LC_WAKE_FROM_L23 Time 1 ~ 30(ms)         // Offset 0x1F5
  UINT8                           TimeDlActToCfgAcc;                          ///< DL_ACTIVE to Config Access Delay Time 1 ~ 100(ms)    // Offset 0x1F6
  UINT8                           AtifNotifyCommandCode;                      ///< Atif Notify Command Code - 0 = 0x81 or 0xD0 ~ 0xD9   // Offset 0x1F7
  UINT8                           AtifFun21Support;                           ///< ATIF Function 21 Support - 0 = Disabled, 1 = Enabled // Offset 0x1F8
  UINT8                           AtifFun22Support;                           ///< ATIF Function 22 Support - 0: Disabled, 1: Target = Undefined, 2: Target = iGPU, 3: Target = dGPU
  UINT32                          AtifFun22Value;                             ///< ATIF Function 22 Value                               // Offset 0x1FA
  UINT8                           DgpuStartStopSupport;                       ///< CpmDgpuStartStopSupport        // Offset 0x1FE
  UINT64                          SmartMux_HID;                               ///< Smart Mux ACPI _HID String     // Offset 0x1FF
  UINT8                           SmartMuxMDMSupportLevel;                    ///< Smart Mux MDM Support Level    // Offset 0x207
  UINT8                           SmartMuxFirstConnectedGPU;                  ///< Smart Mux First Connected GPU  // Offset 0x208
  UINT8                           SmartMuxAcpiMethodLocation;                 ///< Smart Mux ACPI Method Location // Offset 0x209
} AMD_CPM_DISPLAY_FEATURE_TABLE;

/// Definition of CPM EC config
typedef union {
  UINT8                           Raw;                        ///< EC Config Value
  struct {                                                    ///<
    UINT8                         AcDcSwitchEn:1;             ///< AC/DC Switch Enable
    UINT8                         ColdBootCyclingEn:1;        ///< Cold Boot Cycling Enable
    UINT8                         S5PlusEn:1;                 ///< S5+ Support
    UINT8                         Reserved:5;                 ///< Reserved
  }                               Config;                     ///< Bitmap of EC Config
} AMD_CPM_EC_CONFIG;

/// EC Init Table
#define AMD_CPM_EC_INIT_TABLE_FORMAT_REVISION                 0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           AcTimer;                    ///< AC Timer in minute
  UINT8                           DcTimer;                    ///< DC Timer in minute
  UINT8                           OnTimer;                    ///< Power On Timer in second
} AMD_CPM_EC_INIT_TABLE;

/// TDP Limit Change Table
#define AMD_CPM_TDP_LIMIT_CHANGE_TABLE_FORMAT_REVISION        0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           SwSciBit;                   ///< Soft Sci Bit
  UINT8                           SwSmiId;                    ///< Command to trigger SW SMI
  UINT16                          SwSmiRegister;              ///< SW SMI Register
} AMD_CPM_TDP_LIMIT_CHANGE_TABLE;

/// SMI Check Tool Table
#define AMD_CPM_SMI_CHECK_TOOL_TABLE_FORMAT_REVISION          0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           SwSmiId;                    ///< Command to trigger SW SMI
  UINT16                          SwSmiRegister;              ///< SW SMI Register
} AMD_CPM_SMI_CHECK_TOOL_TABLE;

/// Local SMI Status
typedef struct {
  UINT8                           ApicId;                     ///< Core apic id
  UINT32                          LocalSmiStatus;             ///< SMMFEC4 Local SMI Status
} AMD_CPM_LOCAL_SMI_STATUS;

/// SMI Data
typedef struct {
  UINT32                          Signature;                        ///< Signature "$SCK"
  UINT8                           SmiCpuCnt;                        ///< Total number of cores
  AMD_CPM_LOCAL_SMI_STATUS        SmiSts[AMD_MAX_CPU_CORE_NUMBERS]; ///< X-Total number of cores. Holds "LocalSMIStatus" structure for each core.
} AMD_CPM_SMI_DATA;

/// Adaptive S4 Table
#define AMD_CPM_ADAPTIVE_S4_TABLE_FORMAT_REVISION             0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT8                           BufferType;                 ///< Buffer Type. 5: BIOS RAM. Other: Reserved.
  UINT8                           BufferOffset;               ///< Buffer Offset
  UINT8                           BufferSize;                 ///< Buffer Size
  UINT8                           EcRamOffset;                ///< Offset of EC RAM
} AMD_CPM_ADAPTIVE_S4_TABLE;

/// UCSI Port _PLD Information
typedef struct {
  UINT32                          UcsiPLD0;                   ///< _PLD DWORD 0
  UINT32                          UcsiPLD1;                   ///< _PLD DWORD 1
  UINT32                          UcsiPLD2;                   ///< _PLD DWORD 2
  UINT32                          UcsiPLD3;                   ///< _PLD DWORD 3
  UINT32                          UcsiPLD4;                   ///< _PLD DWORD 4
} AMD_UCSI_PLD_INFO;

/// UCSI Table
#define AMD_CPM_UCSI_TABLE_FORMAT_REVISION                    0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Table header
  UINT32                          EcUcsiLocation;             ///< EC UCSI Location.
                                                              ///<         0: EmbeddedControl.
                                                              ///<    others: System Memory Address
  UINT8                           EcVersionLocation;          ///< EC UCSI USB Type-C Interface Version Number Offset
  UINT8                           EcCciLocation;              ///< EC UCSI USB Type-C Command Status & Connector Change Indication Offset
  UINT8                           EcCtlLocation;              ///< EC UCSI USB Type-C Control Offset
  UINT8                           EcMgiLocation;              ///< EC UCSI USB Type-C Message In Offset
  UINT8                           EcMgoLocation;              ///< EC UCSI USB Type-C Message Out Offset
  UINT8                           EcUcsiCommand;              ///< EC UCSI Command
  UINT16                          EcUcsiCommandIo;            ///< EC UCSI Command IO Port
  UINT8                           EcUcsiQEvent;               ///< EC UCSI QEvent Number
  UINT8                           Reserved[48];               ///< Reserve for UCSI OPM ACPI OperationRegion CpmUcsiOperationRegion
  UINT8                           EcUcsiPortNumber;           ///< EC UCSI USB Type-C port number (2 or 3)
  AMD_UCSI_PLD_INFO               Port[UCSI_PORT_NUMBER];     ///< UCSI Port _PLD information
} AMD_CPM_UCSI_TABLE;

/// UCSI Tunnel Table
#define AMD_CPM_UCSI_TUNNEL_TABLE_FORMAT_REVISION             0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     /// < Table header
  UINT8                           Reserved[48];               /// < Reserve for UCSI OPM ACPI OperationRegion CpmUcsiOperationRegion
  UINT8                           UcsiPortNumber;             /// < UCSI TUNNEL USB Type-C port number (3 only)
  AMD_UCSI_PLD_INFO               Port[UCSI_PORT_NUMBER];     /// < UCSI TUNNEL Port _PLD information
} AMD_CPM_UCSI_TUNNEL_TABLE;

/// Platform Management Framework Table
typedef struct {
  UINT16                          Structure_Size;
  UINT8                           AC_Best_Performance_Limit;
  UINT32                          Fan_ID_AC_Best_Performance_Limit;
  UINT8                           AC_Better_Performance_Limit;
  UINT32                          Fan_ID_AC_Better_Performance_Limit;
  UINT8                           AC_Better_Battery_Limit;
  UINT32                          Fan_ID_AC_Better_Battery_Limit;
  UINT8                           DC_Best_Performance_Limit;
  UINT32                          Fan_ID_DC_Best_Performance_Limit;
  UINT8                           DC_Better_Performance_Limit;
  UINT32                          Fan_ID_DC_Better_Performance_Limit;
  UINT8                           DC_Better_Battery_Limit;
  UINT32                          Fan_ID_DC_Better_Battery_Limit;
  UINT8                           DC_Battery_Saver_Limit;
  UINT32                          Fan_ID_DC_Battery_Saver_Limit;
} AMD_CPM_APMF_FUNCTION_3_TABLE;

typedef struct {
  UINT16                          StructureSize;
  UINT32                          T_Balanced_to_Perf;
  UINT32                          T_Perf_to_Balanced;
  UINT32                          T_Quiet_to_Balanced;
  UINT32                          T_Balanced_to_Quiet;
  UINT32                          Pfloor_Perf;
  UINT32                          Pfloor_Balanced;
  UINT32                          Pfloor_Quiet;
  UINT32                          P_delta_Balanced_to_Perf;
  UINT32                          P_delta_Perf_to_Balanced;
  UINT32                          P_delta_Quiet_to_Balanced;
  UINT32                          P_delta_Balanced_to_Quiet;
  UINT8                           STT_SkinTempLimit_APU_Perf_on_Lap;
  UINT8                           STT_SkinTempLimit_HS2_Perf_on_Lap;
  UINT8                           STT_SkinTempLimit_APU_Perf;
  UINT8                           STT_SkinTempLimit_HS2_Perf;
  UINT8                           STT_SkinTempLimit_APU_Balanced;
  UINT8                           STT_SkinTempLimit_HS2_Balanced;
  UINT8                           STT_SkinTempLimit_APU_Quiet;
  UINT8                           STT_SkinTempLimit_HS2_Quiet;
  UINT32                          STTMinLimit_Perf_on_lap;
  UINT32                          STTMinLimit_Perf;
  UINT32                          STTMinLimit_Balanced;
  UINT32                          STTMinLimit_Quiet;
  UINT32                          FPPT_Perf_on_lap;
  UINT32                          SPPT_Perf_on_lap;
  UINT32                          SPL_Perf_on_lap;
  UINT32                          SPPT_APUOnly_Perf_on_Lap;
  UINT32                          FPPT_Perf;
  UINT32                          SPPT_Perf;
  UINT32                          SPL_Perf;
  UINT32                          SPPT_APUOnly_Perf;
  UINT32                          FPPT_Balanced;
  UINT32                          SPPT_Balanced;
  UINT32                          SPL_Balanced;
  UINT32                          SPPT_APUOnly_Balanced;
  UINT32                          FPPT_Quiet;
  UINT32                          SPPT_Quiet;
  UINT32                          SPL_Quiet;
  UINT32                          SPPT_APUOnly_Quiet;
  UINT32                          Fan_ID_Perf;
  UINT32                          Fan_ID_Balanced;
  UINT32                          Fan_ID_Quiet;
} AMD_CPM_APMF_FUNCTION_5_TABLE;

typedef struct {
  UINT16                          StructureSize;
  UINT8                           ConditionTemp_In_Bag_Policy;
  UINT8                           ConditionTemp_In_Bag_S4_Policy;
  UINT32                          FPPT_In_Bag_Policy;
  UINT32                          SPPT_In_Bag_Policy;
  UINT32                          SPPT_ApuOnly_In_Bag_Policy;
  UINT32                          SPL_In_Bag_Policy;
  UINT32                          STTMinLimit_In_Bag_Policy;
  UINT8                           STT_SkinTempLimit_APU_In_Bag_Policy;
  UINT8                           STT_SkinTempLimit_HS2_In_Bag_Policy;
  UINT32                          Fan_ID_In_Bag_Policy;
  UINT32                          FPPT_In_Bag_Exit_Policy;
  UINT32                          SPPT_In_Bag_Exit_Policy;
  UINT32                          SPPT_ApuOnly_In_Bag_Exit_Policy;
  UINT32                          SPL_In_Bag_Exit_Policy;
  UINT32                          STTMinLimit_In_Bag_Exit_Policy;
  UINT8                           STT_SkinTempLimit_APU_In_Bag_Exit_Policy;
  UINT8                           STT_SkinTempLimit_HS2_In_Bag_Exit_Policy;
} AMD_CPM_APMF_FUNCTION_6_TABLE;

typedef struct {
  UINT16                          StructureSize;
  UINT32                          fPPT_BestPerfAC;
  UINT32                          sPPT_BestPerfAC;
  UINT32                          sPPT_APUOnlyBestPerfAC;
  UINT32                          SPL_BestPerfAC;
  UINT32                          STTMinLimit_BestPerfAC;
  UINT8                           STT_SkinTempLimit_APU_BestPerfAC;
  UINT8                           STT_SkinTempLimit_HS2_BestPerfAC;
  UINT32                          Fan_ID_BestPerfAC;
  UINT32                          fPPT_BetterPerfAC;
  UINT32                          sPPT_BetterPerfAC;
  UINT32                          sPPT_APUOnlyBetterPerfAC;
  UINT32                          SPL_BetterPerfAC;
  UINT32                          STTMinLimit_BetterPerfAC;
  UINT8                           STT_SkinTempLimit_APU_BetterPerfAC;
  UINT8                           STT_SkinTempLimit_HS2_BetterPerfAC;
  UINT32                          Fan_ID_BetterPerfAC;
  UINT32                          fPPT_BetterBatteryAC;
  UINT32                          sPPT_BetterBatteryAC;
  UINT32                          sPPT_APUOnlyBetterBatteryAC;
  UINT32                          SPL_BetterBatteryAC;
  UINT32                          STTMinLimit_BetterBatteryAC;
  UINT8                           STT_SkinTempLimit_APU_BetterBatteryAC;
  UINT8                           STT_SkinTempLimit_HS2_BetterBatteryAC;
  UINT32                          Fan_ID_BetterBatteryAC;
  UINT32                          fPPT_BestPerfDC;
  UINT32                          sPPT_BestPerfDC;
  UINT32                          sPPT_APUOnlyBestPerfDC;
  UINT32                          SPL_BestPerfDC;
  UINT32                          STTMinLimit_BestPerfDC;
  UINT8                           STT_SkinTempLimit_APU_BestPerfDC;
  UINT8                           STT_SkinTempLimit_HS2_BestPerfDC;
  UINT32                          Fan_ID_BestPerfDC;
  UINT32                          fPPT_BetterPerfDC;
  UINT32                          sPPT_BetterPerfDC;
  UINT32                          sPPT_APUOnlyBetterPerfDC;
  UINT32                          SPL_BetterPerfDC;
  UINT32                          STTMinLimit_BetterPerfDC;
  UINT8                           STT_SkinTempLimit_APU_BetterPerfDC;
  UINT8                           STT_SkinTempLimit_HS2_BetterPerfDC;
  UINT32                          Fan_ID_BetterPerfDC;
  UINT32                          fPPT_BetterBatteryDC;
  UINT32                          sPPT_BetterBatteryDC;
  UINT32                          sPPT_APUOnlyBetterBatteryDC;
  UINT32                          SPL_BetterBatteryDC;
  UINT32                          STTMinLimit_BetterBatteryDC;
  UINT8                           STT_SkinTempLimit_APU_BetterBatteryDC;
  UINT8                           STT_SkinTempLimit_HS2_BetterBatteryDC;
  UINT32                          Fan_ID_BetterBatteryDC;
  UINT32                          fPPT_BatterySaverDC;
  UINT32                          sPPT_BatterySaverDC;
  UINT32                          sPPT_APUOnlyBetterBatterySaverDC;
  UINT32                          SPL_BatterySaverDC;
  UINT32                          STTMinLimit_BatterySaverDC;
  UINT8                           STT_SkinTempLimit_APU_BatterySaverDC;
  UINT8                           STT_SkinTempLimit_HS2_BatterySaverDC;
  UINT32                          Fan_ID_BatterySaverDC;
} AMD_CPM_APMF_FUNCTION_9_TABLE;

typedef struct {
  UINT16                          StructureSize;
  UINT16                          Flags;
  UINT32                          T_Perf_to_Turbo;
  UINT32                          T_Balanced_to_Perf;
  UINT32                          T_Quiet_to_Balanced;
  UINT32                          T_Balanced_to_Quiet;
  UINT32                          T_Perf_to_Balanced;
  UINT32                          T_Turbo_to_Perf;
  UINT32                          Pfloor_Turbo;
  UINT32                          FPPT_Turbo;
  UINT32                          SPPT_Turbo;
  UINT32                          SPPT_APUOnly_Turbo;
  UINT32                          SPL_Turbo;
  UINT32                          STT_MinLimit_Turbo;
  UINT8                           STT_SkinTempAPU_Turbo;
  UINT8                           STT_SkinTempHS2_Turbo;
  UINT32                          Fan_ID_Turbo;
  UINT32                          Pfloor_Performance;
  UINT32                          FPPT_Performance;
  UINT32                          SPPT_Performance;
  UINT32                          SPPT_APUOnly_Performance;
  UINT32                          SPL_Performance;
  UINT32                          STT_MinLimit_Performance;
  UINT8                           STT_SkinTempAPU_Performance;
  UINT8                           STT_SkinTempHS2_Performance;
  UINT32                          Fan_ID_Performance;
  UINT32                          Pfloor_Balanced;
  UINT32                          FPPT_Balanced;
  UINT32                          SPPT_Balanced;
  UINT32                          SPPT_APUOnly_Balanced;
  UINT32                          SPL_Balanced;
  UINT32                          STT_MinLimit_Balanced;
  UINT8                           STT_SkinTempAPU_Balanced;
  UINT8                           STT_SkinTempHS2_Balanced;
  UINT32                          Fan_ID_Balanced;
  UINT32                          Pfloor_Quiet;
  UINT32                          FPPT_Quiet;
  UINT32                          SPPT_Quiet;
  UINT32                          SPPT_APUOnly_Quiet;
  UINT32                          SPL_Quiet;
  UINT32                          STT_MinLimit_Quiet;
  UINT8                           STT_SkinTempAPU_Quiet;
  UINT8                           STT_SkinTempHS2_Quiet;
  UINT32                          Fan_ID_Quiet;
} AMD_CPM_APMF_FUNCTION_11_TABLE;

typedef struct {
  UINT16                          StructureSize;
  UINT16                          Flags;
  UINT32                          T_Perf_to_Turbo;
  UINT32                          T_Balanced_to_Perf;
  UINT32                          T_Quiet_to_Balanced;
  UINT32                          T_Balanced_to_Quiet;
  UINT32                          T_Perf_to_Balanced;
  UINT32                          T_Turbo_to_Perf;
  UINT32                          Pfloor_Turbo;
  UINT32                          FPPT_Turbo;
  UINT32                          SPPT_Turbo;
  UINT32                          SPPT_APUOnly_Turbo;
  UINT32                          SPL_Turbo;
  UINT32                          STT_MinLimit_Turbo;
  UINT8                           STT_SkinTempAPU_Turbo;
  UINT8                           STT_SkinTempHS2_Turbo;
  UINT32                          Fan_ID_Turbo;
  UINT32                          Pfloor_Performance;
  UINT32                          FPPT_Performance;
  UINT32                          SPPT_Performance;
  UINT32                          SPPT_APUOnly_Performance;
  UINT32                          SPL_Performance;
  UINT32                          STT_MinLimit_Performance;
  UINT8                           STT_SkinTempAPU_Performance;
  UINT8                           STT_SkinTempHS2_Performance;
  UINT32                          Fan_ID_Performance;
  UINT32                          Pfloor_Balanced;
  UINT32                          FPPT_Balanced;
  UINT32                          SPPT_Balanced;
  UINT32                          SPPT_APUOnly_Balanced;
  UINT32                          SPL_Balanced;
  UINT32                          STT_MinLimit_Balanced;
  UINT8                           STT_SkinTempAPU_Balanced;
  UINT8                           STT_SkinTempHS2_Balanced;
  UINT32                          Fan_ID_Balanced;
  UINT32                          Pfloor_Quiet;
  UINT32                          FPPT_Quiet;
  UINT32                          SPPT_Quiet;
  UINT32                          SPPT_APUOnly_Quiet;
  UINT32                          SPL_Quiet;
  UINT32                          STT_MinLimit_Quiet;
  UINT8                           STT_SkinTempAPU_Quiet;
  UINT8                           STT_SkinTempHS2_Quiet;
  UINT32                          Fan_ID_Quiet;
} AMD_CPM_APMF_FUNCTION_12_TABLE;

typedef struct {
  UINT16                          StructureSize;
  UINT32                          T_Balanced_to_Perf;
  UINT32                          T_Perf_to_Balanced;
  UINT32                          T_Quiet_to_Balanced;
  UINT32                          T_Balanced_to_Quiet;
  UINT32                          Pfloor_Perf;
  UINT32                          Pfloor_Balanced;
  UINT32                          Pfloor_Quiet;
  UINT32                          P_delta_Balanced_to_Perf;
  UINT32                          P_delta_Perf_to_Balanced;
  UINT32                          P_delta_Quiet_to_Balanced;
  UINT32                          P_delta_Balanced_to_Quiet;
  UINT8                           STT_SkinTempLimit_APU_Perf_on_Lap;
  UINT8                           STT_SkinTempLimit_HS2_Perf_on_Lap;
  UINT8                           STT_SkinTempLimit_APU_Perf;
  UINT8                           STT_SkinTempLimit_HS2_Perf;
  UINT8                           STT_SkinTempLimit_APU_Balanced;
  UINT8                           STT_SkinTempLimit_HS2_Balanced;
  UINT8                           STT_SkinTempLimit_APU_Quiet;
  UINT8                           STT_SkinTempLimit_HS2_Quiet;
  UINT32                          STTMinLimit_Perf_on_lap;
  UINT32                          STTMinLimit_Perf;
  UINT32                          STTMinLimit_Balanced;
  UINT32                          STTMinLimit_Quiet;
  UINT32                          FPPT_Perf_on_lap;
  UINT32                          SPPT_Perf_on_lap;
  UINT32                          SPL_Perf_on_lap;
  UINT32                          SPPT_APUOnly_Perf_on_Lap;
  UINT32                          FPPT_Perf;
  UINT32                          SPPT_Perf;
  UINT32                          SPL_Perf;
  UINT32                          SPPT_APUOnly_Perf;
  UINT32                          FPPT_Balanced;
  UINT32                          SPPT_Balanced;
  UINT32                          SPL_Balanced;
  UINT32                          SPPT_APUOnly_Balanced;
  UINT32                          FPPT_Quiet;
  UINT32                          SPPT_Quiet;
  UINT32                          SPL_Quiet;
  UINT32                          SPPT_APUOnly_Quiet;
  UINT32                          Fan_ID_Perf;
  UINT32                          Fan_ID_Balanced;
  UINT32                          Fan_ID_Quiet;
} AMD_CPM_APMF_FUNCTION_13_TABLE;

#define AMD_CPM_PMF_TABLE_FORMAT_REVISION                     0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                                    ///< Table header
  UINT32                          SupportedNotificationsMask;                ///< Supported Notifications Mask
                                                                             ///<         Bit 0: Reserved (must be zero). // Get System Parameters
                                                                             ///<         Bit 1: Reserved (must be zero). // Get System BIOS Requests
                                                                             ///<         Bit 2: DYTC Event Notification is supported
                                                                             ///<         Bits 31-3: Reserved (must be zero)
  UINT32                          SupportedFunctionsBitVector;               ///< Supported Functions Bit Vector
                                                                             ///<         Bit 0: Function 1 (Get System Parameters) is supported
                                                                             ///<         Bit 1: Function 2(Get System BIOS Requests) is supported
                                                                             ///<         Bit 2: Function 3(Get Static Power Slider Data) is supported
                                                                             ///<         Bit 3: Function 4(Get Dynamic Power Slider Data) is supported
                                                                             ///<         Bit 4: Function 5(Get Auto Mode Defaults) is supported
                                                                             ///<         Bit 5: Function 6(Get In Bag Policy Data) is supported
                                                                             ///<         Bit 6: Function 7(Set Fan Table Index) is supported
                                                                             ///<         Bit 7: Function 8(OS Power Slider Update) is supported
  UINT8                           PmfNotifyCommandCode;                      ///< Indicates that Notify (PMF, n) is used as a general-purpose notification
                                                                             ///<         Default: 0x81
                                                                             ///<         Custom: 0xD0 to 0xD9
                                                                             ///<         Others: Not Supported
  UINT32                          HeartbeatTimeInterval;                     ///< Time interval in seconds for PMF to send heartbeat signal to BIOS.
                                                                             ///<     If 0 is set, PMF driver will not send heartbeat to BIOS.
                                                                             ///<         Custom: 0xD0 to 0xD9
  AMD_CPM_APMF_FUNCTION_3_TABLE   ApmfFn3Settings;                           ///< APMF function 3 Get Static Power Slider Data settings
  AMD_CPM_APMF_FUNCTION_5_TABLE   ApmfFn5Settings;                           ///< APMF function 5 Get Auto Mode Defaults settings.
  AMD_CPM_APMF_FUNCTION_6_TABLE   ApmfFn6Settings;                           ///< APMF function 6 Get In Bag Policy Data
  AMD_CPM_APMF_FUNCTION_9_TABLE   ApmfFn9Settings;                           ///< APMF function 9 Get Fine Grain Static Power slider settings.
  AMD_CPM_APMF_FUNCTION_11_TABLE  ApmfFn11Settings;                          ///< APMF function 11 Get Fine Grain Dynamic Power Slider Data - AC
  AMD_CPM_APMF_FUNCTION_12_TABLE  ApmfFn12Settings;                          ///< APMF function 12 Get Fine Grain Dynamic Power Slider Data - DC
  AMD_CPM_APMF_FUNCTION_13_TABLE  ApmfFn13Settings;                          ///< APMF function 13 Get Auto Mode Defaults - DC
  UINT32                          NotifySbiosHeartbeatAcpiMethodObjName;     ///< The OEM defined ACPI method name under \_SB for PMF heartbeat
                                                                             ///<     This function will be invoked when AMDPMF driver needs to send heartbeat signal to System BIOS.
                                                                             ///<     Default time interval is defined in Function 2.
                                                                             ///<     If time interval is set to 0, PMF driver will not invoke this function.
  UINT32                          SetFanTableIndexAcpiMethodObjName;         ///< The OEM defined ACPI method name under \_SB for changing FAN table to EC.
                                                                             ///<     CPM will call to this method for Setting Fan Table Index.
                                                                             ///<         Arg0: FanControlMode
                                                                             ///<               0=Auto; 1=Manual
                                                                             ///<         Arg1: FanControlIndex
                                                                             ///<               Range 0-7
  UINT32                          SliderEventNotificationAcpiMethodObjName;  ///< The OEM defined ACPI method name under \_SB for getting Slider Event Notification.
                                                                             ///<     CPM will call to this method for Slider Event Notification.
                                                                             ///<         Arg0: Slider Event Notification
                                                                             ///<               Bit 0: DC Best Performance position
                                                                             ///<               Bit 1: DC Better Performance position
                                                                             ///<               Bit 2: DC Better Battery position
                                                                             ///<               Bit 3: DC Battery Saver position
                                                                             ///<               Bit 4: AC Best Performance position
                                                                             ///<               Bit 5: AC Better Performance position
                                                                             ///<               Bit 6: AC Better Battery position
  UINT32                          NotifyInBagPolicyUpdateAcpiMethodObjName;  ///< The OEM defined ACPI method name under \_SB for in Bag Policy Update.
                                                                             ///<     CPM will call to this method for in Bag Policy Update.
                                                                             ///<         Arg0: Policy Mask
                                                                             ///<               Bit 0: In Bag Policy
  UINT32                          NotifySmartPcSolutoinUpdateAcpiMethodObjName;  ///< The OEM defined ACPI method name under \_SB for notifying Smart PC Solution Updates.
                                                                                 ///<     CPM will call to this method for notifying Smart PC Solution Updates.
                                                                                 ///<         Arg0: Pending requests Bits
                                                                                 ///<               Bit 0: If bit 0 is set: Custom BIOS output1 is triggered.
                                                                                 ///<               Bit 1: If bit 1 is set: Custom BIOS output2 is triggered..
                                                                                 ///<         Arg1: Provide a customized output to BIOS from PMF smart policies.
                                                                                 ///<         Arg2: Provide a customized output to BIOS from PMF smart policies.
} AMD_CPM_PMF_TABLE;

/// AMD CPM Main Table
#define AMD_CPM_MAIN_TABLE_FORMAT_REVISION                    0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER     Header;                     ///< Offset 0x00 Table header
  UINT8                           PlatformName[32];           ///< Offset 0x10 Platform name
  UINT8                           BiosType;                   ///< Offset 0x30 BIOS type
  UINT16                          CurrentPlatformId;          ///< Offset 0x31 Current Platform Id
  UINT32                          PcieMemIoBaseAddr;          ///< Offset 0x33 PcieMemIoBaseAddr
  UINT32                          AcpiMemIoBaseAddr;          ///< Offset 0x37 AcpiMemIoBaseAddr
  AMD_CPM_POINTER                 Service;                    ///< Offset 0x3B Reserved for internal use
  AMD_CPM_POINTER                 TableInRomList;             ///< Offset 0x43 Reserved for internal use
  AMD_CPM_POINTER                 TableInRamList;             ///< Offset 0x4B Reserved for internal use
  AMD_CPM_POINTER                 TableInHobList;             ///< Offset 0x53 Reserved for internal use
  AMD_CPM_POINTER                 HobTablePtr;                ///< Offset 0x5B Reserved for internal use
  AMD_CPM_DISPLAY_FEATURE_CONFIG  DisplayFeature;             ///< Offset 0x63 Display feature config
  UINT8                           ZeroPowerOddEn;             ///< Offset 0x67 ZeroPowerOdd Config. BIT0: ZeroPowerOddEn.
                                                              ///<                                  BIT1: OddHotplugEn.
                                                              ///<                                  BIT2: SystemBootWithPS0.
                                                              ///<                                  BIT3: Enable _PRW
                                                              ///<                                  BIT4: Enable port reset workaround
  UINT8                           AcpiThermalFanEn;           ///< Offset 0x68 ACPI thermal fan config
  UINT8                           ExtClkGen;                  ///< Offset 0x69 External ClkGen Config. 0x00~0x7F
  UINT8                           UnusedGppClkOffEn;          ///< Offset 0x6A Config to turn off unused GPP clock
  UINT8                           AdaptiveS4En;               ///< Offset 0x6B Adaptive S4 Config. 0: Disable. 1: Enable EC Method. 2: Enable RTC Method.
  UINT8                           WirelessButtonEn;           ///< Offset 0x6C Wireless Button Config. 0: Disable. 1: Radio Off. 2: Power Off. 3: HID based
  AMD_CPM_EC_CONFIG               Ec;                         ///< Offset 0x6D External EC config
  UINT8                           TdpLimitChangeEn;           ///< Offset 0x6E TdpLimitChangeEn
  UINT8                           SmiCheckToolEn;             ///< Offset 0x6F SmiCheckToolEn
  UINT8                           LpcUartEn;                  ///< Offset 0x70 LpcUartEn
  UINT8                           ProchotEn;                  ///< Offset 0x71 ProchotEn
  UINT32                          PtBrMemIoBaseAddr;          ///< Offset 0x72 PtBrMemIoBaseAddr
  UINT8                           KbcSupport;                 ///< Offset 0x76 KbcSupport
  UINT8                           EcSupport;                  ///< Offset 0x77 EcSupport
  UINT8                           UcsiEn;                     ///< Offset 0x78 UCSI Support. 0: Disable. 1: Enable.
  UINT8                           ModernStandbyEn;            ///< Offset 0x79 Modern Standby Support. 0: Disable. 1: Enable.
  UINT8                           SensorFusionEn;             ///< Offset 0x7A SensorFusion Support. 0: Disable. 1: Enable.
  UINT8                           AcpPowerGatingEn;           ///< Offset 0x7B AcpPowerGating Support. 0: Disable. 1: Enable.
  UINT16                          SmbusIoBaseAddr;            ///< Offset 0x7C Smbus IO base address.
  UINT16                          SwSmiPort;                  ///< Offset 0x7E AcpiSmiCmd
  UINT8                           AcpClockGatingEn;           ///< Offset 0x80 AcpClockGatingEn Support. 0: Disable. 1: Enable.
  UINT8                           BxbBusNumDetEn;             ///< Offset 0x81 Bixby Upstream Bridge Bus Number Detection. 0: Disable. non-zero: Enable.
  UINT8                           CpmCpuRevisionId;           ///< Offset 0x82 CPM CPU Revision Id.
  UINT32                          PcdGetRVFamilyOPN;          ///< Offset 0x83 Copy from PCD gEfiAmdAgesaPkgTokenSpaceGuid.PcdGetRVFamilyOPN
  UINT16                          AcpiPmTimerIoAddr;          ///< Offset 0x87 ACPI PM Timer IO Address.
  UINT32                          BxbOriginalBusNum;          ///< Offset 0x89 BxbOriginalBusNum
  UINT32                          BxbBrMmioBaseAddr;          ///< Offset 0x8D BxbBrMmioBaseAddr
  UINT16                          ProcessorAggregatorDevice;  ///< Offset 0x91 ProcessorAggregatorDevice
} AMD_CPM_MAIN_TABLE;

/// Item of sync function item
typedef struct {
  UINT32                                 SyncId;                  ///< SyncId
  UINT8                                  Reserved[4];             ///< Reserved
  AMD_CPM_SYNC_SMM_CPM_TABLE_CALLBACK_FN SyncFunc;                ///< Pointer of sync function
} AMD_CPM_SYNC_FUNCTION_ITEM;

typedef struct {
  UINT32                                 Number;                                     ///< Sync Func List Count
  UINT8                                  Reserved[4];
  AMD_CPM_SYNC_FUNCTION_ITEM             Item[AMD_SMM_SYNC_FUNC_LIST_ITEM_SIZE];  ///< Sync Func List
} AMD_CPM_SYNC_FUNCTION_LIST;

/// AMD CPM SMM Main Table
#define AMD_CPM_SMM_MAIN_TABLE_FORMAT_REVISION              0
typedef struct {
  AMD_CPM_TABLE_COMMON_HEADER            Header;                   ///< Offset 0x00 Table header
  UINT8                                  SmmReadyToLock;           ///< SmmReadyToLock
  UINT8                                  Reserved[7];              ///< Reserved
  AMD_CPM_SYNC_FUNCTION_LIST             SyncFuncList;             ///< Sync func list
  AMD_CPM_TABLE_LIST                     RuntimeCpmTableList;      ///< Runtime CPM table list
  AMD_CPM_TABLE_LIST                     SmmTempCpmTableList;      ///< Temp SMM CPM table list, to aovid TOU/TOC attack
} AMD_CPM_SMM_MAIN_TABLE;

/// Header of CPM Hob table
typedef struct {
  AMD_CPM_POINTER                 HeaderPtr;                  ///< Table header
  AMD_CPM_POINTER                 MainTablePtr;               ///< Pointer of CPM main table
  UINT32                          Revision;                   ///< CPM Revision
  UINT32                          BufferItem;                 ///< Available Table Number
  UINT32                          BufferOffset;               ///< Offset of Available Buffer
  UINT32                          BufferSize;                 ///< Size of Available Table
} AMD_CPM_HOB_HEADER;

/// Structure of PCI PFA
typedef union {
  UINT16                          Raw;                        ///< PCI Pfa value
  struct {                                                    ///<
    UINT8                         Function:3;                 ///< PCI Function Number
    UINT8                         Device:5;                   ///< PCI Device Number
    UINT8                         Bus;                        ///< PCI Bus Number
  }                               Pfa;                        ///< PCI Pfa
} AMD_CPM_PCI_PFA;

/// Structure for Graphic Bridge Prefetchable Memory Register
typedef struct {
  UINT32                          BridgeCommand;              ///< Bridge Command Register
  UINT32                          BusNumberReg;               ///< Bus Number Register
  UINT32                          BridgeNonPrefetchable;      ///< Non-Prefetchable MMIO Register
  UINT32                          LimitBaseLowReg;            ///< Limit and Base Register
  UINT32                          BaseHighReg;                ///< Base High Register
  UINT32                          LimitHighReg;               ///< Limit High Register
} AMD_CPM_PCI_BPMEM;

/// Structure for Graphic Device Prefetchable Memory Register
typedef struct {
  UINT32                          DeviceIdReg;                ///< Device Id Register
  UINT32                          DeviceCommand;              ///< Device Command Register
  UINT32                          DoorbellLowReg;             ///< Doorbell Low Register
  UINT32                          DoorbellHighReg;            ///< Doorbell High Register
  UINT32                          DeviceNonPrefetchable;      ///< Non-Prefetchable MMIO Register
} AMD_CPM_PCI_DPMEM;

/// CPM NV Data Table
typedef struct {
  UINT32                          CpmVersion;                       ///< CPM Revision
  UINT32                          CpmPcieMmioBaseAddr;              ///< PcieMmioBaseAddress
  UINT32                          CpmAcpiMmioBaseAddr;              ///< AcpiMmioBaseAddress
  UINT8                           CpmSbChipId;                      ///< SbChipId
  UINT8                           CpmSbStrap;                       ///< SbStrap
  UINT8                           CpmChipId[2];                     ///< ChipId
  UINT8                           CpmEcRamGpioBaseOffset;           ///< EcRamGpioBaseOffset
  UINT16                          CpmSwSmiPort;                     ///< SwSmiPort
  UINT8                           CpmSwSmiCmdSetAutoUmaMode;        ///< SwSmiCmd to set Auto UMA Allocation
  UINT32                          CpmUmaSize;                       ///< UMA Size

  UINT32                          CpmDisplayFeatureConfig;          ///< DisplayFeatureConfig
  UINT16                          CpmiGpuP2pBridgePfa;              ///< iGpuP2pBridgePfa
  UINT16                          CpmiGpuP2pDevicePfa;              ///< iGpuP2pDevicePfa
  UINT16                          CpmdGpuP2pBridgePfa;              ///< dGpuP2pBridgePfa
  UINT16                          CpmdGpuP2pDevicePfa;              ///< dGpuP2pDevicePfa
  UINT8                           CpmdGpuAspmLxEnable;              ///< dGpuAspmLxEnable
  UINT8                           CpmdGpuAudioDisable;              ///< dGpuAudioDisable

  UINT32                          CpmAtpxSupportedFunctionMask;     ///< AtpxSupportedFunctionMask
  UINT32                          CpmAtpxFlags;                     ///< AtpxFlags
  UINT32                          CpmAtcsSupportedFunctionMask;     ///< AtcsSupportedFunctionMask;
  UINT32                          CpmAtifSupportedNotificationMask; ///< AtifSupportedNotificationMask
  UINT32                          CpmAtifFunctionBitVector;         ///< AtifFunctionBitVector
  UINT32                          CpmAtifFlags;                     ///< AtifFlags
  UINT8                           CpmAtifDeviceListBuffer[28];      ///< AtifDeviceListBuffer
  UINT32                          CpmAtrmRomSize;                   ///< VBIOS image size
  // offset 0x5E
  UINT8                           CpmAtrmRomImage[0x10000];         ///< VBIOS image
  // offset 0x1005E
  UINT64                          CpmSmiCheckCheckToolData;         ///< Smi Check Tool Data Pointer
  // offset 0x10066
  UINT32                          CpmUcsiOPMData;                   ///< UCSI OPM Data Structures Memory Location
  UINT32                          CpmUcsiEcUcsiLocation;            ///< UCSI EC UCSI Location. // 0: EmbeddedControl. others: System Memory Address
  UINT32                          CpmUcsiEcVersionLocation;         ///< UCSI EC UCSI USB Type-C Interface Version Number Offset
  UINT32                          CpmUcsiEcCciLocation;             ///< UCSI EC UCSI USB Type-C Command Status & Connector Change Indication Offset
  UINT32                          CpmUcsiEcCtlLocation;             ///< UCSI EC UCSI USB Type-C Control Offset
  UINT32                          CpmUcsiEcMgiLocation;             ///< UCSI EC UCSI USB Type-C Message In Offset
  UINT32                          CpmUcsiEcMgoLocation;             ///< UCSI EC UCSI USB Type-C Message Out Offset
  UINT16                          CpmUcsiEcCommandIo;               ///< UCSI EC Command IO Port
  UINT8                           CpmUcsiEcUcsiCommand;             ///< UCSI EC UCSI Command
  // offset 0x10085
  UINT32                          CpmMainTable;                     ///< Offset of AMD_CPM_MAIN_TABLE
  UINT32                          CpmDeviceDetectionTable;          ///< Offset of AMD_CPM_GPIO_DEVICE_DETECTION_TABLE
  UINT32                          CpmDeviceResetTable;              ///< Offset of AMD_CPM_GPIO_DEVICE_RESET_TABLE
  UINT32                          CpmDevicePowerTable;              ///< Offset of AMD_CPM_GPIO_DEVICE_POWER_TABLE
  UINT32                          CpmWirelessButtonTable;           ///< Offset of AMD_CPM_WIRELESS_BUTTON_TABLE
  UINT32                          CpmSaveContextTable;              ///< Offset of AMD_CPM_SAVE_CONTEXT_TABLE
  UINT32                          CpmExpressCardTable;              ///< Offset of AMD_CPM_EXPRESS_CARD_TABLE
  UINT32                          CpmDisplayFeatureTable;           ///< Offset of AMD_CPM_DISPLAY_FEATURE_TABLE
  UINT32                          CpmZeroPowerOddTable;             ///< Offset of AMD_CPM_ZERO_POWER_ODD_TABLE
  UINT32                          CpmAdaptiveS4Table;               ///< Offset of AMD_CPM_ADAPTIVE_S4_TABLE
  UINT32                          CpmAcpiThermalFanTable;           ///< Offset of AMD_CPM_ACPI_THERMAL_FAN_TABLE
  UINT32                          CpmPcieClockTable;                ///< offset of AMD_CPM_PCIE_CLOCK_TABLE
  UINT32                          CpmOtherHotplugCardTable;         ///< offset of AMD_CPM_OTHER_HOTPLUG_CARD_TABLE
  UINT32                          CpmCoreTopologyTable;             ///< offset of AMD_CPM_CORE_TOPOLOGY_TABLE
  UINT32                          CpmUcsiTable;                     ///< Offset of AMD_CPM_UCSI_TABLE
  UINT32                          CpmLowPowerEthernetTable;         ///< offset of AMD_CPM_LOW_POWER_ETHERNET_TABLE
  UINT32                          CpmWirelessLanRecoveryTable;      ///< offset of AMD_CPM_WIRELESS_LAN_RECOVERY_TABLE
  UINT32                          CpmThunderboltTable;              ///< offset of AMD_CPM_THUNDERBOLT_TABLE
  UINT16                          CpmSmbusIoBaseAddr;               ///< Smbus IO base address.
  // offset 0x100CF
  UINT8                           CpmAtcsFunction9Buffer[9];        ///< CpmAtcsFunction9Buffer[9]
  // offset 0x100D8
  UINT32                          CpmDebugPrintSerialAddr;          ///< (UINT32) PcdGet64 (PcdAmdIdsDebugPrintSerialPort)
  UINT16                          CpmUartDivisor;                   ///< (UINT16) (PcdGet32 (PcdAmdIdsUartClock) / (PcdGet32 (PcdAmdIdsUartBaudRate) * 16))
  UINT8                           CpmUartLineControl;               ///< PcdAmdIdsUartLineControl
  UINT8                           CpmUartFifoControl;               ///< PcdAmdIdsUartFifoControl
  UINT8                           CpmUartHwFlowControl;             ///< PcdAmdIdsDebugPrintSerialPortHardwareFlowControl
  UINT8                           CpmAtifFunction23Buffer[9];       ///< CpmAtifFunction23Buffer[9]
  UINT32                          CpmNvmeRtd3Table;                 ///< offset of AMD_CPM_NVME_RTD3_TABLE
  UINT8                           CpmSwSmiCmdSetUmaSizeId;          ///< SwSmiCmd to set UMA size ID
  // offset 0x100EE
  UINT32                          CpmUcsiTunnelTable;               ///< Offset of AMD_CPM_UCSI_TUNNEL_TABLE
  UINT32                          CpmIoExpanderAcpiEventTable;      ///< Offset of AMD_CPM_IO_EXPANDER_ACPI_EVENT_TABLE
  UINT8                           CpmAtifFun21ReturnTable[16];      ///< AtifFun21ReturnTable
} AMD_CPM_NV_DATA_STRUCT;

/// Structure for Display Feature Private Data
typedef struct {
  VOID                            *DisplayFeatureTablePtr;          ///< Pointer of Display Feature Table
  VOID                            *DevicePathTablePtr;              ///< Pointer of Device Path Table
  VOID                            *SpecificSsidTablePtr;            ///< Pointer of Specific SSID Table
  VOID                            *RebrandDualGraphicsSsidTablePtr; ///< Pointer of Rebrand Dual Graphics SSID Table
  AMD_CPM_DISPLAY_FEATURE_SUPPORT CurrentFeature;                   ///< Current Display Feature Support
  AMD_CPM_PCI_PFA                 GfxBridgePfa[3];                  ///< GfxBridgePfa. [0]: iGpu Pfa. [1]: dGpu Pfa [2]: dGpu Pfa
  AMD_CPM_PCI_PFA                 GfxDevicePfa[3];                  ///< GfxDevicePfa. [0]: iGpu Pfa. [1]: dGpu Pfa [2]: dGpu Pfa
  AMD_CPM_PCI_BPMEM               GfxBridgePMem[3];                 ///< GfxBridgePMem [0]: iGpu Pfa. [1]: dGpu Pfa [2]: dGpu Pfa
  AMD_CPM_PCI_BPMEM               GfxBridgeUpSt[3];                 ///< GfxBridgeUpSt [0]: iGpu Pfa. [1]: dGpu Pfa [2]: dGpu Pfa
  AMD_CPM_PCI_BPMEM               GfxBridgeDnSt[3];                 ///< GfxBridgeDnSt [0]: iGpu Pfa. [1]: dGpu Pfa [2]: dGpu Pfa
  AMD_CPM_PCI_DPMEM               GfxDevicePMem[3];                 ///< GfxDevicePMem [0]: iGpu Pfa. [1]: dGpu Pfa [2]: dGpu Pfa
  UINT32                          VBiosImage;                       ///< VBIOS Image Address
  UINT32                          VBiosImageSize;                   ///< VBIOS Image Size
  BOOLEAN                         VBiosFlag;                        ///< VBIOS Flag. [TRUE]: VBIOS Rom is present. [FALSE]: VBIOS Rom is not present.
  UINT32                          Ssid;                             ///< SSID for GPU
  UINT32                          Ssid2;                            ///< SSID for DGPU in when rebrand dual graphics is enabled
} CPM_DISPLAY_FEATURE_PRIVATE;

/// Structure for FCH Strap Data
typedef struct {
  UINT32                          ImcEnable:1;                ///< Imc status. 0: Disable, 1: Enable
  UINT32                          InternalClock:1;            ///< Internal clock status. 0: 25Mhz crystal clock, 1: 100Mhz PCI-E clock
  UINT32                          S5PlusSupport:1;            ///< S5+ support. 0: not support. 1: support.
} AMD_CPM_STRAP_SETTING;

/// Convert from PCIe device and function number to ASL name
typedef struct {
  UINT8                           PcieRevision;               ///< PCIe bridge revision
  UINT8                           Device;                     ///< Device number of PCIe bridge
  UINT8                           Function;                   ///< Function number of PCIe bridge
  UINT8                           NameId;                     ///< ASL name id of PCIe bridge
  UINT32                          Name;                       ///< ASL name of PCIe bridge
} PCIE_BRIDGE_NAME;

/// Structure for CPU revision
typedef struct {
  UINT32                          Mask;                       ///< CPU Id Mask
  UINT32                          Value;                      ///< Value
  UINT8                           CpuRevision;                ///< Cpu Revision
  UINT8                           PcieRevision;               ///< PCIe bridge revision
} CPU_REVISION_ITEM;

/// Structure for Chip Id
typedef struct {
  UINT8                           Cpu;                        ///< CPU/APU Chip Id
  UINT8                           Sb;                         ///< SB Chip Id
  UINT8                           Reserved[6];                ///<
} AMD_CPM_CHIP_ID;

/// Structure for FCH I2C Config
typedef struct {
  UINT8            SclPin;                       ///< Clock pin
  UINT8            SdaPin;                       ///< Data pin
  UINT8            Function;                     ///< IoMux
  UINT32           AoacAddress;                  ///< AoAc base Address
  UINT32           IoBar;                        ///< IO base Address
} AMD_CPM_FCH_I2C_CONFIG;
#pragma pack (pop)

#endif
