// Seed: 1135771755
module module_0 (
    input wor id_0,
    input wor id_1
);
  reg id_3;
  always @({1'h0,
    id_1
  }, posedge 1 - 1)
  begin : LABEL_0
    if (~id_0)
      fork
        id_3 <= 1'b0;
        id_3 <= 1;
      join
  end
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    output wor id_8
);
  wire id_10;
  wire id_11;
  always @(posedge 1'b0 or id_11);
  wire id_12;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wor id_13 = 1;
endmodule
