digraph "CFG for '_Z15vector_erfc_inviPKfiiPfii' function" {
	label="CFG for '_Z15vector_erfc_inviPKfiiPfii' function";

	Node0x5714df0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %184\l|{<s0>T|<s1>F}}"];
	Node0x5714df0:s0 -> Node0x5716d20;
	Node0x5714df0:s1 -> Node0x5716db0;
	Node0x5716d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %16, %3\l  %20 = add nsw i32 %19, %2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = fcmp ogt float %23, 6.250000e-01\l  br i1 %24, label %25, label %104\l|{<s0>T|<s1>F}}"];
	Node0x5716d20:s0 -> Node0x5718400;
	Node0x5716d20:s1 -> Node0x5718490;
	Node0x5718400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%25:\l25:                                               \l  %26 = fsub float 1.000000e+00, %23\l  %27 = tail call float @llvm.fabs.f32(float %26)\l  %28 = fcmp olt float %27, 3.750000e-01\l  br i1 %28, label %29, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5718400:s0 -> Node0x57188f0;
	Node0x5718400:s1 -> Node0x5718980;
	Node0x57188f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%29:\l29:                                               \l  %30 = fmul float %26, %26\l  %31 = tail call float @llvm.fmuladd.f32(float %30, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %32 = tail call float @llvm.fmuladd.f32(float %30, float %31, float\l... 0x3FB65B0B40000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %30, float %32, float\l... 0x3FB5581AE0000000)\l  %34 = tail call float @llvm.fmuladd.f32(float %30, float %33, float\l... 0x3FC05AA560000000)\l  %35 = tail call float @llvm.fmuladd.f32(float %30, float %34, float\l... 0x3FCDB27480000000)\l  %36 = tail call float @llvm.fmuladd.f32(float %30, float %35, float\l... 0x3FEC5BF8A0000000)\l  br label %96\l}"];
	Node0x57188f0 -> Node0x57196e0;
	Node0x5718980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%37:\l37:                                               \l  %38 = fneg float %27\l  %39 = tail call float @llvm.fma.f32(float %38, float %27, float 1.000000e+00)\l  %40 = tail call i1 @llvm.amdgcn.class.f32(float %39, i32 144)\l  %41 = select i1 %40, float 0x41F0000000000000, float 1.000000e+00\l  %42 = fmul float %39, %41\l  %43 = tail call float @llvm.log2.f32(float %42)\l  %44 = fmul float %43, 0x3FE62E42E0000000\l  %45 = tail call i1 @llvm.amdgcn.class.f32(float %43, i32 519)\l  %46 = fneg float %44\l  %47 = tail call float @llvm.fma.f32(float %43, float 0x3FE62E42E0000000,\l... float %46)\l  %48 = tail call float @llvm.fma.f32(float %43, float 0x3E6EFA39E0000000,\l... float %47)\l  %49 = fadd float %44, %48\l  %50 = select i1 %45, float %43, float %49\l  %51 = select i1 %40, float 0x40362E4300000000, float 0.000000e+00\l  %52 = fsub float %50, %51\l  %53 = fcmp ogt float %52, -5.000000e+00\l  br i1 %53, label %54, label %64\l|{<s0>T|<s1>F}}"];
	Node0x5718980:s0 -> Node0x571a960;
	Node0x5718980:s1 -> Node0x571a9f0;
	Node0x571a960 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%54:\l54:                                               \l  %55 = fsub float -2.500000e+00, %52\l  %56 = tail call float @llvm.fmuladd.f32(float %55, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %57 = tail call float @llvm.fmuladd.f32(float %55, float %56, float\l... 0xBECD8E6AE0000000)\l  %58 = tail call float @llvm.fmuladd.f32(float %55, float %57, float\l... 0xBED26B5820000000)\l  %59 = tail call float @llvm.fmuladd.f32(float %55, float %58, float\l... 0x3F2CA65B60000000)\l  %60 = tail call float @llvm.fmuladd.f32(float %55, float %59, float\l... 0xBF548A8100000000)\l  %61 = tail call float @llvm.fmuladd.f32(float %55, float %60, float\l... 0xBF711C9DE0000000)\l  %62 = tail call float @llvm.fmuladd.f32(float %55, float %61, float\l... 0x3FCF91EC60000000)\l  %63 = tail call float @llvm.fmuladd.f32(float %55, float %62, float\l... 0x3FF805C5E0000000)\l  br label %96\l}"];
	Node0x571a960 -> Node0x57196e0;
	Node0x571a9f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%64:\l64:                                               \l  %65 = fneg float %52\l  %66 = fcmp ogt float %52, 0xB9F0000000000000\l  %67 = select i1 %66, float 0x41F0000000000000, float 1.000000e+00\l  %68 = fmul float %67, %65\l  %69 = tail call float @llvm.sqrt.f32(float %68)\l  %70 = bitcast float %69 to i32\l  %71 = add nsw i32 %70, -1\l  %72 = bitcast i32 %71 to float\l  %73 = add nsw i32 %70, 1\l  %74 = bitcast i32 %73 to float\l  %75 = fneg float %74\l  %76 = tail call float @llvm.fma.f32(float %75, float %69, float %68)\l  %77 = fcmp ogt float %76, 0.000000e+00\l  %78 = fneg float %72\l  %79 = tail call float @llvm.fma.f32(float %78, float %69, float %68)\l  %80 = fcmp ole float %79, 0.000000e+00\l  %81 = select i1 %80, float %72, float %69\l  %82 = select i1 %77, float %74, float %81\l  %83 = select i1 %66, float 0x3EF0000000000000, float 1.000000e+00\l  %84 = fmul float %83, %82\l  %85 = tail call i1 @llvm.amdgcn.class.f32(float %68, i32 608)\l  %86 = select i1 %85, float %68, float %84\l  %87 = fadd float %86, -3.000000e+00\l  %88 = tail call float @llvm.fmuladd.f32(float %87, float 0xBF2A3E1360000000,\l... float 0x3F1A76AD60000000)\l  %89 = tail call float @llvm.fmuladd.f32(float %87, float %88, float\l... 0x3F561B8E40000000)\l  %90 = tail call float @llvm.fmuladd.f32(float %87, float %89, float\l... 0xBF6E17BCE0000000)\l  %91 = tail call float @llvm.fmuladd.f32(float %87, float %90, float\l... 0x3F77824F60000000)\l  %92 = tail call float @llvm.fmuladd.f32(float %87, float %91, float\l... 0xBF7F38BAE0000000)\l  %93 = tail call float @llvm.fmuladd.f32(float %87, float %92, float\l... 0x3F8354AFC0000000)\l  %94 = tail call float @llvm.fmuladd.f32(float %87, float %93, float\l... 0x3FF006DB60000000)\l  %95 = tail call float @llvm.fmuladd.f32(float %87, float %94, float\l... 0x4006A9EFC0000000)\l  br label %96\l}"];
	Node0x571a9f0 -> Node0x57196e0;
	Node0x57196e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%96:\l96:                                               \l  %97 = phi float [ %36, %29 ], [ %63, %54 ], [ %95, %64 ]\l  %98 = fmul float %27, %97\l  %99 = fcmp ogt float %27, 1.000000e+00\l  %100 = select i1 %99, float 0x7FF8000000000000, float %98\l  %101 = fcmp oeq float %27, 1.000000e+00\l  %102 = select i1 %101, float 0x7FF0000000000000, float %100\l  %103 = tail call float @llvm.copysign.f32(float %102, float %26)\l  br label %170\l}"];
	Node0x57196e0 -> Node0x571dd70;
	Node0x5718490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%104:\l104:                                              \l  %105 = fcmp ogt float %23, 0x3F50000000000000\l  br i1 %105, label %106, label %135\l|{<s0>T|<s1>F}}"];
	Node0x5718490:s0 -> Node0x571df00;
	Node0x5718490:s1 -> Node0x571df90;
	Node0x571df00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%106:\l106:                                              \l  %107 = fsub float 2.000000e+00, %23\l  %108 = fmul float %23, %107\l  %109 = tail call i1 @llvm.amdgcn.class.f32(float %108, i32 144)\l  %110 = select i1 %109, float 0x41F0000000000000, float 1.000000e+00\l  %111 = fmul float %108, %110\l  %112 = tail call float @llvm.log2.f32(float %111)\l  %113 = fmul float %112, 0x3FE62E42E0000000\l  %114 = tail call i1 @llvm.amdgcn.class.f32(float %112, i32 519)\l  %115 = fneg float %113\l  %116 = tail call float @llvm.fma.f32(float %112, float 0x3FE62E42E0000000,\l... float %115)\l  %117 = tail call float @llvm.fma.f32(float %112, float 0x3E6EFA39E0000000,\l... float %116)\l  %118 = fadd float %113, %117\l  %119 = select i1 %114, float %112, float %118\l  %120 = select i1 %109, float 0x40362E4300000000, float 0.000000e+00\l  %121 = fsub float %120, %119\l  %122 = fadd float %121, -3.125000e+00\l  %123 = tail call float @llvm.fmuladd.f32(float %122, float\l... 0x3E07EE6620000000, float 0xBE33F5A800000000)\l  %124 = tail call float @llvm.fmuladd.f32(float %122, float %123, float\l... 0xBE5B638F00000000)\l  %125 = tail call float @llvm.fmuladd.f32(float %122, float %124, float\l... 0x3E9C9CCC60000000)\l  %126 = tail call float @llvm.fmuladd.f32(float %122, float %125, float\l... 0xBEB72F8AE0000000)\l  %127 = tail call float @llvm.fmuladd.f32(float %122, float %126, float\l... 0xBEED21AA60000000)\l  %128 = tail call float @llvm.fmuladd.f32(float %122, float %127, float\l... 0x3F287AEBC0000000)\l  %129 = tail call float @llvm.fmuladd.f32(float %122, float %128, float\l... 0xBF48455D40000000)\l  %130 = tail call float @llvm.fmuladd.f32(float %122, float %129, float\l... 0xBF78B6CA40000000)\l  %131 = tail call float @llvm.fmuladd.f32(float %122, float %130, float\l... 0x3FCEBD80C0000000)\l  %132 = tail call float @llvm.fmuladd.f32(float %122, float %131, float\l... 0x3FFA755E80000000)\l  %133 = fneg float %23\l  %134 = tail call float @llvm.fmuladd.f32(float %133, float %132, float %132)\l  br label %170\l}"];
	Node0x571df00 -> Node0x571dd70;
	Node0x571df90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%135:\l135:                                              \l  %136 = tail call i1 @llvm.amdgcn.class.f32(float %23, i32 144)\l  %137 = select i1 %136, float 0x41F0000000000000, float 1.000000e+00\l  %138 = fmul float %23, %137\l  %139 = tail call float @llvm.log2.f32(float %138)\l  %140 = fmul float %139, 0x3FE62E42E0000000\l  %141 = tail call i1 @llvm.amdgcn.class.f32(float %139, i32 519)\l  %142 = fneg float %140\l  %143 = tail call float @llvm.fma.f32(float %139, float 0x3FE62E42E0000000,\l... float %142)\l  %144 = tail call float @llvm.fma.f32(float %139, float 0x3E6EFA39E0000000,\l... float %143)\l  %145 = fadd float %140, %144\l  %146 = select i1 %141, float %139, float %145\l  %147 = select i1 %136, float 0x40362E4300000000, float 0.000000e+00\l  %148 = fsub float %146, %147\l  %149 = fneg float %148\l  %150 = tail call float @llvm.sqrt.f32(float %149)\l  %151 = tail call float @llvm.amdgcn.rcp.f32(float %150)\l  %152 = fcmp ogt float %23, 0x3D50000000000000\l  br i1 %152, label %153, label %160\l|{<s0>T|<s1>F}}"];
	Node0x571df90:s0 -> Node0x5721a30;
	Node0x571df90:s1 -> Node0x5721ac0;
	Node0x5721a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%153:\l153:                                              \l  %154 = tail call float @llvm.fmuladd.f32(float %151, float\l... 0xBFF57221E0000000, float 0x4007F61440000000)\l  %155 = tail call float @llvm.fmuladd.f32(float %151, float %154, float\l... 0xC0098DD400000000)\l  %156 = tail call float @llvm.fmuladd.f32(float %151, float %155, float\l... 0x4002C90660000000)\l  %157 = tail call float @llvm.fmuladd.f32(float %151, float %156, float\l... 0xBFF3A07EA0000000)\l  %158 = tail call float @llvm.fmuladd.f32(float %151, float %157, float\l... 0xBFABA546C0000000)\l  %159 = tail call float @llvm.fmuladd.f32(float %151, float %158, float\l... 0x3FF004E660000000)\l  br label %167\l}"];
	Node0x5721a30 -> Node0x5722520;
	Node0x5721ac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%160:\l160:                                              \l  %161 = tail call float @llvm.fmuladd.f32(float %151, float\l... 0xC03649C6A0000000, float 0x4038FA8FA0000000)\l  %162 = tail call float @llvm.fmuladd.f32(float %151, float %161, float\l... 0xC02A112D80000000)\l  %163 = tail call float @llvm.fmuladd.f32(float %151, float %162, float\l... 0x401309D980000000)\l  %164 = tail call float @llvm.fmuladd.f32(float %151, float %163, float\l... 0xBFF9194880000000)\l  %165 = tail call float @llvm.fmuladd.f32(float %151, float %164, float\l... 0xBF9C084EC0000000)\l  %166 = tail call float @llvm.fmuladd.f32(float %151, float %165, float\l... 0x3FF00143E0000000)\l  br label %167\l}"];
	Node0x5721ac0 -> Node0x5722520;
	Node0x5722520 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%167:\l167:                                              \l  %168 = phi float [ %159, %153 ], [ %166, %160 ]\l  %169 = fmul float %150, %168\l  br label %170\l}"];
	Node0x5722520 -> Node0x571dd70;
	Node0x571dd70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%170:\l170:                                              \l  %171 = phi float [ %103, %96 ], [ %134, %106 ], [ %169, %167 ]\l  %172 = fcmp oeq float %23, 2.000000e+00\l  %173 = fcmp oeq float %23, 0.000000e+00\l  %174 = fcmp olt float %23, 0.000000e+00\l  %175 = fcmp ogt float %23, 2.000000e+00\l  %176 = or i1 %174, %175\l  %177 = select i1 %176, float 0x7FF8000000000000, float %171\l  %178 = select i1 %173, float 0x7FF0000000000000, float %177\l  %179 = select i1 %172, float 0xFFF0000000000000, float %178\l  %180 = mul nsw i32 %16, %6\l  %181 = add nsw i32 %180, %5\l  %182 = sext i32 %181 to i64\l  %183 = getelementptr inbounds float, float addrspace(1)* %4, i64 %182\l  store float %179, float addrspace(1)* %183, align 4, !tbaa !7\l  br label %184\l}"];
	Node0x571dd70 -> Node0x5716db0;
	Node0x5716db0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%184:\l184:                                              \l  ret void\l}"];
}
