<profile>

<section name = "Vitis HLS Report for 'response'" level="0">
<item name = "Date">Sun Nov 13 19:18:45 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_harris_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.00 ns, 4.234 ns, 1.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2164, 2164, 12.984 us, 12.984 us, 2164, 2164, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76">response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2, 2158, 2158, 12.948 us, 12.948 us, 2158, 2158, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 405, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 88, 10958, 2111, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 391, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 40, 10, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="ashr_54ns_32ns_54_2_1_U85">ashr_54ns_32ns_54_2_1, 0, 0, 214, 209, 0</column>
<column name="grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76">response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2, 0, 88, 10744, 1902, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub30_i_i_fu_164_p2">+, 0, 0, 12, 12, 6</column>
<column name="man_V_1_fu_151_p2">-, 0, 0, 61, 1, 54</column>
<column name="sub31_i_i_fu_169_p2">-, 0, 0, 12, 5, 12</column>
<column name="sub_i_i_fu_128_p2">-, 0, 0, 12, 11, 12</column>
<column name="cmp29_i_i_fu_134_p2">icmp, 0, 0, 12, 12, 5</column>
<column name="cmp32_i_i_fu_181_p2">icmp, 0, 0, 12, 12, 5</column>
<column name="cmp40_i_i_fu_199_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="cmp54_i_i_fu_190_p2">icmp, 0, 0, 12, 12, 5</column>
<column name="cmp_i_i_fu_122_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_fu_254_p2">or, 0, 0, 2, 1, 1</column>
<column name="cond_i_i_fu_174_p3">select, 0, 0, 12, 1, 12</column>
<column name="man_V_2_fu_157_p3">select, 0, 0, 54, 1, 54</column>
<column name="p_cast_cast_i_fu_239_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux_i_fu_258_p3">select, 0, 0, 21, 1, 1</column>
<column name="r_V_fu_270_p3">select, 0, 0, 21, 1, 21</column>
<column name="ref_tmp61_0_i_fu_247_p3">select, 0, 0, 21, 1, 21</column>
<column name="ref_tmp61_1_i_fu_222_p3">select, 0, 0, 21, 1, 21</column>
<column name="spec_select_i_fu_264_p3">select, 0, 0, 21, 1, 21</column>
<column name="shl_i_i_fu_217_p2">shl, 0, 0, 55, 21, 21</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="RStream_write">9, 2, 1, 2</column>
<column name="SxxStream_read">9, 2, 1, 2</column>
<column name="SxyStream_read">9, 2, 1, 2</column>
<column name="SyyStream_read">9, 2, 1, 2</column>
<column name="alpha_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="alpha_read_reg_279">64, 0, 64, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp29_i_i_reg_312">1, 0, 1, 0</column>
<column name="cmp32_i_i_reg_329">1, 0, 1, 0</column>
<column name="cmp40_i_i_reg_345">1, 0, 1, 0</column>
<column name="cmp54_i_i_reg_340">1, 0, 1, 0</column>
<column name="cmp_i_i_reg_299">1, 0, 1, 0</column>
<column name="cond_i_i_reg_323">12, 0, 12, 0</column>
<column name="empty_37_reg_334">21, 0, 21, 0</column>
<column name="grp_response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2_fu_76_ap_start_reg">1, 0, 1, 0</column>
<column name="ireg_reg_284">64, 0, 64, 0</column>
<column name="man_V_2_reg_318">54, 0, 54, 0</column>
<column name="r_V_reg_365">21, 0, 21, 0</column>
<column name="ref_tmp61_1_i_reg_355">21, 0, 21, 0</column>
<column name="shr_i_i_reg_360">54, 0, 54, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sub_i_i_reg_305">12, 0, 12, 0</column>
<column name="tmp_reg_289">1, 0, 1, 0</column>
<column name="trunc_ln600_reg_294">52, 0, 52, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, response, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, response, return value</column>
<column name="ap_start">in, 1, ap_ctrl_none, response, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_none, response, return value</column>
<column name="ap_done">out, 1, ap_ctrl_none, response, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_none, response, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_none, response, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_none, response, return value</column>
<column name="start_out">out, 1, ap_ctrl_none, response, return value</column>
<column name="start_write">out, 1, ap_ctrl_none, response, return value</column>
<column name="alpha_dout">in, 64, ap_fifo, alpha, pointer</column>
<column name="alpha_num_data_valid">in, 4, ap_fifo, alpha, pointer</column>
<column name="alpha_fifo_cap">in, 4, ap_fifo, alpha, pointer</column>
<column name="alpha_empty_n">in, 1, ap_fifo, alpha, pointer</column>
<column name="alpha_read">out, 1, ap_fifo, alpha, pointer</column>
<column name="SxxStream_dout">in, 256, ap_fifo, SxxStream, pointer</column>
<column name="SxxStream_num_data_valid">in, 5, ap_fifo, SxxStream, pointer</column>
<column name="SxxStream_fifo_cap">in, 5, ap_fifo, SxxStream, pointer</column>
<column name="SxxStream_empty_n">in, 1, ap_fifo, SxxStream, pointer</column>
<column name="SxxStream_read">out, 1, ap_fifo, SxxStream, pointer</column>
<column name="SyyStream_dout">in, 256, ap_fifo, SyyStream, pointer</column>
<column name="SyyStream_num_data_valid">in, 5, ap_fifo, SyyStream, pointer</column>
<column name="SyyStream_fifo_cap">in, 5, ap_fifo, SyyStream, pointer</column>
<column name="SyyStream_empty_n">in, 1, ap_fifo, SyyStream, pointer</column>
<column name="SyyStream_read">out, 1, ap_fifo, SyyStream, pointer</column>
<column name="SxyStream_dout">in, 256, ap_fifo, SxyStream, pointer</column>
<column name="SxyStream_num_data_valid">in, 5, ap_fifo, SxyStream, pointer</column>
<column name="SxyStream_fifo_cap">in, 5, ap_fifo, SxyStream, pointer</column>
<column name="SxyStream_empty_n">in, 1, ap_fifo, SxyStream, pointer</column>
<column name="SxyStream_read">out, 1, ap_fifo, SxyStream, pointer</column>
<column name="RStream_din">out, 256, ap_fifo, RStream, pointer</column>
<column name="RStream_num_data_valid">in, 5, ap_fifo, RStream, pointer</column>
<column name="RStream_fifo_cap">in, 5, ap_fifo, RStream, pointer</column>
<column name="RStream_full_n">in, 1, ap_fifo, RStream, pointer</column>
<column name="RStream_write">out, 1, ap_fifo, RStream, pointer</column>
</table>
</item>
</section>
</profile>
