# fsm_example
Fichier sources dans le contexte du "TP Modelisation VHDL - M2 MISTRE"

## Simulation on controller

    make all_ctrl

## Simulation on top

    make all_top

## Simulation on netlist

Binary :

    make all_syn_bin

Onehot : 

    make all_syn_onehot

Grey : 

    make all_syn_grey
