{"id":"319574898_A_dynamically_reconfigurable_VLSI_processor_with_hierarchical_structure_based_on_a_micropacket_transfer_scheme","authors":["Yoshichika Fujioka","Michitaka Kameyama","Martin Lukac"],"meta":["July 2017","DOI:10.1109/DT.2017.8024284","Conference: 2017 International Conference on Information and Digital Technologies (IDT)","Project: Algorithm Selection"],"references":["290634583_VLSI_platform_for_real-world_intelligent_integrated_systems_based_on_algorithm_selection","224615917_VLSI_architecture_based_on_packet_data_transfer_scheme_and_its_application","261317346_Configuration_memory_size_reduction_of_a_Dynamically_Reconfigurable_Processor_based_on_a_register-transfer-level_packet_data_transfer_scheme","3250600_Architecture_Exploration_for_a_Reconfigurable_Architecture_Template"]}