{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@150:160@HdlStmAssign", "\n  // read interface\n\n  assign dma_xfer_status = 4'd0;\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s =  {dma_waddr_rel,{ADDRESS_PADDING_WIDTH{1'b0}}};\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rst <= 1'b1;\n      dma_waddr_rel_t_m <= 'd0;\n"], "Clone Blocks": [["hdl/library/util_adcfifo/util_adcfifo.v@148:158", "    end\n  end\n\n  // read interface\n\n  assign dma_xfer_status = 4'd0;\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s =  {dma_waddr_rel,{ADDRESS_PADDING_WIDTH{1'b0}}};\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@138:148", "    end\n  end\n\n  // read interface\n\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s = (DMA_MEM_RATIO == 2) ? {dma_waddr_rel, 1'd0} :\n    ((DMA_MEM_RATIO == 4) ? {dma_waddr_rel, 2'd0} : {dma_waddr_rel, 3'd0});\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@149:159", "  end\n\n  // read interface\n\n  assign dma_xfer_status = 4'd0;\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s =  {dma_waddr_rel,{ADDRESS_PADDING_WIDTH{1'b0}}};\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rst <= 1'b1;\n"], ["hdl/library/xilinx/axi_adcfifo/axi_adcfifo_dma.v@139:150", "  end\n\n  // read interface\n\n  assign dma_waddr_rel_t_s = dma_waddr_rel_t_m[2] ^ dma_waddr_rel_t_m[1];\n  assign dma_waddr_rel_s = (DMA_MEM_RATIO == 2) ? {dma_waddr_rel, 1'd0} :\n    ((DMA_MEM_RATIO == 4) ? {dma_waddr_rel, 2'd0} : {dma_waddr_rel, 3'd0});\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n      dma_rst <= 1'b1;\n      dma_waddr_rel_t_m <= 'd0;\n"]], "Diff Content": {"Delete": [], "Add": [[155, "  always @(posedge dma_clk) begin\n"], [155, "    dma_waddr_rel_t_m <= {dma_waddr_rel_t_m[1:0], adc_waddr_rel_t};\n"], [155, "  end\n"]]}}