library (sramgen_sram_4096x8m8w8_replica_v1) {
  /* Models written by Liberate MX 21.7.7.044.isr7 from Cadence Design Systems, Inc. on Sat Jun  3 16:04:29 PDT 2023 */
  delay_model : table_lookup;
  comment : "";
  date : "$Date: Sat Jun  3 16:04:12 2023 $";
  revision : "1.0";
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1nW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_inout_pin_cap : 0.005;
  default_input_pin_cap : 0.005;
  default_leakage_power_density : 0;
  default_max_transition : 0.04;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 25;
  nom_voltage : 1.8;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 10;
  slew_lower_threshold_pct_rise : 10;
  slew_upper_threshold_pct_fall : 90;
  slew_upper_threshold_pct_rise : 90;
  voltage_map (vdd, 1.8);
  voltage_map (vss, 0);
  voltage_map (GND, 0);
  operating_conditions (PVT_1P8V_25C) {
    process : 1;
    temperature : 25;
    voltage : 1.8;
  }
  default_operating_conditions : PVT_1P8V_25C;
  bus_naming_style : "%s[%d]";
  type (bus_sramgen_sram_4096x8m8w8_replica_v1_addr_11_0) {
    base_type : array;
    data_type : bit;
    bit_width : 12;
    bit_from  : 11;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sramgen_sram_4096x8m8w8_replica_v1_din_7_0) {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from  : 7;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sramgen_sram_4096x8m8w8_replica_v1_dout_7_0) {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from  : 7;
    bit_to    : 0;
    downto    : true;
  }
  lu_table_template (constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.00125, 0.005, 0.04");
  }
  lu_table_template (delay_template_3x3) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  lu_table_template (mpw_constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (passive_output_power_template_3x1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.0017225, 0.00689, 0.02756");
  }
  power_lut_template (passive_power_template_3x1) {
    variable_1 : input_transition_time;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (power_template_3x3) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  output_voltage (DC_0) {
    vol : 0.09;
    voh : 1.71;
    vomin : 0;
    vomax : VDD;
  }
  cell (sramgen_sram_4096x8m8w8_replica_v1) {
    area : 0;
    cell_leakage_power : 70333.2;
    dont_use : true;
    interface_timing : true;
    pg_pin (vdd) {
      direction : inout;
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (vss) {
      direction : inout;
      pg_type : primary_ground;
      voltage_name : "vss";
    }
    leakage_power () {
      value : 70333.2;
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0;
      related_pg_pin : vss;
    }
    bus (addr) {
      bus_type : bus_sramgen_sram_4096x8m8w8_replica_v1_addr_11_0;
      direction : input;
      pin (addr[11]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[10]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[9]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[8]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[7]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[6]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[5]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[4]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      pin (addr[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00864095;
        rise_capacitance : 0.00864095;
        rise_capacitance_range (0.00450973, 0.00864095);
        fall_capacitance : 0.00818425;
        fall_capacitance_range (0.00453128, 0.00818425);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0610007, 0.0611231, 0.0672973", \
            "0.0609937, 0.0611161, 0.0672903", \
            "0.0609961, 0.0611185, 0.0672927" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0617556, 0.0618804, 0.068373", \
            "0.061753, 0.0618778, 0.0683704", \
            "0.0617558, 0.0618806, 0.0683732" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.141608, 0.141609, 0.141607", \
            "0.142137, 0.142137, 0.142135", \
            "0.149136, 0.149137, 0.149135" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.154756, 0.15476, 0.154759", \
            "0.15499, 0.154994, 0.154993", \
            "0.16376, 0.163764, 0.163763" \
          );
        }
      }
    }
    pin (clk) {
      clock : true;
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.341874;
      rise_capacitance : 0.341874;
      rise_capacitance_range (0.051179, 0.341874);
      fall_capacitance : 0.312856;
      fall_capacitance_range (0.0510399, 0.312856);
      timing () {
        related_pin : "clk";
        timing_type : min_pulse_width;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.60157, 0.601852, 0.600885" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.622607, 0.622298, 0.623107" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        timing_type : minimum_period;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0, 0, 0" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0, 0, 0" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.25268, 1.25268, 1.25268" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.656786, 0.656786, 0.656786" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.79176, 1.79176, 1.79176" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.116566, 0.116566, 0.116566" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.35791, 0.35791, 0.35791" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.667543, 0.667543, 0.667543" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.914812, 0.914812, 0.914812" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.110841, 0.110841, 0.110841" \
          );
        }
      }
    }
    bus (din) {
      bus_type : bus_sramgen_sram_4096x8m8w8_replica_v1_din_7_0;
      direction : input;
      pin (din[7]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0369871;
        rise_capacitance : 0.0369871;
        rise_capacitance_range (0.031, 0.0369871);
        fall_capacitance : 0.0365269;
        fall_capacitance_range (0.0310131, 0.0365269);
      }
      pin (din[6]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0369871;
        rise_capacitance : 0.0369871;
        rise_capacitance_range (0.031, 0.0369871);
        fall_capacitance : 0.0365269;
        fall_capacitance_range (0.0310131, 0.0365269);
      }
      pin (din[5]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0369871;
        rise_capacitance : 0.0369871;
        rise_capacitance_range (0.031, 0.0369871);
        fall_capacitance : 0.0365269;
        fall_capacitance_range (0.0310131, 0.0365269);
      }
      pin (din[4]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0369871;
        rise_capacitance : 0.0369871;
        rise_capacitance_range (0.031, 0.0369871);
        fall_capacitance : 0.0365269;
        fall_capacitance_range (0.0310131, 0.0365269);
      }
      pin (din[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0369871;
        rise_capacitance : 0.0369871;
        rise_capacitance_range (0.031, 0.0369871);
        fall_capacitance : 0.0365269;
        fall_capacitance_range (0.0310131, 0.0365269);
      }
      pin (din[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0369871;
        rise_capacitance : 0.0369871;
        rise_capacitance_range (0.031, 0.0369871);
        fall_capacitance : 0.0365269;
        fall_capacitance_range (0.0310131, 0.0365269);
      }
      pin (din[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0369871;
        rise_capacitance : 0.0369871;
        rise_capacitance_range (0.031, 0.0369871);
        fall_capacitance : 0.0365269;
        fall_capacitance_range (0.0310131, 0.0365269);
      }
      pin (din[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0387389;
        rise_capacitance : 0.0387389;
        rise_capacitance_range (0.032524, 0.0387389);
        fall_capacitance : 0.0382785;
        fall_capacitance_range (0.0325367, 0.0382785);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0713727, 0.0714522, 0.076516", \
            "0.0713727, 0.0714522, 0.076516", \
            "0.0713727, 0.0714522, 0.076516" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0701836, 0.0702808, 0.0750468", \
            "0.0701836, 0.0702808, 0.0750468", \
            "0.0701836, 0.0702808, 0.0750468" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.140649, 0.140644, 0.140648", \
            "0.141131, 0.141126, 0.14113", \
            "0.148032, 0.148027, 0.148031" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.153996, 0.153999, 0.153997", \
            "0.15421, 0.154212, 0.15421", \
            "0.163074, 0.163076, 0.163075" \
          );
        }
      }
    }
    bus (dout) {
      bus_type : bus_sramgen_sram_4096x8m8w8_replica_v1_dout_7_0;
      direction : output;
      pin (dout[7]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
      pin (dout[6]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
      pin (dout[5]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
      pin (dout[4]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
      pin (dout[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
      pin (dout[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
      pin (dout[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
      pin (dout[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
      }
    }
    pin (we) {
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.00845575;
      rise_capacitance : 0.00845575;
      rise_capacitance_range (0.00432453, 0.00845575);
      fall_capacitance : 0.00799905;
      fall_capacitance_range (0.00434609, 0.00799905);
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0562703, 0.0565765, 0.0634567", \
            "0.0562671, 0.0565733, 0.0634535", \
            "0.0562655, 0.0565716, 0.0634518" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0547524, 0.0549582, 0.0624011", \
            "0.0547493, 0.0549551, 0.062398", \
            "0.0547526, 0.0549584, 0.0624013" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.140685, 0.14068, 0.140682", \
            "0.14127, 0.141265, 0.141267", \
            "0.148564, 0.148559, 0.14856" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.15334, 0.153342, 0.153337", \
            "0.153549, 0.153552, 0.153546", \
            "0.16251, 0.162513, 0.162507" \
          );
        }
      }
    }
    pin (wmask) {
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.0407325;
      rise_capacitance : 0.0407325;
      rise_capacitance_range (0.0343769, 0.0407325);
      fall_capacitance : 0.0402721;
      fall_capacitance_range (0.0343896, 0.0402721);
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0670129, 0.067191, 0.0720887", \
            "0.0670108, 0.0671889, 0.0720866", \
            "0.0670123, 0.0671904, 0.0720881" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.065553, 0.0657471, 0.0711528", \
            "0.0655546, 0.0657487, 0.0711545", \
            "0.0655514, 0.0657455, 0.0711512" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.13974, 0.139736, 0.139736", \
            "0.140371, 0.140366, 0.140367", \
            "0.147712, 0.147707, 0.147708" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.15751, 0.157509, 0.157506", \
            "0.157573, 0.157572, 0.15757", \
            "0.16559, 0.165588, 0.165586" \
          );
        }
      }
    }
  }
}
