 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:24:15 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: A1/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  A1/alu_out_reg[7]/Q (SDFFRQX1M)          0.42       0.42 f
  A1/U73/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[7]/D (SDFFRQX1M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[5]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/U65/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[5]/D (SDFFRQX2M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[4]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/U61/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[4]/D (SDFFRQX2M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[3]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/U57/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[3]/D (SDFFRQX2M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[2]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/U53/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[2]/D (SDFFRQX2M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[1]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/U49/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[1]/D (SDFFRQX2M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[0]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/U45/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[0]/D (SDFFRQX2M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[0]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[6]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/U69/Y (AO21XLM)                       0.27       0.70 f
  A1/alu_out_reg[6]/D (SDFFRQX2M)          0.00       0.70 f
  data arrival time                                   0.70

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.41      19.39
  data required time                                 19.39
  -----------------------------------------------------------
  data required time                                 19.39
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.69


  Startpoint: A1/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/out_valid_reg
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00       0.00 r
  A1/alu_out_reg[7]/Q (SDFFRQX1M)          0.42       0.42 f
  A1/out_valid_reg/SI (SDFFRQX2M)          0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/out_valid_reg/CK (SDFFRQX2M)          0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: A1/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[5]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/alu_out_reg[6]/SI (SDFFRQX2M)         0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: A1/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[4]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/alu_out_reg[5]/SI (SDFFRQX2M)         0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[5]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: A1/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[3]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/alu_out_reg[4]/SI (SDFFRQX2M)         0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[4]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: A1/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[2]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/alu_out_reg[3]/SI (SDFFRQX2M)         0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[3]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: A1/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[1]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/alu_out_reg[2]/SI (SDFFRQX2M)         0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[2]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: A1/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[0]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[0]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/alu_out_reg[1]/SI (SDFFRQX2M)         0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[1]/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.52      19.28
  data required time                                 19.28
  -----------------------------------------------------------
  data required time                                 19.28
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: A1/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[6]/CK (SDFFRQX2M)         0.00       0.00 r
  A1/alu_out_reg[6]/Q (SDFFRQX2M)          0.42       0.42 f
  A1/alu_out_reg[7]/SI (SDFFRQX1M)         0.00       0.42 f
  data arrival time                                   0.42

  clock Gated_Clock (rise edge)           20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A1/alu_out_reg[7]/CK (SDFFRQX1M)         0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A12/a1/tx_out_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A12/test_se (uart_tr_test_1)             0.00       4.00 r
  A12/a1/test_se (mux4_1_test_1)           0.00       4.00 r
  A12/a1/tx_out_reg/SE (SDFFQX2M)          0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A12/a1/tx_out_reg/CK (SDFFQX2M)          0.00      19.80 r
  library setup time                      -0.58      19.22
  data required time                                 19.22
  -----------------------------------------------------------
  data required time                                 19.22
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.22


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A11/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A11/test_se (clock_divider_test_1)       0.00       4.00 r
  A11/odd_edge_tog_reg/SE (SDFFSQX1M)      0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A11/odd_edge_tog_reg/CK (SDFFSQX1M)      0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[2][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[2][7]/SE (SDFFSQX1M)      0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[2][7]/CK (SDFFSQX1M)      0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A12/a0/mux_sel_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    4.00       4.00 r
  SE (in)                                                 0.00       4.00 r
  A12/test_se (uart_tr_test_1)                            0.00       4.00 r
  A12/a0/test_se (fsm_uart_test_1)                        0.00       4.00 r
  A12/a0/mux_sel_reg[0]/SE (SDFFSQX2M)                    0.00       4.00 r
  data arrival time                                                  4.00

  clock scan_clk (rise edge)                             20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  A12/a0/mux_sel_reg[0]/CK (SDFFSQX2M)                    0.00      19.80 r
  library setup time                                     -0.55      19.25
  data required time                                                19.25
  --------------------------------------------------------------------------
  data required time                                                19.25
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                       15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A10/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A10/test_se (clock_divider_test_0)       0.00       4.00 r
  A10/odd_edge_tog_reg/SE (SDFFSQX2M)      0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A10/odd_edge_tog_reg/CK (SDFFSQX2M)      0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[2][0]/SE (SDFFSQX2M)      0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[2][0]/CK (SDFFSQX2M)      0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[3][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[3][5]/SE (SDFFSQX2M)      0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[3][5]/CK (SDFFSQX2M)      0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[5][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[5][4]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[5][4]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[5][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[5][3]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[5][3]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[5][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[5][2]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[5][2]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[5][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[5][1]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[5][1]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[5][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[5][0]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[5][0]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][6]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][6]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][5]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][5]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][4]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][4]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][3]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][3]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][2]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][2]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][1]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][1]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][0]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][0]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: A3/Regfile_reg[4][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock scan_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     4.00       4.00 r
  SE (in)                                  0.00       4.00 r
  A3/test_se (reg_file_test_1)             0.00       4.00 r
  A3/Regfile_reg[4][7]/SE (SDFFRX1M)       0.00       4.00 r
  data arrival time                                   4.00

  clock scan_clk (rise edge)              20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  A3/Regfile_reg[4][7]/CK (SDFFRX1M)       0.00      19.80 r
  library setup time                      -0.55      19.25
  data required time                                 19.25
  -----------------------------------------------------------
  data required time                                 19.25
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                        15.25


1
