

================================================================
== Vitis HLS Report for 'axi_fir'
================================================================
* Date:           Sun Jun  2 13:46:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1023336|  1023336|  10.233 ms|  10.233 ms|  1023337|  1023337|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |      409|      409|         1|          1|          1|   409|       yes|
        |- loop_stream     |  1022924|  1022924|       833|          -|          -|  1228|        no|
        | + loop_taps      |      408|      408|         2|          1|          1|   408|       yes|
        | + loop_result    |      419|      419|        12|          1|          1|   409|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 12, States = { 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 20 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 8 
20 --> 21 
21 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_fir_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_fir_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln9 = br void" [axi_fir/axi_fir.cpp:9]   --->   Operation 27 'br' 'br_ln9' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln9, void %.split6, i9 0, void" [axi_fir/axi_fir.cpp:9]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln9 = add i9 %i, i9 1" [axi_fir/axi_fir.cpp:9]   --->   Operation 29 'add' 'add_ln9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.66ns)   --->   "%icmp_ln9 = icmp_eq  i9 %i, i9 409" [axi_fir/axi_fir.cpp:9]   --->   Operation 31 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409, i64 409, i64 409"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split6, void %.preheader.preheader" [axi_fir/axi_fir.cpp:9]   --->   Operation 33 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i" [axi_fir/axi_fir.cpp:9]   --->   Operation 34 'zext' 'i_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [axi_fir/axi_fir.cpp:9]   --->   Operation 35 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_a_addr = getelementptr i32 %shift_reg_a, i64 0, i64 %i_cast" [axi_fir/axi_fir.cpp:10]   --->   Operation 36 'getelementptr' 'shift_reg_a_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln10 = store i32 0, i9 %shift_reg_a_addr" [axi_fir/axi_fir.cpp:10]   --->   Operation 37 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln14 = br void %.preheader" [axi_fir/axi_fir.cpp:14]   --->   Operation 39 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j = phi i11 %j_1, void, i11 0, void %.preheader.preheader"   --->   Operation 40 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j, i11 1" [axi_fir/axi_fir.cpp:14]   --->   Operation 41 'add' 'j_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln14 = icmp_eq  i11 %j, i11 1228" [axi_fir/axi_fir.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228, i64 1228, i64 1228"   --->   Operation 43 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split4, void" [axi_fir/axi_fir.cpp:14]   --->   Operation 44 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [axi_fir/axi_fir.cpp:13]   --->   Operation 45 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%in_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'in_data_V_read' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [axi_fir/axi_fir.cpp:25]   --->   Operation 47 'br' 'br_ln25' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [axi_fir/axi_fir.cpp:38]   --->   Operation 48 'ret' 'ret_ln38' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = phi i9 %add_ln25, void %.split, i9 408, void %.split4" [axi_fir/axi_fir.cpp:25]   --->   Operation 49 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.66ns)   --->   "%icmp_ln25 = icmp_eq  i9 %i_1, i9 0" [axi_fir/axi_fir.cpp:25]   --->   Operation 51 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 408, i64 408, i64 408"   --->   Operation 52 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split, void" [axi_fir/axi_fir.cpp:25]   --->   Operation 53 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln25 = add i9 %i_1, i9 511" [axi_fir/axi_fir.cpp:25]   --->   Operation 54 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i9 %add_ln25" [axi_fir/axi_fir.cpp:26]   --->   Operation 55 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%shift_reg_a_addr_1 = getelementptr i32 %shift_reg_a, i64 0, i64 %zext_ln26" [axi_fir/axi_fir.cpp:26]   --->   Operation 56 'getelementptr' 'shift_reg_a_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (3.25ns)   --->   "%shift_reg_a_load = load i9 %shift_reg_a_addr_1" [axi_fir/axi_fir.cpp:26]   --->   Operation 57 'load' 'shift_reg_a_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%i_1_cast1 = zext i9 %i_1" [axi_fir/axi_fir.cpp:25]   --->   Operation 58 'zext' 'i_1_cast1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [axi_fir/axi_fir.cpp:25]   --->   Operation 59 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 60 [1/2] (3.25ns)   --->   "%shift_reg_a_load = load i9 %shift_reg_a_addr_1" [axi_fir/axi_fir.cpp:26]   --->   Operation 60 'load' 'shift_reg_a_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_a_addr_2 = getelementptr i32 %shift_reg_a, i64 0, i64 %i_1_cast1" [axi_fir/axi_fir.cpp:26]   --->   Operation 61 'getelementptr' 'shift_reg_a_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %shift_reg_a_load, i9 %shift_reg_a_addr_2" [axi_fir/axi_fir.cpp:26]   --->   Operation 62 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %in_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %tmp, i32 0" [axi_fir/axi_fir.cpp:28]   --->   Operation 65 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_7 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln30 = br void" [axi_fir/axi_fir.cpp:30]   --->   Operation 66 'br' 'br_ln30' <Predicate = true> <Delay = 1.58>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %add_ln30, void %.split2, i9 0, void" [axi_fir/axi_fir.cpp:30]   --->   Operation 67 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%result = phi i32 %result_1, void %.split2, i32 0, void"   --->   Operation 68 'phi' 'result' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln30 = add i9 %i_2, i9 1" [axi_fir/axi_fir.cpp:30]   --->   Operation 69 'add' 'add_ln30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp_eq  i9 %i_2, i9 409" [axi_fir/axi_fir.cpp:30]   --->   Operation 70 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409, i64 409, i64 409"   --->   Operation 71 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split2, void" [axi_fir/axi_fir.cpp:30]   --->   Operation 72 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i9 %i_2" [axi_fir/axi_fir.cpp:30]   --->   Operation 73 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shift_reg_a_addr_3 = getelementptr i32 %shift_reg_a, i64 0, i64 %zext_ln30" [axi_fir/axi_fir.cpp:32]   --->   Operation 74 'getelementptr' 'shift_reg_a_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (3.25ns)   --->   "%shift_reg_a_load_1 = load i9 %shift_reg_a_addr_3" [axi_fir/axi_fir.cpp:32]   --->   Operation 75 'load' 'shift_reg_a_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%taps_addr = getelementptr i32 %taps, i64 0, i64 %zext_ln30" [axi_fir/axi_fir.cpp:32]   --->   Operation 76 'getelementptr' 'taps_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_8 : Operation 77 [2/2] (3.25ns)   --->   "%taps_load = load i9 %taps_addr" [axi_fir/axi_fir.cpp:32]   --->   Operation 77 'load' 'taps_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 409> <ROM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 78 [1/2] (3.25ns)   --->   "%shift_reg_a_load_1 = load i9 %shift_reg_a_addr_3" [axi_fir/axi_fir.cpp:32]   --->   Operation 78 'load' 'shift_reg_a_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409> <RAM>
ST_9 : Operation 79 [1/2] (3.25ns)   --->   "%taps_load = load i9 %taps_addr" [axi_fir/axi_fir.cpp:32]   --->   Operation 79 'load' 'taps_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 409> <ROM>
ST_9 : Operation 80 [1/1] (1.66ns)   --->   "%icmp_ln32 = icmp_eq  i9 %add_ln30, i9 409" [axi_fir/axi_fir.cpp:32]   --->   Operation 80 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 81 [4/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 81 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 82 [3/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 82 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 83 [2/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 83 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 84 [1/4] (5.70ns)   --->   "%mul = fmul i32 %shift_reg_a_load_1, i32 %taps_load" [axi_fir/axi_fir.cpp:32]   --->   Operation 84 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 6.53>
ST_14 : Operation 85 [6/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 85 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.53>
ST_15 : Operation 86 [5/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 86 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 6.53>
ST_16 : Operation 87 [4/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 87 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 6.53>
ST_17 : Operation 88 [3/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 88 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 6.53>
ST_18 : Operation 89 [2/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 89 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 6.53>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [axi_fir/axi_fir.cpp:13]   --->   Operation 90 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [axi_fir/axi_fir.cpp:13]   --->   Operation 91 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_19 : Operation 92 [1/6] (6.53ns)   --->   "%result_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln32" [axi_fir/axi_fir.cpp:32]   --->   Operation 92 'facc' 'result_1' <Predicate = (!icmp_ln30)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %result" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 95 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_fir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 8> <Delay = 0.00>
ST_21 : Operation 96 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_fir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', axi_fir/axi_fir.cpp:9) with incoming values : ('add_ln9', axi_fir/axi_fir.cpp:9) [14]  (1.59 ns)

 <State 2>: 4.91ns
The critical path consists of the following:
	'phi' operation ('i', axi_fir/axi_fir.cpp:9) with incoming values : ('add_ln9', axi_fir/axi_fir.cpp:9) [14]  (0 ns)
	'getelementptr' operation ('shift_reg_a_addr', axi_fir/axi_fir.cpp:10) [23]  (0 ns)
	'store' operation ('store_ln10', axi_fir/axi_fir.cpp:10) of constant 0 on array 'shift_reg_a' [24]  (3.25 ns)
	blocking operation 1.66 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', axi_fir/axi_fir.cpp:14) [29]  (1.59 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', axi_fir/axi_fir.cpp:14) [29]  (0 ns)
	'icmp' operation ('icmp_ln14', axi_fir/axi_fir.cpp:14) [31]  (1.88 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i', axi_fir/axi_fir.cpp:25) with incoming values : ('add_ln25', axi_fir/axi_fir.cpp:25) [39]  (0 ns)
	'add' operation ('add_ln25', axi_fir/axi_fir.cpp:25) [45]  (1.82 ns)
	'getelementptr' operation ('shift_reg_a_addr_1', axi_fir/axi_fir.cpp:26) [49]  (0 ns)
	'load' operation ('shift_reg_a_load', axi_fir/axi_fir.cpp:26) on array 'shift_reg_a' [50]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('shift_reg_a_load', axi_fir/axi_fir.cpp:26) on array 'shift_reg_a' [50]  (3.25 ns)
	'store' operation ('store_ln26', axi_fir/axi_fir.cpp:26) of variable 'shift_reg_a_load', axi_fir/axi_fir.cpp:26 on array 'shift_reg_a' [52]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln28', axi_fir/axi_fir.cpp:28) of variable 'tmp', /opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'shift_reg_a' [56]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', axi_fir/axi_fir.cpp:30) with incoming values : ('add_ln30', axi_fir/axi_fir.cpp:30) [59]  (0 ns)
	'getelementptr' operation ('shift_reg_a_addr_3', axi_fir/axi_fir.cpp:32) [69]  (0 ns)
	'load' operation ('shift_reg_a_load_1', axi_fir/axi_fir.cpp:32) on array 'shift_reg_a' [70]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('shift_reg_a_load_1', axi_fir/axi_fir.cpp:32) on array 'shift_reg_a' [70]  (3.25 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_fir/axi_fir.cpp:32) [73]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_fir/axi_fir.cpp:32) [73]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_fir/axi_fir.cpp:32) [73]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_fir/axi_fir.cpp:32) [73]  (5.7 ns)

 <State 14>: 6.54ns
The critical path consists of the following:
	'facc' operation ('result', axi_fir/axi_fir.cpp:32) [75]  (6.54 ns)

 <State 15>: 6.54ns
The critical path consists of the following:
	'facc' operation ('result', axi_fir/axi_fir.cpp:32) [75]  (6.54 ns)

 <State 16>: 6.54ns
The critical path consists of the following:
	'facc' operation ('result', axi_fir/axi_fir.cpp:32) [75]  (6.54 ns)

 <State 17>: 6.54ns
The critical path consists of the following:
	'facc' operation ('result', axi_fir/axi_fir.cpp:32) [75]  (6.54 ns)

 <State 18>: 6.54ns
The critical path consists of the following:
	'facc' operation ('result', axi_fir/axi_fir.cpp:32) [75]  (6.54 ns)

 <State 19>: 6.54ns
The critical path consists of the following:
	'facc' operation ('result', axi_fir/axi_fir.cpp:32) [75]  (6.54 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
