<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4564" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4564{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4564{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4564{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4564{left:79px;bottom:998px;letter-spacing:-0.16px;}
#t5_4564{left:136px;bottom:998px;letter-spacing:-0.16px;}
#t6_4564{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t7_4564{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t8_4564{left:689px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t9_4564{left:689px;bottom:981px;letter-spacing:-0.15px;word-spacing:0.02px;}
#ta_4564{left:689px;bottom:959px;letter-spacing:-0.13px;}
#tb_4564{left:689px;bottom:943px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tc_4564{left:78px;bottom:918px;letter-spacing:-0.14px;}
#td_4564{left:137px;bottom:918px;letter-spacing:-0.16px;}
#te_4564{left:189px;bottom:918px;letter-spacing:-0.14px;}
#tf_4564{left:424px;bottom:918px;letter-spacing:-0.12px;}
#tg_4564{left:424px;bottom:901px;letter-spacing:-0.11px;}
#th_4564{left:424px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ti_4564{left:424px;bottom:863px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#tj_4564{left:424px;bottom:846px;letter-spacing:-0.12px;}
#tk_4564{left:689px;bottom:918px;letter-spacing:-0.13px;}
#tl_4564{left:689px;bottom:901px;letter-spacing:-0.17px;}
#tm_4564{left:189px;bottom:822px;}
#tn_4564{left:424px;bottom:822px;letter-spacing:-0.14px;}
#to_4564{left:189px;bottom:797px;letter-spacing:-0.11px;}
#tp_4564{left:424px;bottom:797px;letter-spacing:-0.12px;}
#tq_4564{left:78px;bottom:773px;letter-spacing:-0.17px;}
#tr_4564{left:137px;bottom:773px;letter-spacing:-0.15px;}
#ts_4564{left:189px;bottom:773px;letter-spacing:-0.15px;}
#tt_4564{left:424px;bottom:773px;letter-spacing:-0.12px;}
#tu_4564{left:424px;bottom:756px;letter-spacing:-0.11px;}
#tv_4564{left:689px;bottom:773px;letter-spacing:-0.12px;}
#tw_4564{left:689px;bottom:756px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4564{left:189px;bottom:732px;}
#ty_4564{left:424px;bottom:732px;letter-spacing:-0.13px;}
#tz_4564{left:689px;bottom:732px;letter-spacing:-0.11px;}
#t10_4564{left:689px;bottom:715px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t11_4564{left:689px;bottom:698px;letter-spacing:-0.12px;}
#t12_4564{left:689px;bottom:681px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4564{left:189px;bottom:657px;letter-spacing:-0.11px;}
#t14_4564{left:424px;bottom:657px;letter-spacing:-0.12px;}
#t15_4564{left:189px;bottom:632px;letter-spacing:-0.15px;}
#t16_4564{left:424px;bottom:632px;letter-spacing:-0.12px;}
#t17_4564{left:689px;bottom:632px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_4564{left:689px;bottom:616px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_4564{left:689px;bottom:599px;letter-spacing:-0.12px;}
#t1a_4564{left:689px;bottom:582px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_4564{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t1c_4564{left:424px;bottom:558px;letter-spacing:-0.12px;}
#t1d_4564{left:78px;bottom:533px;letter-spacing:-0.19px;}
#t1e_4564{left:136px;bottom:533px;letter-spacing:-0.16px;}
#t1f_4564{left:189px;bottom:533px;letter-spacing:-0.14px;}
#t1g_4564{left:424px;bottom:533px;letter-spacing:-0.12px;}
#t1h_4564{left:689px;bottom:533px;letter-spacing:-0.11px;}
#t1i_4564{left:689px;bottom:516px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_4564{left:689px;bottom:499px;letter-spacing:-0.13px;}
#t1k_4564{left:689px;bottom:483px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1l_4564{left:689px;bottom:466px;letter-spacing:-0.13px;}
#t1m_4564{left:689px;bottom:449px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_4564{left:189px;bottom:425px;letter-spacing:-0.14px;}
#t1o_4564{left:424px;bottom:425px;letter-spacing:-0.12px;}
#t1p_4564{left:189px;bottom:400px;letter-spacing:-0.16px;}
#t1q_4564{left:275px;bottom:407px;}
#t1r_4564{left:281px;bottom:400px;letter-spacing:-0.11px;}
#t1s_4564{left:424px;bottom:400px;letter-spacing:-0.11px;}
#t1t_4564{left:189px;bottom:376px;letter-spacing:-0.15px;}
#t1u_4564{left:424px;bottom:376px;letter-spacing:-0.14px;}
#t1v_4564{left:78px;bottom:351px;letter-spacing:-0.19px;}
#t1w_4564{left:136px;bottom:351px;letter-spacing:-0.16px;}
#t1x_4564{left:189px;bottom:351px;letter-spacing:-0.15px;}
#t1y_4564{left:424px;bottom:351px;letter-spacing:-0.12px;}
#t1z_4564{left:689px;bottom:351px;letter-spacing:-0.11px;}
#t20_4564{left:689px;bottom:334px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_4564{left:689px;bottom:318px;letter-spacing:-0.13px;}
#t22_4564{left:689px;bottom:301px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t23_4564{left:689px;bottom:284px;letter-spacing:-0.13px;}
#t24_4564{left:689px;bottom:267px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_4564{left:189px;bottom:243px;letter-spacing:-0.14px;}
#t26_4564{left:424px;bottom:243px;letter-spacing:-0.12px;}
#t27_4564{left:189px;bottom:218px;letter-spacing:-0.13px;}
#t28_4564{left:424px;bottom:218px;letter-spacing:-0.12px;}
#t29_4564{left:189px;bottom:194px;letter-spacing:-0.15px;}
#t2a_4564{left:424px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2b_4564{left:78px;bottom:169px;letter-spacing:-0.19px;}
#t2c_4564{left:136px;bottom:169px;letter-spacing:-0.17px;}
#t2d_4564{left:189px;bottom:169px;letter-spacing:-0.13px;}
#t2e_4564{left:424px;bottom:169px;letter-spacing:-0.12px;}
#t2f_4564{left:689px;bottom:169px;letter-spacing:-0.12px;}
#t2g_4564{left:689px;bottom:153px;letter-spacing:-0.13px;}
#t2h_4564{left:189px;bottom:128px;}
#t2i_4564{left:424px;bottom:128px;letter-spacing:-0.12px;}
#t2j_4564{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2k_4564{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2l_4564{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2m_4564{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2n_4564{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2o_4564{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2p_4564{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2q_4564{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2r_4564{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2s_4564{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4564{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4564{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4564{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4564{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4564{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4564{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4564" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4564Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4564" style="-webkit-user-select: none;"><object width="935" height="1210" data="4564/4564.svg" type="image/svg+xml" id="pdf4564" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4564" class="t s1_4564">2-42 </span><span id="t2_4564" class="t s1_4564">Vol. 4 </span>
<span id="t3_4564" class="t s2_4564">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4564" class="t s3_4564">4C8H </span><span id="t5_4564" class="t s3_4564">1224 </span><span id="t6_4564" class="t s3_4564">IA32_A_PMC7 </span><span id="t7_4564" class="t s3_4564">Full Width Writable IA32_PMC7 Alias (R/W) </span><span id="t8_4564" class="t s3_4564">(If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t9_4564" class="t s3_4564">7) &amp;&amp; </span>
<span id="ta_4564" class="t s3_4564">IA32_PERF_CAPABILITIES[ </span>
<span id="tb_4564" class="t s3_4564">13] = 1 </span>
<span id="tc_4564" class="t s3_4564">4D0H </span><span id="td_4564" class="t s3_4564">1232 </span><span id="te_4564" class="t s3_4564">IA32_MCG_EXT_CTL </span><span id="tf_4564" class="t s3_4564">Allows software to signal some MCEs to </span>
<span id="tg_4564" class="t s3_4564">only a single logical processor in the </span>
<span id="th_4564" class="t s3_4564">system. (R/W) </span>
<span id="ti_4564" class="t s3_4564">See Section 16.3.1.4, “IA32_MCG_EXT_CTL </span>
<span id="tj_4564" class="t s3_4564">MSR.” </span>
<span id="tk_4564" class="t s3_4564">If IA32_MCG_CAP.LMCE_P </span>
<span id="tl_4564" class="t s3_4564">=1 </span>
<span id="tm_4564" class="t s3_4564">0 </span><span id="tn_4564" class="t s3_4564">LMCE_EN </span>
<span id="to_4564" class="t s3_4564">63:1 </span><span id="tp_4564" class="t s3_4564">Reserved </span>
<span id="tq_4564" class="t s3_4564">500H </span><span id="tr_4564" class="t s3_4564">1280 </span><span id="ts_4564" class="t s3_4564">IA32_SGX_SVN_STATUS </span><span id="tt_4564" class="t s3_4564">Status and SVN Threshold of SGX Support </span>
<span id="tu_4564" class="t s3_4564">for ACM (R/O). </span>
<span id="tv_4564" class="t s3_4564">If CPUID.(EAX=07H, </span>
<span id="tw_4564" class="t s3_4564">ECX=0H): EBX[2] = 1 </span>
<span id="tx_4564" class="t s3_4564">0 </span><span id="ty_4564" class="t s3_4564">Lock </span><span id="tz_4564" class="t s3_4564">See Section 39.11.3, </span>
<span id="t10_4564" class="t s3_4564">“Interactions with </span>
<span id="t11_4564" class="t s3_4564">Authenticated Code </span>
<span id="t12_4564" class="t s3_4564">Modules (ACMs).” </span>
<span id="t13_4564" class="t s3_4564">15:1 </span><span id="t14_4564" class="t s3_4564">Reserved </span>
<span id="t15_4564" class="t s3_4564">23:16 </span><span id="t16_4564" class="t s3_4564">SGX_SVN_SINIT </span><span id="t17_4564" class="t s3_4564">See Section 39.11.3, </span>
<span id="t18_4564" class="t s3_4564">“Interactions with </span>
<span id="t19_4564" class="t s3_4564">Authenticated Code </span>
<span id="t1a_4564" class="t s3_4564">Modules (ACMs).” </span>
<span id="t1b_4564" class="t s3_4564">63:24 </span><span id="t1c_4564" class="t s3_4564">Reserved </span>
<span id="t1d_4564" class="t s3_4564">560H </span><span id="t1e_4564" class="t s3_4564">1376 </span><span id="t1f_4564" class="t s3_4564">IA32_RTIT_OUTPUT_BASE </span><span id="t1g_4564" class="t s3_4564">Trace Output Base Register (R/W) </span><span id="t1h_4564" class="t s3_4564">If ((CPUID.(EAX=07H, </span>
<span id="t1i_4564" class="t s3_4564">ECX=0):EBX[25] = 1) &amp;&amp; ( </span>
<span id="t1j_4564" class="t s3_4564">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t1k_4564" class="t s3_4564">CX[0] = 1) || </span>
<span id="t1l_4564" class="t s3_4564">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t1m_4564" class="t s3_4564">CX[2] = 1) ) ) </span>
<span id="t1n_4564" class="t s3_4564">6:0 </span><span id="t1o_4564" class="t s3_4564">Reserved </span>
<span id="t1p_4564" class="t s3_4564">MAXPHYADDR </span>
<span id="t1q_4564" class="t s4_4564">4 </span>
<span id="t1r_4564" class="t s3_4564">-1:7 </span><span id="t1s_4564" class="t s3_4564">Base physical address. </span>
<span id="t1t_4564" class="t s3_4564">63:MAXPHYADDR </span><span id="t1u_4564" class="t s3_4564">Reserved </span>
<span id="t1v_4564" class="t s3_4564">561H </span><span id="t1w_4564" class="t s3_4564">1377 </span><span id="t1x_4564" class="t s3_4564">IA32_RTIT_OUTPUT_MASK_PTRS </span><span id="t1y_4564" class="t s3_4564">Trace Output Mask Pointers Register (R/W) </span><span id="t1z_4564" class="t s3_4564">If ((CPUID.(EAX=07H, </span>
<span id="t20_4564" class="t s3_4564">ECX=0):EBX[25] = 1) &amp;&amp; ( </span>
<span id="t21_4564" class="t s3_4564">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t22_4564" class="t s3_4564">CX[0] = 1) || </span>
<span id="t23_4564" class="t s3_4564">(CPUID.(EAX=14H,ECX=0):E </span>
<span id="t24_4564" class="t s3_4564">CX[2] = 1) ) ) </span>
<span id="t25_4564" class="t s3_4564">6:0 </span><span id="t26_4564" class="t s3_4564">Reserved </span>
<span id="t27_4564" class="t s3_4564">31:7 </span><span id="t28_4564" class="t s3_4564">MaskOrTableOffset </span>
<span id="t29_4564" class="t s3_4564">63:32 </span><span id="t2a_4564" class="t s3_4564">Output Offset </span>
<span id="t2b_4564" class="t s3_4564">570H </span><span id="t2c_4564" class="t s3_4564">1392 </span><span id="t2d_4564" class="t s3_4564">IA32_RTIT_CTL </span><span id="t2e_4564" class="t s3_4564">Trace Control Register (R/W) </span><span id="t2f_4564" class="t s3_4564">If (CPUID.(EAX=07H, </span>
<span id="t2g_4564" class="t s3_4564">ECX=0):EBX[25] = 1) </span>
<span id="t2h_4564" class="t s3_4564">0 </span><span id="t2i_4564" class="t s3_4564">TraceEn </span>
<span id="t2j_4564" class="t s5_4564">Table 2-2. </span><span id="t2k_4564" class="t s5_4564">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2l_4564" class="t s6_4564">Register </span>
<span id="t2m_4564" class="t s6_4564">Address </span>
<span id="t2n_4564" class="t s6_4564">Architectural MSR Name / Bit Fields </span>
<span id="t2o_4564" class="t s6_4564">(Former MSR Name) </span><span id="t2p_4564" class="t s6_4564">MSR/Bit Description </span><span id="t2q_4564" class="t s6_4564">Comment </span>
<span id="t2r_4564" class="t s6_4564">Hex </span><span id="t2s_4564" class="t s6_4564">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
