// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0_ram) {
        ram[0] = "0b10111111111110100011011011011101";
        ram[1] = "0b10111111011010010111100111110101";
        ram[2] = "0b00111110100011001001101000001111";
        ram[3] = "0b10111110110110101001110100101110";
        ram[4] = "0b00111111101100101001010011100001";
        ram[5] = "0b00111111101100101101001100011001";
        ram[6] = "0b00111111010011111110010010110100";
        ram[7] = "0b00111110111101111101111101101011";
        ram[8] = "0b00111110000101001001101110110010";
        ram[9] = "0b00111111011000110100000101010010";
        ram[10] = "0b10111111110011000011101000010101";
        ram[11] = "0b10111101010111111101001011000010";
        ram[12] = "0b10111110100110000011101100110000";
        ram[13] = "0b00111110110000110001100010110111";
        ram[14] = "0b00111111010001110110010111010010";
        ram[15] = "0b00111111001110001000100101011001";
        ram[16] = "0b10111110101111111010011110010111";
        ram[17] = "0b00111111001010111001100111110100";
        ram[18] = "0b10111111010100000010000000110000";
        ram[19] = "0b10111111011001000100101101001011";
        ram[20] = "0b10111110111011101111000110000001";
        ram[21] = "0b10111111010001000011101110001101";
        ram[22] = "0b00111110110011101000100000101001";
        ram[23] = "0b00111110110000110011100101100101";
        ram[24] = "0b00111110111010110010101001001100";
        ram[25] = "0b10111110101010111101100110011111";
        ram[26] = "0b00111110001100010110111010100001";
        ram[27] = "0b00111110001100000001010111001000";
        ram[28] = "0b00111110011010011011011001011001";
        ram[29] = "0b00111110100000101011001001011000";
        ram[30] = "0b11000000011000100110111001100001";
        ram[31] = "0b10111111001000000101000101001011";
        ram[32] = "0b10111111000001100001110010001011";
        ram[33] = "0b00111110111010001010011101100110";
        ram[34] = "0b00111111010110001111011011111011";
        ram[35] = "0b10111111010110110010010000111111";
        ram[36] = "0b10111110100111011010001010111100";
        ram[37] = "0b10111110001100000111001011000111";
        ram[38] = "0b10111110010110100000100101101110";
        ram[39] = "0b00111110011001111110100101111011";
        ram[40] = "0b11000000010100110001010001101101";
        ram[41] = "0b00111110001011110101011100101001";
        ram[42] = "0b10111101101010101110111101110000";
        ram[43] = "0b00111100100010101110100010100011";
        ram[44] = "0b10111110010110010010010100110001";
        ram[45] = "0b10111110010010000101001011101001";
        ram[46] = "0b00111100110110011100001111011000";
        ram[47] = "0b00111101001010101010010001001101";
        ram[48] = "0b00111110110110101010001000010110";
        ram[49] = "0b00111110001001011001110111001010";
        ram[50] = "0b10111111110011010111110101101101";
        ram[51] = "0b00111110111011110101001101110001";
        ram[52] = "0b00111110001001010001010010001111";
        ram[53] = "0b10111101100001001110100000011111";
        ram[54] = "0b10111110000011101011110010000101";
        ram[55] = "0b10111110001000001001011010110010";
        ram[56] = "0b00111100011011010001100110000011";
        ram[57] = "0b00111101111011000001001100011000";
        ram[58] = "0b00111111001010011010111111001011";
        ram[59] = "0b10111101100011000010010001110111";
        ram[60] = "0b00111111011100101111110110100000";
        ram[61] = "0b10111110110011011111100101011001";
        ram[62] = "0b10111110110100001101001110011000";
        ram[63] = "0b00111011001000110110100111000001";
        ram[64] = "0b10111111001000010110100010001000";
        ram[65] = "0b00111110001000000010000100101110";
        ram[66] = "0b10111110010000000000111100110011";
        ram[67] = "0b00111101011000101001110011101000";
        ram[68] = "0b00111110000101111001011001110011";
        ram[69] = "0b10111111001101010011101011111101";
        ram[70] = "0b00111101101010001101010110011010";
        ram[71] = "0b00111110111010000110011110100101";
        ram[72] = "0b10111110000011101001100000000111";
        ram[73] = "0b10111110100101010010101110100101";
        ram[74] = "0b10111101101001101010001010011111";
        ram[75] = "0b00111111000001011111111001001110";
        ram[76] = "0b00111110110000001110000001100111";
        ram[77] = "0b00111110111000101101111000111111";
        ram[78] = "0b00111110111111110000011001101000";
        ram[79] = "0b00111111010010011110111010110010";
        ram[80] = "0b00111111011101111100111010010101";
        ram[81] = "0b00111110101111111011000100101110";
        ram[82] = "0b10111110010100011011101101101001";
        ram[83] = "0b10111110101001101001101000100110";
        ram[84] = "0b10111101000101000001111100110010";
        ram[85] = "0b00111110111010101010010111000101";
        ram[86] = "0b00111101111111011111100010101010";
        ram[87] = "0b00111101100110111011110000101100";
        ram[88] = "0b10111111001110011111011000111011";
        ram[89] = "0b00111111000101100101001110110000";
        ram[90] = "0b00111110100001001001111111100010";
        ram[91] = "0b10111111101100110110110110111011";
        ram[92] = "0b00111110101001010001000000100100";
        ram[93] = "0b00111110100010011011001100100101";
        ram[94] = "0b00111101000101011010110011111010";
        ram[95] = "0b00111110100100100000001110010011";
        ram[96] = "0b10111110010000101011110010010110";
        ram[97] = "0b00111111000100010010101111110011";
        ram[98] = "0b00111111101101111000010001100101";
        ram[99] = "0b10111111101111110110100001010101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0_ram("nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod_layer1_weights_0() {
    delete meminst;
}


};//endmodule
#endif
