Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Oct 29 12:22:52 2014
| Host         : jared-Lenovo running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.325   -25935.273                  13849                27931        0.020        0.000                      0                27931        0.750        0.000                       0                 11626  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -13.325   -25932.549                  13843                27832        0.020        0.000                      0                27832        0.750        0.000                       0                 11626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -0.846       -2.723                      6                   99        0.309        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        13843  Failing Endpoints,  Worst Slack      -13.325ns,  Total Violation   -25932.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.325ns  (required time - arrival time)
  Source:                 design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/sl5_reg[6][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.299ns  (logic 8.894ns (51.412%)  route 8.405ns (48.588%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.120ns = ( 8.120 - 4.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.782     2.782    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.883 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       1.653     4.536    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/s00_axis_aclk
    SLICE_X32Y97                                                      r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/sl5_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518     5.054 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/sl5_reg[6][1]/Q
                         net (fo=4, routed)           1.259     6.313    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_sl5_reg[6][1]
    SLICE_X35Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.437 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r[3]_i_152/O
                         net (fo=1, routed)           0.000     6.437    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r[3]_i_152
    SLICE_X35Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.987 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.987    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r_reg[3]_i_118
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.321 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[7]_i_823/O[1]
                         net (fo=3, routed)           0.537     7.858    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_6_data_out_r_reg[7]_i_823
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.303     8.161 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r[7]_i_825/O
                         net (fo=2, routed)           1.018     9.178    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r[7]_i_825
    SLICE_X37Y94         LUT6 (Prop_lut6_I5_O)        0.124     9.302 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r[7]_i_753/O
                         net (fo=1, routed)           0.000     9.302    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r[7]_i_753
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.852 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[7]_i_547/CO[3]
                         net (fo=1, routed)           0.000     9.852    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r_reg[7]_i_547
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.186 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[7]_i_1052/O[1]
                         net (fo=3, routed)           0.625    10.811    design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r8[9]
    SLICE_X39Y93         LUT2 (Prop_lut2_I1_O)        0.303    11.114 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r[7]_i_1055/O
                         net (fo=1, routed)           0.000    11.114    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r[7]_i_1055
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.664 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_949/CO[3]
                         net (fo=1, routed)           0.000    11.664    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_949
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_1038/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/I55[0]
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[7]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    11.892    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r_reg[7]_i_1034
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[7]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    12.006    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r_reg[7]_i_1031
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[7]_i_964/CO[3]
                         net (fo=1, routed)           0.000    12.120    design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/n_0_data_out_r_reg[7]_i_964
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.454 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/window/data_out_r_reg[7]_i_961/O[1]
                         net (fo=3, routed)           0.615    13.069    design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r74_in[29]
    SLICE_X39Y99         LUT3 (Prop_lut3_I2_O)        0.303    13.372 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r[7]_i_803/O
                         net (fo=1, routed)           0.659    14.031    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r[7]_i_803
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.429 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_686/CO[3]
                         net (fo=1, routed)           0.001    14.430    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_686
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.764 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_681/O[1]
                         net (fo=3, routed)           0.630    15.394    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_6_data_out_r_reg[7]_i_681
    SLICE_X43Y100        LUT4 (Prop_lut4_I0_O)        0.303    15.697 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r[7]_i_463/O
                         net (fo=1, routed)           0.000    15.697    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r[7]_i_463
    SLICE_X43Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.247 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_278/CO[3]
                         net (fo=1, routed)           0.000    16.247    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_278
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.361 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_276/CO[3]
                         net (fo=1, routed)           0.000    16.361    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_276
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.695 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_274/O[1]
                         net (fo=1, routed)           0.726    17.421    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_6_data_out_r_reg[7]_i_274
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    18.274 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.274    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_52
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.388 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.388    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_54
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.502 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.502    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_49
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.616 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_27
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.730 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.730    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r_reg[7]_i_6
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.952 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[7]_i_3/O[0]
                         net (fo=1, routed)           1.182    20.133    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_7_data_out_r_reg[7]_i_3
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.299    20.432 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r[7]_i_22/O
                         net (fo=1, routed)           0.797    21.229    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r[7]_i_22
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.124    21.353 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r[7]_i_5/O
                         net (fo=8, routed)           0.358    21.712    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r[7]_i_5
    SLICE_X48Y104        LUT4 (Prop_lut4_I2_O)        0.124    21.836 r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r[4]_i_1/O
                         net (fo=1, routed)           0.000    21.836    design_1_i/jmb_axi_filter_9x9_0/inst/filter/n_0_data_out_r[4]_i_1
    SLICE_X48Y104        FDRE                                         r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.378     6.378    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.469 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       1.651     8.120    design_1_i/jmb_axi_filter_9x9_0/inst/filter/s00_axis_aclk
    SLICE_X48Y104                                                     r  design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[4]/C
                         clock pessimism              0.428     8.548    
                         clock uncertainty           -0.070     8.479    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.032     8.511    design_1_i/jmb_axi_filter_9x9_0/inst/filter/data_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                         -21.836    
  -------------------------------------------------------------------
                         slack                                -13.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     1.168    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.194 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       0.578     1.772    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X63Y59                                                      r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDCE (Prop_fdce_C_Q)         0.141     1.913 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     2.005    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/A4
    SLICE_X62Y59         RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.343     1.343    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.372 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       0.847     2.219    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X62Y59                                                      r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.434     1.785    
    SLICE_X62Y59         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.985    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     4.000   1.056  RAMB36_X3Y20  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X50Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     2.000   0.750  SLICE_X50Y73  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.846ns,  Total Violation       -2.723ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.580ns (14.235%)  route 3.494ns (85.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 7.979 - 4.000 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.782     2.782    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.883 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       1.907     4.790    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X64Y103                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.456     5.246 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=17, routed)          1.543     6.789    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X62Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.913 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=293, routed)         1.951     8.865    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y80         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.378     6.378    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.469 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       1.510     7.979    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y80                                                      r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.428     8.407    
                         clock uncertainty           -0.070     8.337    
    SLICE_X26Y80         FDPE (Recov_fdpe_C_PRE)     -0.319     8.018    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                 -0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     1.168    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.194 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       0.578     1.772    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X60Y57                                                      r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDPE (Prop_fdpe_C_Q)         0.141     1.913 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.117     2.030    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X62Y57         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.343     1.343    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.372 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11627, routed)       0.847     2.219    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X62Y57                                                      r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.431     1.788    
    SLICE_X62Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.721    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.309    





