# compile vhdl design source files
vhdl xil_defaultlib  "../../../../cnt4.vhd"
vhdl xil_defaultlib  "../../../../bcd_counter.vhd"
vhdl xil_defaultlib  "../../../../../utils/mpis.vhd"
vhdl xil_defaultlib  "../../../../pwm.vhd"
vhdl xil_defaultlib  "../../../../full_adder.vhd"
vhdl xil_defaultlib  "../../../../ripple_carry_adder.vhd"
vhdl xil_defaultlib  "../../../../fsm_example1.vhd"
vhdl xil_defaultlib  "../../../../fsm_example1_test.vhd"
vhdl xil_defaultlib  "../../../../ram_lut.vhd"
vhdl xil_defaultlib  "../../../../ram_macro.vhd"
vhdl xil_defaultlib  "../../../vivado.srcs/sources_1/new/parity.vhd"
vhdl xil_defaultlib  "../../../vivado.srcs/sources_1/new/priority_encoder.vhd"
vhdl xil_defaultlib  "../../../../cnt4_test.vhd"
vhdl xil_defaultlib  "../../../../bcd_counter_test.vhd"
vhdl xil_defaultlib  "../../../../pwm_test.vhd"
vhdl xil_defaultlib  "../../../../adder_test.vhd"
vhdl xil_defaultlib  "../../../vivado.srcs/sim_1/new/parity_test.vhd"
vhdl xil_defaultlib  "../../../vivado.srcs/sim_1/new/priority_encoder_test.vhd"

# Do not sort compile order
nosort
