Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Apr 30 15:34:25 2025
| Host         : FPGA14L running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 16 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.787        0.000                      0                  346        0.122        0.000                      0                  346        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
i2s/clkw0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 30.516}     61.032          16.385          
  clkfbout_clk_wiz_1    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                           4.787        0.000                      0                  310        0.122        0.000                      0                  310        4.500        0.000                       0                   181  
i2s/clkw0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1         57.146        0.000                      0                   36        0.235        0.000                      0                   36       30.016        0.000                       0                    32  
  clkfbout_clk_wiz_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk                                     
(none)              clk                 clk                 
(none)              clk_out1_clk_wiz_1  clk                 


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_1                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk                 
(none)                                  clk_out1_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.911ns (36.457%)  route 3.331ns (63.543%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  i2s/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    i2s/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.341 r  i2s/tdata_pcm_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.341    i2s/tdata_pcm_reg[14]_i_1_n_0
    SLICE_X84Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.560 r  i2s/tdata_pcm_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.560    i2s/p_0_in[15]
    SLICE_X84Y110        FDRE                                         r  i2s/tdata_pcm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592    15.014    i2s/clk
    SLICE_X84Y110        FDRE                                         r  i2s/tdata_pcm_reg[15]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y110        FDRE (Setup_fdre_C_D)        0.109    15.347    i2s/tdata_pcm_reg[15]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.898ns (36.299%)  route 3.331ns (63.701%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  i2s/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    i2s/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.547 r  i2s/tdata_pcm_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.547    i2s/p_0_in[12]
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592    15.014    i2s/clk
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[12]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y109        FDRE (Setup_fdre_C_D)        0.109    15.347    i2s/tdata_pcm_reg[12]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.890ns (36.202%)  route 3.331ns (63.798%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  i2s/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    i2s/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.539 r  i2s/tdata_pcm_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.539    i2s/p_0_in[14]
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592    15.014    i2s/clk
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[14]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y109        FDRE (Setup_fdre_C_D)        0.109    15.347    i2s/tdata_pcm_reg[14]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.814ns (35.259%)  route 3.331ns (64.741%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  i2s/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    i2s/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.463 r  i2s/tdata_pcm_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.463    i2s/p_0_in[13]
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592    15.014    i2s/clk
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[13]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y109        FDRE (Setup_fdre_C_D)        0.109    15.347    i2s/tdata_pcm_reg[13]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.794ns (35.007%)  route 3.331ns (64.993%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.224 r  i2s/tdata_pcm_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.224    i2s/tdata_pcm_reg[10]_i_1_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.443 r  i2s/tdata_pcm_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.443    i2s/p_0_in[11]
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.592    15.014    i2s/clk
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[11]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X84Y109        FDRE (Setup_fdre_C_D)        0.109    15.347    i2s/tdata_pcm_reg[11]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.781ns (34.841%)  route 3.331ns (65.159%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.430 r  i2s/tdata_pcm_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.430    i2s/p_0_in[8]
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593    15.015    i2s/clk
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[8]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.109    15.348    i2s/tdata_pcm_reg[8]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.773ns (34.739%)  route 3.331ns (65.261%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.422 r  i2s/tdata_pcm_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.422    i2s/p_0_in[10]
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593    15.015    i2s/clk
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[10]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.109    15.348    i2s/tdata_pcm_reg[10]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.697ns (33.753%)  route 3.331ns (66.247%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.346 r  i2s/tdata_pcm_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.346    i2s/p_0_in[9]
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593    15.015    i2s/clk
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[9]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.109    15.348    i2s/tdata_pcm_reg[9]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.677ns (33.488%)  route 3.331ns (66.512%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.107 r  i2s/tdata_pcm_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    i2s/tdata_pcm_reg[6]_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.326 r  i2s/tdata_pcm_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.326    i2s/p_0_in[7]
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593    15.015    i2s/clk
    SLICE_X84Y108        FDRE                                         r  i2s/tdata_pcm_reg[7]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.109    15.348    i2s/tdata_pcm_reg[7]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 i2s/tdata_prev_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.664ns (33.315%)  route 3.331ns (66.685%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/clk
    SLICE_X87Y106        FDCE                                         r  i2s/tdata_prev_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i2s/tdata_prev_reg[1][5]/Q
                         net (fo=3, routed)           1.461     7.235    i2s/tdata_prev_reg[1][5]
    SLICE_X86Y106        LUT3 (Prop_lut3_I1_O)        0.124     7.359 r  i2s/tdata_pcm[2]_i_19/O
                         net (fo=2, routed)           1.235     8.594    i2s/tdata_pcm[2]_i_19_n_0
    SLICE_X86Y106        LUT5 (Prop_lut5_I1_O)        0.154     8.748 r  i2s/tdata_pcm[2]_i_4/O
                         net (fo=2, routed)           0.635     9.383    i2s/tdata_pcm[2]_i_4_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607     9.990 r  i2s/tdata_pcm_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.990    i2s/tdata_pcm_reg[2]_i_1_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.313 r  i2s/tdata_pcm_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.313    i2s/p_0_in[4]
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593    15.015    i2s/clk
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[4]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y107        FDRE (Setup_fdre_C_D)        0.109    15.348    i2s/tdata_pcm_reg[4]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  5.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.717    i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.075     1.595    i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    i2s/clk
    SLICE_X85Y107        FDCE                                         r  i2s/tdata_prev_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  i2s/tdata_prev_reg[0][10]/Q
                         net (fo=2, routed)           0.066     1.726    i2s/tdata_prev_reg[0][10]
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  i2s/tdata_pcm[6]_i_7/O
                         net (fo=1, routed)           0.000     1.771    i2s/tdata_pcm[6]_i_7_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.836 r  i2s/tdata_pcm_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    i2s/p_0_in[5]
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2s/clk
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[5]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.134     1.665    i2s/tdata_pcm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2s/clk
    SLICE_X85Y106        FDCE                                         r  i2s/tdata_prev_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  i2s/tdata_prev_reg[0][6]/Q
                         net (fo=2, routed)           0.066     1.727    i2s/tdata_prev_reg[0][6]
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  i2s/tdata_pcm[2]_i_8/O
                         net (fo=1, routed)           0.000     1.772    i2s/tdata_pcm[2]_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.837 r  i2s/tdata_pcm_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    i2s/p_0_in[1]
    SLICE_X84Y106        FDRE                                         r  i2s/tdata_pcm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X84Y106        FDRE                                         r  i2s/tdata_pcm_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y106        FDRE (Hold_fdre_C_D)         0.134     1.666    i2s/tdata_pcm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.842%)  route 0.075ns (23.158%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    i2s/clk
    SLICE_X85Y109        FDCE                                         r  i2s/tdata_prev_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  i2s/tdata_prev_reg[0][18]/Q
                         net (fo=3, routed)           0.075     1.735    i2s/tdata_prev_reg[0][18]
    SLICE_X84Y109        LUT5 (Prop_lut5_I1_O)        0.045     1.780 r  i2s/tdata_pcm[14]_i_6/O
                         net (fo=1, routed)           0.000     1.780    i2s/tdata_pcm[14]_i_6_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.844 r  i2s/tdata_pcm_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    i2s/p_0_in[14]
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2s/clk
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[14]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.134     1.665    i2s/tdata_pcm_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.445%)  route 0.077ns (23.555%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    i2s/clk
    SLICE_X85Y109        FDCE                                         r  i2s/tdata_prev_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  i2s/tdata_prev_reg[0][18]/Q
                         net (fo=3, routed)           0.077     1.737    i2s/tdata_prev_reg[0][18]
    SLICE_X84Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.782 r  i2s/tdata_pcm[14]_i_7/O
                         net (fo=1, routed)           0.000     1.782    i2s/tdata_pcm[14]_i_7_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.847 r  i2s/tdata_pcm_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    i2s/p_0_in[13]
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2s/clk
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[13]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.134     1.665    i2s/tdata_pcm_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    i2s/clk
    SLICE_X85Y107        FDCE                                         r  i2s/tdata_prev_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  i2s/tdata_prev_reg[0][10]/Q
                         net (fo=2, routed)           0.066     1.726    i2s/tdata_prev_reg[0][10]
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  i2s/tdata_pcm[6]_i_7/O
                         net (fo=1, routed)           0.000     1.771    i2s/tdata_pcm[6]_i_7_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.872 r  i2s/tdata_pcm_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    i2s/p_0_in[6]
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2s/clk
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[6]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.134     1.665    i2s/tdata_pcm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2s/clk
    SLICE_X85Y106        FDCE                                         r  i2s/tdata_prev_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  i2s/tdata_prev_reg[0][6]/Q
                         net (fo=2, routed)           0.066     1.727    i2s/tdata_prev_reg[0][6]
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  i2s/tdata_pcm[2]_i_8/O
                         net (fo=1, routed)           0.000     1.772    i2s/tdata_pcm[2]_i_8_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.873 r  i2s/tdata_pcm_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    i2s/p_0_in[2]
    SLICE_X84Y106        FDRE                                         r  i2s/tdata_pcm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X84Y106        FDRE                                         r  i2s/tdata_pcm_reg[2]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X84Y106        FDRE (Hold_fdre_C_D)         0.134     1.666    i2s/tdata_pcm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i2s/tdata_async_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_prev_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i2s/tdata_async_reg_reg[14]/Q
                         net (fo=4, routed)           0.168     1.828    i2s/data[0]
    SLICE_X84Y105        FDCE                                         r  i2s/tdata_prev_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X84Y105        FDCE                                         r  i2s/tdata_prev_reg[0][0]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X84Y105        FDCE (Hold_fdce_C_D)         0.085     1.620    i2s/tdata_prev_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    i2s/clk
    SLICE_X85Y109        FDCE                                         r  i2s/tdata_prev_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  i2s/tdata_prev_reg[0][17]/Q
                         net (fo=2, routed)           0.103     1.763    i2s/tdata_prev_reg[0][17]
    SLICE_X84Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  i2s/tdata_pcm[14]_i_8/O
                         net (fo=1, routed)           0.000     1.808    i2s/tdata_pcm[14]_i_8_n_0
    SLICE_X84Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.874 r  i2s/tdata_pcm_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    i2s/p_0_in[12]
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2s/clk
    SLICE_X84Y109        FDRE                                         r  i2s/tdata_pcm_reg[12]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.134     1.665    i2s/tdata_pcm_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 i2s/tdata_prev_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_pcm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.252ns (70.938%)  route 0.103ns (29.062%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.599     1.518    i2s/clk
    SLICE_X85Y107        FDCE                                         r  i2s/tdata_prev_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  i2s/tdata_prev_reg[0][9]/Q
                         net (fo=2, routed)           0.103     1.763    i2s/tdata_prev_reg[0][9]
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  i2s/tdata_pcm[6]_i_8/O
                         net (fo=1, routed)           0.000     1.808    i2s/tdata_pcm[6]_i_8_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.874 r  i2s/tdata_pcm_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    i2s/p_0_in[4]
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.036    i2s/clk
    SLICE_X84Y107        FDRE                                         r  i2s/tdata_pcm_reg[4]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.134     1.665    i2s/tdata_pcm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y104   i2s/outsel_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y104   i2s/outsel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y103   i2s/tdata_async_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y103   i2s/tdata_async_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y103   i2s/tdata_async_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y103   i2s/tdata_async_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y103   i2s/tdata_async_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y107   i2s/tdata_async_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y103   i2s/tdata_async_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y104   i2s/outsel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y103   i2s/tdata_async_reg_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  i2s/clkw0/inst/clk_in1
  To Clock:  i2s/clkw0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i2s/clkw0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2s/clkw0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       57.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.146ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.870ns (26.685%)  route 2.390ns (73.315%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 62.634 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.981     4.185    i2s/lreg[31]_i_2_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I4_O)        0.152     4.337 r  i2s/lreg[20]_i_1/O
                         net (fo=1, routed)           0.644     4.980    i2s/lreg[20]_i_1_n_0
    SLICE_X89Y102        FDRE                                         r  i2s/lreg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.600    62.634    i2s/clk_gen_fast
    SLICE_X89Y102        FDRE                                         r  i2s/lreg_reg[20]/C
                         clock pessimism              0.093    62.728    
                         clock uncertainty           -0.194    62.533    
    SLICE_X89Y102        FDRE (Setup_fdre_C_CE)      -0.407    62.126    i2s/lreg_reg[20]
  -------------------------------------------------------------------
                         required time                         62.126    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 57.146    

Slack (MET) :             57.381ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.842ns (26.117%)  route 2.382ns (73.883%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 62.631 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.979     4.183    i2s/lreg[31]_i_2_n_0
    SLICE_X89Y109        LUT5 (Prop_lut5_I3_O)        0.124     4.307 r  i2s/lreg[19]_i_1/O
                         net (fo=1, routed)           0.637     4.944    i2s/lreg[19]_i_1_n_0
    SLICE_X89Y110        FDRE                                         r  i2s/lreg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.597    62.631    i2s/clk_gen_fast
    SLICE_X89Y110        FDRE                                         r  i2s/lreg_reg[19]/C
                         clock pessimism              0.093    62.725    
                         clock uncertainty           -0.194    62.530    
    SLICE_X89Y110        FDRE (Setup_fdre_C_CE)      -0.205    62.325    i2s/lreg_reg[19]
  -------------------------------------------------------------------
                         required time                         62.325    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 57.381    

Slack (MET) :             57.490ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.870ns (29.496%)  route 2.080ns (70.504%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 62.631 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.979     4.183    i2s/lreg[31]_i_2_n_0
    SLICE_X89Y109        LUT5 (Prop_lut5_I1_O)        0.152     4.335 r  i2s/lreg[29]_i_1/O
                         net (fo=1, routed)           0.335     4.670    i2s/lreg[29]_i_1_n_0
    SLICE_X88Y110        FDRE                                         r  i2s/lreg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.597    62.631    i2s/clk_gen_fast
    SLICE_X88Y110        FDRE                                         r  i2s/lreg_reg[29]/C
                         clock pessimism              0.093    62.725    
                         clock uncertainty           -0.194    62.530    
    SLICE_X88Y110        FDRE (Setup_fdre_C_CE)      -0.371    62.159    i2s/lreg_reg[29]
  -------------------------------------------------------------------
                         required time                         62.159    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 57.490    

Slack (MET) :             57.499ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.842ns (27.091%)  route 2.266ns (72.909%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 62.633 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.981     4.185    i2s/lreg[31]_i_2_n_0
    SLICE_X89Y103        LUT5 (Prop_lut5_I3_O)        0.124     4.309 r  i2s/lreg[17]_i_1/O
                         net (fo=1, routed)           0.519     4.828    i2s/lreg[17]_i_1_n_0
    SLICE_X89Y103        FDRE                                         r  i2s/lreg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599    62.633    i2s/clk_gen_fast
    SLICE_X89Y103        FDRE                                         r  i2s/lreg_reg[17]/C
                         clock pessimism              0.093    62.727    
                         clock uncertainty           -0.194    62.532    
    SLICE_X89Y103        FDRE (Setup_fdre_C_CE)      -0.205    62.327    i2s/lreg_reg[17]
  -------------------------------------------------------------------
                         required time                         62.327    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 57.499    

Slack (MET) :             57.501ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.868ns (29.896%)  route 2.035ns (70.104%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 62.632 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.597     3.800    i2s/lreg[31]_i_2_n_0
    SLICE_X89Y107        LUT5 (Prop_lut5_I1_O)        0.150     3.950 r  i2s/lreg[31]_i_1/O
                         net (fo=1, routed)           0.673     4.623    i2s/lreg[31]_i_1_n_0
    SLICE_X89Y108        FDRE                                         r  i2s/lreg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.598    62.632    i2s/clk_gen_fast
    SLICE_X89Y108        FDRE                                         r  i2s/lreg_reg[31]/C
                         clock pessimism              0.093    62.726    
                         clock uncertainty           -0.194    62.531    
    SLICE_X89Y108        FDRE (Setup_fdre_C_CE)      -0.407    62.124    i2s/lreg_reg[31]
  -------------------------------------------------------------------
                         required time                         62.124    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 57.501    

Slack (MET) :             57.569ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.868ns (30.311%)  route 1.996ns (69.689%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 62.630 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.754     3.958    i2s/lreg[31]_i_2_n_0
    SLICE_X89Y109        LUT5 (Prop_lut5_I0_O)        0.150     4.108 r  i2s/lreg[30]_i_1/O
                         net (fo=1, routed)           0.476     4.584    i2s/lreg[30]_i_1_n_0
    SLICE_X88Y111        FDRE                                         r  i2s/lreg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596    62.630    i2s/clk_gen_fast
    SLICE_X88Y111        FDRE                                         r  i2s/lreg_reg[30]/C
                         clock pessimism              0.093    62.724    
                         clock uncertainty           -0.194    62.529    
    SLICE_X88Y111        FDRE (Setup_fdre_C_CE)      -0.377    62.152    i2s/lreg_reg[30]
  -------------------------------------------------------------------
                         required time                         62.152    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                 57.569    

Slack (MET) :             57.589ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.045ns (34.217%)  route 2.009ns (65.783%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 62.633 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT3 (Prop_lut3_I0_O)        0.294     3.198 r  i2s/left_valid_i_2/O
                         net (fo=3, routed)           0.845     4.043    i2s/left_valid_i_2_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I5_O)        0.332     4.375 r  i2s/lreg[14]_i_1/O
                         net (fo=1, routed)           0.399     4.774    i2s/lreg[14]_i_1_n_0
    SLICE_X88Y104        FDRE                                         r  i2s/lreg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599    62.633    i2s/clk_gen_fast
    SLICE_X88Y104        FDRE                                         r  i2s/lreg_reg[14]/C
                         clock pessimism              0.093    62.727    
                         clock uncertainty           -0.194    62.532    
    SLICE_X88Y104        FDRE (Setup_fdre_C_CE)      -0.169    62.363    i2s/lreg_reg[14]
  -------------------------------------------------------------------
                         required time                         62.363    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                 57.589    

Slack (MET) :             57.613ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.842ns (28.113%)  route 2.153ns (71.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 62.634 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.777     3.981    i2s/lreg[31]_i_2_n_0
    SLICE_X88Y103        LUT5 (Prop_lut5_I0_O)        0.124     4.105 r  i2s/lreg[22]_i_1/O
                         net (fo=1, routed)           0.610     4.715    i2s/lreg[22]_i_1_n_0
    SLICE_X87Y102        FDRE                                         r  i2s/lreg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.600    62.634    i2s/clk_gen_fast
    SLICE_X87Y102        FDRE                                         r  i2s/lreg_reg[22]/C
                         clock pessimism              0.093    62.728    
                         clock uncertainty           -0.194    62.533    
    SLICE_X87Y102        FDRE (Setup_fdre_C_CE)      -0.205    62.328    i2s/lreg_reg[22]
  -------------------------------------------------------------------
                         required time                         62.328    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 57.613    

Slack (MET) :             57.614ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.842ns (28.148%)  route 2.149ns (71.852%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 62.631 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT4 (Prop_lut4_I2_O)        0.299     3.203 r  i2s/lreg[31]_i_2/O
                         net (fo=16, routed)          0.775     3.979    i2s/lreg[31]_i_2_n_0
    SLICE_X88Y109        LUT5 (Prop_lut5_I4_O)        0.124     4.103 r  i2s/lreg[24]_i_1/O
                         net (fo=1, routed)           0.608     4.711    i2s/lreg[24]_i_1_n_0
    SLICE_X87Y110        FDRE                                         r  i2s/lreg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.597    62.631    i2s/clk_gen_fast
    SLICE_X87Y110        FDRE                                         r  i2s/lreg_reg[24]/C
                         clock pessimism              0.093    62.725    
                         clock uncertainty           -0.194    62.530    
    SLICE_X87Y110        FDRE (Setup_fdre_C_CE)      -0.205    62.325    i2s/lreg_reg[24]
  -------------------------------------------------------------------
                         required time                         62.325    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                 57.614    

Slack (MET) :             57.639ns  (required time - arrival time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/lreg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_1 rise@61.032ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.045ns (35.211%)  route 1.923ns (64.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 62.633 - 61.032 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.419     2.139 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.765     2.904    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT3 (Prop_lut3_I0_O)        0.294     3.198 r  i2s/left_valid_i_2/O
                         net (fo=3, routed)           0.835     4.033    i2s/left_valid_i_2_n_0
    SLICE_X88Y104        LUT6 (Prop_lut6_I5_O)        0.332     4.365 r  i2s/lreg[15]_i_1/O
                         net (fo=1, routed)           0.323     4.688    i2s/lreg[15]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  i2s/lreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     61.032    61.032 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    61.032 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683    62.715    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    59.020 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    60.944    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    61.035 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599    62.633    i2s/clk_gen_fast
    SLICE_X86Y104        FDRE                                         r  i2s/lreg_reg[15]/C
                         clock pessimism              0.093    62.727    
                         clock uncertainty           -0.194    62.532    
    SLICE_X86Y104        FDRE (Setup_fdre_C_CE)      -0.205    62.327    i2s/lreg_reg[15]
  -------------------------------------------------------------------
                         required time                         62.327    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                 57.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i2s/left_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/xpm_cdc_pulse_inst/src_level_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X87Y103        FDRE                                         r  i2s/left_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  i2s/left_valid_reg/Q
                         net (fo=2, routed)           0.158     0.904    i2s/xpm_cdc_pulse_inst/src_pulse
    SLICE_X87Y103        LUT4 (Prop_lut4_I1_O)        0.043     0.947 r  i2s/xpm_cdc_pulse_inst/src_level_ff_i_1/O
                         net (fo=1, routed)           0.000     0.947    i2s/xpm_cdc_pulse_inst/src_level_ff_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_level_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/xpm_cdc_pulse_inst/src_clk
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_level_ff_reg/C
                         clock pessimism             -0.272     0.605    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.107     0.712    i2s/xpm_cdc_pulse_inst/src_level_ff_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i2s/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/ws_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.247%)  route 0.163ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 r  i2s/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.163     0.931    i2s/ws_cnt_reg[5]_0[0]
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.045     0.976 r  i2s/ws_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     0.976    i2s/ws_cnt[5]
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[5]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X88Y106        FDCE (Hold_fdce_C_D)         0.121     0.726    i2s/ws_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i2s/left_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/xpm_cdc_pulse_inst/src_in_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X87Y103        FDRE                                         r  i2s/left_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  i2s/left_valid_reg/Q
                         net (fo=2, routed)           0.158     0.904    i2s/xpm_cdc_pulse_inst/src_pulse
    SLICE_X87Y103        LUT2 (Prop_lut2_I0_O)        0.045     0.949 r  i2s/xpm_cdc_pulse_inst/src_in_ff_i_1/O
                         net (fo=1, routed)           0.000     0.949    i2s/xpm_cdc_pulse_inst/src_in_ff_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_in_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/xpm_cdc_pulse_inst/src_clk
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_in_ff_reg/C
                         clock pessimism             -0.272     0.605    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.092     0.697    i2s/xpm_cdc_pulse_inst/src_in_ff_reg
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2s/ws_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/ws_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 r  i2s/ws_cnt_reg[1]/Q
                         net (fo=24, routed)          0.187     0.956    i2s/ws_cnt_reg_n_0_[1]
    SLICE_X88Y106        LUT5 (Prop_lut5_I1_O)        0.043     0.999 r  i2s/ws_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.999    i2s/ws_cnt[4]
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[4]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X88Y106        FDCE (Hold_fdce_C_D)         0.131     0.736    i2s/ws_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i2s/ws_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/ws_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 r  i2s/ws_cnt_reg[1]/Q
                         net (fo=24, routed)          0.187     0.956    i2s/ws_cnt_reg_n_0_[1]
    SLICE_X88Y106        LUT4 (Prop_lut4_I2_O)        0.045     1.001 r  i2s/ws_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.001    i2s/ws_cnt[3]
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[3]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X88Y106        FDCE (Hold_fdce_C_D)         0.121     0.726    i2s/ws_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i2s/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/ws_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.914%)  route 0.256ns (55.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 f  i2s/ws_cnt_reg[0]/Q
                         net (fo=25, routed)          0.256     1.025    i2s/ws_cnt_reg_n_0_[0]
    SLICE_X88Y106        LUT1 (Prop_lut1_I0_O)        0.045     1.070 r  i2s/ws_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.070    i2s/ws_cnt[0]
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X88Y106        FDCE (Hold_fdce_C_D)         0.121     0.726    i2s/ws_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 i2s/ws_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/left_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.366%)  route 0.309ns (59.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 r  i2s/ws_cnt_reg[3]/Q
                         net (fo=22, routed)          0.309     1.077    i2s/ws_cnt_reg_n_0_[3]
    SLICE_X87Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.122 r  i2s/left_valid_i_1/O
                         net (fo=1, routed)           0.000     1.122    i2s/left_valid0
    SLICE_X87Y103        FDRE                                         r  i2s/left_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X87Y103        FDRE                                         r  i2s/left_valid_reg/C
                         clock pessimism             -0.256     0.621    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.091     0.712    i2s/left_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 i2s/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/ws_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.208ns (37.425%)  route 0.348ns (62.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 r  i2s/ws_cnt_reg[0]/Q
                         net (fo=25, routed)          0.348     1.116    i2s/ws_cnt_reg_n_0_[0]
    SLICE_X88Y106        LUT3 (Prop_lut3_I1_O)        0.044     1.160 r  i2s/ws_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.160    i2s/ws_cnt[2]
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[2]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X88Y106        FDCE (Hold_fdce_C_D)         0.131     0.736    i2s/ws_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 i2s/ws_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/ws_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.537%)  route 0.348ns (62.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 r  i2s/ws_cnt_reg[0]/Q
                         net (fo=25, routed)          0.348     1.116    i2s/ws_cnt_reg_n_0_[0]
    SLICE_X88Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.161 r  i2s/ws_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.161    i2s/ws_cnt[1]
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[1]/C
                         clock pessimism             -0.272     0.605    
    SLICE_X88Y106        FDCE (Hold_fdce_C_D)         0.120     0.725    i2s/ws_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i2s/ds_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/ws_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.227ns (45.369%)  route 0.273ns (54.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X89Y106        FDRE                                         r  i2s/ds_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDRE (Prop_fdre_C_Q)         0.128     0.733 f  i2s/ds_cnt_reg[1]/Q
                         net (fo=5, routed)           0.157     0.890    i2s/ds_cnt[1]
    SLICE_X89Y106        LUT2 (Prop_lut2_I1_O)        0.099     0.989 r  i2s/ws_cnt[5]_i_1/O
                         net (fo=6, routed)           0.116     1.105    i2s/en
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/C
                         clock pessimism             -0.259     0.618    
    SLICE_X88Y106        FDCE (Hold_fdce_C_CE)       -0.016     0.602    i2s/ws_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 30.516 }
Period(ns):         61.032
Sources:            { i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         61.032      58.876     BUFGCTRL_X0Y0    i2s/clkw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         61.032      59.783     MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X89Y111    i2s/bclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X89Y106    i2s/ds_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X89Y106    i2s/ds_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X87Y103    i2s/left_valid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X88Y104    i2s/lreg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X86Y104    i2s/lreg_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X88Y103    i2s/lreg_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X89Y103    i2s/lreg_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       61.032      152.328    MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2s/bclk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2s/bclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X87Y103    i2s/left_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X87Y103    i2s/left_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X88Y104    i2s/lreg_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X88Y104    i2s/lreg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2s/bclk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y111    i2s/bclk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X89Y106    i2s/ds_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X87Y103    i2s/left_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X87Y103    i2s/left_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X88Y104    i2s/lreg_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X88Y104    i2s/lreg_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i2s/clkw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    i2s/clkw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  i2s/clkw0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.596ns  (logic 4.010ns (41.792%)  route 5.585ns (58.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y103        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[2]/Q
                         net (fo=1, routed)           5.585    11.358    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.912 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.912    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.468ns  (logic 4.008ns (42.336%)  route 5.460ns (57.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y104        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[5]/Q
                         net (fo=1, routed)           5.460    11.232    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    14.784 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.784    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.421ns  (logic 4.011ns (42.577%)  route 5.410ns (57.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y105        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[9]/Q
                         net (fo=1, routed)           5.410    11.182    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.737 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.737    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 4.008ns (42.548%)  route 5.412ns (57.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y105        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[10]/Q
                         net (fo=1, routed)           5.412    11.184    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    14.736 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.736    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.321ns  (logic 4.026ns (43.198%)  route 5.294ns (56.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y103        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[1]/Q
                         net (fo=1, routed)           5.294    11.067    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    14.637 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.637    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.073ns  (logic 4.010ns (44.199%)  route 5.063ns (55.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y104        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[6]/Q
                         net (fo=1, routed)           5.063    10.835    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    14.389 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.389    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 4.008ns (44.219%)  route 5.056ns (55.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y103        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[3]/Q
                         net (fo=1, routed)           5.056    10.828    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    14.380 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.380    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.741ns  (logic 4.008ns (45.847%)  route 4.734ns (54.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y105        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[11]/Q
                         net (fo=1, routed)           4.734    10.506    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    14.058 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.058    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 4.004ns (45.943%)  route 4.711ns (54.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X82Y104        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[7]/Q
                         net (fo=1, routed)           4.711    10.483    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    14.031 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.031    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 4.025ns (46.289%)  route 4.670ns (53.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.714     5.316    lt/encoder_i/output_reg/clk
    SLICE_X83Y103        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.456     5.772 r  lt/encoder_i/output_reg/data_o_reg[0]/Q
                         net (fo=1, routed)           4.670    10.443    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    14.012 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.012    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.773ns  (logic 1.392ns (50.214%)  route 1.380ns (49.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y105        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[12]/Q
                         net (fo=1, routed)           1.380     3.041    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.292 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.292    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.373ns (47.841%)  route 1.497ns (52.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y103        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[4]/Q
                         net (fo=1, routed)           1.497     3.158    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.390 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.390    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.397ns (48.319%)  route 1.494ns (51.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y104        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[8]/Q
                         net (fo=1, routed)           1.494     3.154    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.410 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.410    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.377ns (47.536%)  route 1.520ns (52.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[14]/Q
                         net (fo=1, routed)           1.520     3.180    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.416 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.416    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.394ns (46.695%)  route 1.592ns (53.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[13]/Q
                         net (fo=1, routed)           1.592     3.252    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.505 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.505    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.019ns  (logic 1.362ns (45.121%)  route 1.657ns (54.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y106        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[15]/Q
                         net (fo=1, routed)           1.657     3.317    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.539 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.539    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.223ns  (logic 1.410ns (43.766%)  route 1.812ns (56.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X83Y103        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[0]/Q
                         net (fo=1, routed)           1.812     3.473    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     4.742 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.742    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.389ns (42.987%)  route 1.843ns (57.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y104        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[7]/Q
                         net (fo=1, routed)           1.843     3.503    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.751 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.751    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.241ns  (logic 1.393ns (42.991%)  route 1.848ns (57.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y105        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[11]/Q
                         net (fo=1, routed)           1.848     3.508    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.761 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.761    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lt/encoder_i/output_reg/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.453ns  (logic 1.396ns (40.429%)  route 2.057ns (59.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.600     1.519    lt/encoder_i/output_reg/clk
    SLICE_X82Y104        FDCE                                         r  lt/encoder_i/output_reg/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lt/encoder_i/output_reg/data_o_reg[6]/Q
                         net (fo=1, routed)           2.057     3.717    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     4.972 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.972    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.166%)  route 0.925ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.925     6.663    i2s/valid_fast
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[27]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.166%)  route 0.925ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.925     6.663    i2s/valid_fast
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[28]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.166%)  route 0.925ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.925     6.663    i2s/valid_fast
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[29]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.166%)  route 0.925ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.925     6.663    i2s/valid_fast
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[30]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.166%)  route 0.925ns (68.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.925     6.663    i2s/valid_fast
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[31]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.785%)  route 0.786ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.786     6.523    i2s/valid_fast
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[19]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.785%)  route 0.786ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.786     6.523    i2s/valid_fast
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[23]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.785%)  route 0.786ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.786     6.523    i2s/valid_fast
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[24]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.785%)  route 0.786ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.786     6.523    i2s/valid_fast
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[25]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.785%)  route 0.786ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.716     5.318    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.419     5.737 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.786     6.523    i2s/valid_fast
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[14]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[15]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[16]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[17]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[18]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[20]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[21]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.092%)  route 0.191ns (59.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.191     1.840    i2s/valid_fast
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[22]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.321%)  route 0.309ns (70.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.309     1.957    i2s/valid_fast
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[19]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s/tdata_async_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.321%)  route 0.309ns (70.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.601     1.520    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/Q
                         net (fo=19, routed)          0.309     1.957    i2s/valid_fast
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/lreg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.300ns  (logic 0.518ns (39.851%)  route 0.782ns (60.149%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2s/clk_gen_fast
    SLICE_X88Y111        FDRE                                         r  i2s/lreg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.518     2.235 r  i2s/lreg_reg[30]/Q
                         net (fo=1, routed)           0.782     3.017    i2s/lreg[30]
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[30]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.290ns  (logic 0.518ns (40.152%)  route 0.772ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.716     1.718    i2s/clk_gen_fast
    SLICE_X88Y110        FDRE                                         r  i2s/lreg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     2.236 r  i2s/lreg_reg[29]/Q
                         net (fo=1, routed)           0.772     3.008    i2s/lreg[29]
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[29]/C

Slack:                    inf
  Source:                 i2s/xpm_cdc_pulse_inst/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.419ns (33.942%)  route 0.815ns (66.058%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/xpm_cdc_pulse_inst/src_clk
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.419     2.139 r  i2s/xpm_cdc_pulse_inst/src_level_ff_reg/Q
                         net (fo=2, routed)           0.815     2.954    i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/src_in
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.596     5.018    i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.687%)  route 0.638ns (58.313%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.717     1.719    i2s/clk_gen_fast
    SLICE_X89Y107        FDRE                                         r  i2s/lreg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.456     2.175 r  i2s/lreg_reg[28]/Q
                         net (fo=1, routed)           0.638     2.813    i2s/lreg[28]
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[28]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.190%)  route 0.625ns (57.810%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.719     1.721    i2s/clk_gen_fast
    SLICE_X86Y102        FDRE                                         r  i2s/lreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.456     2.177 r  i2s/lreg_reg[21]/Q
                         net (fo=1, routed)           0.625     2.802    i2s/lreg[21]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594     5.016    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[21]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.537%)  route 0.616ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X89Y105        FDRE                                         r  i2s/lreg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.456     2.176 r  i2s/lreg_reg[23]/Q
                         net (fo=1, routed)           0.616     2.792    i2s/lreg[23]
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[23]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.612%)  route 0.614ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.719     1.721    i2s/clk_gen_fast
    SLICE_X89Y102        FDRE                                         r  i2s/lreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.456     2.177 r  i2s/lreg_reg[20]/Q
                         net (fo=1, routed)           0.614     2.791    i2s/lreg[20]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.594     5.016    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[20]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.857%)  route 0.608ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.716     1.718    i2s/clk_gen_fast
    SLICE_X87Y110        FDRE                                         r  i2s/lreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  i2s/lreg_reg[24]/Q
                         net (fo=1, routed)           0.608     2.782    i2s/lreg[24]
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[24]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.263%)  route 0.473ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X88Y105        FDRE                                         r  i2s/lreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.518     2.238 r  i2s/lreg_reg[25]/Q
                         net (fo=1, routed)           0.473     2.711    i2s/lreg[25]
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[25]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.717     1.719    i2s/clk_gen_fast
    SLICE_X89Y108        FDRE                                         r  i2s/lreg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.456     2.175 r  i2s/lreg_reg[31]/Q
                         net (fo=1, routed)           0.520     2.695    i2s/lreg[31]
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.595     5.017    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/lreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.602     0.604    i2s/clk_gen_fast
    SLICE_X89Y109        FDRE                                         r  i2s/lreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  i2s/lreg_reg[27]/Q
                         net (fo=1, routed)           0.112     0.857    i2s/lreg[27]
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[27]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.205%)  route 0.114ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X89Y103        FDRE                                         r  i2s/lreg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  i2s/lreg_reg[17]/Q
                         net (fo=1, routed)           0.114     0.860    i2s/lreg[17]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[17]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.602     0.604    i2s/clk_gen_fast
    SLICE_X88Y109        FDRE                                         r  i2s/lreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.164     0.768 r  i2s/lreg_reg[26]/Q
                         net (fo=1, routed)           0.116     0.884    i2s/lreg[26]
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[26]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.602     0.604    i2s/clk_gen_fast
    SLICE_X89Y108        FDRE                                         r  i2s/lreg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  i2s/lreg_reg[31]/Q
                         net (fo=1, routed)           0.170     0.915    i2s/lreg[31]
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X88Y108        FDRE                                         r  i2s/tdata_async_reg_reg[31]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.008%)  route 0.172ns (54.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2s/clk_gen_fast
    SLICE_X89Y110        FDRE                                         r  i2s/lreg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y110        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  i2s/lreg_reg[19]/Q
                         net (fo=1, routed)           0.172     0.916    i2s/lreg[19]
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X88Y107        FDRE                                         r  i2s/tdata_async_reg_reg[19]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.207%)  route 0.171ns (54.793%))
  Logic Levels:           0  
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.604     0.606    i2s/clk_gen_fast
    SLICE_X87Y102        FDRE                                         r  i2s/lreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141     0.747 r  i2s/lreg_reg[22]/Q
                         net (fo=1, routed)           0.171     0.918    i2s/lreg[22]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[22]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X86Y103        FDRE                                         r  i2s/lreg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  i2s/lreg_reg[18]/Q
                         net (fo=1, routed)           0.173     0.918    i2s/lreg[18]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[18]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.833%)  route 0.173ns (55.167%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X86Y104        FDRE                                         r  i2s/lreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.141     0.746 r  i2s/lreg_reg[15]/Q
                         net (fo=1, routed)           0.173     0.919    i2s/lreg[15]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[15]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.665%)  route 0.153ns (48.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y103        FDRE                                         r  i2s/lreg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_fdre_C_Q)         0.164     0.769 r  i2s/lreg_reg[16]/Q
                         net (fo=1, routed)           0.153     0.922    i2s/lreg[16]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[16]/C

Slack:                    inf
  Source:                 i2s/lreg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s/tdata_async_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.492%)  route 0.154ns (48.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y104        FDRE                                         r  i2s/lreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_fdre_C_Q)         0.164     0.769 r  i2s/lreg_reg[14]/Q
                         net (fo=1, routed)           0.154     0.923    i2s/lreg[14]
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X85Y103        FDRE                                         r  i2s/tdata_async_reg_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 4.047ns (68.337%)  route 1.875ns (31.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.718     1.720    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518     2.238 r  i2s/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           1.875     4.113    i2s_lrclk_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529     7.642 r  i2s_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     7.642    i2s_lrclk
    F6                                                                r  i2s_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.998ns (70.499%)  route 1.673ns (29.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809     1.809    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.715     1.717    i2s/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.456     2.173 r  i2s/bclk_reg/Q
                         net (fo=1, routed)           1.673     3.846    i2s_clk_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542     7.388 r  i2s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     7.388    i2s_clk
    G6                                                                r  i2s_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.384ns (80.838%)  route 0.328ns (19.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.601     0.603    i2s/clk_gen_fast
    SLICE_X89Y111        FDRE                                         r  i2s/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  i2s/bclk_reg/Q
                         net (fo=1, routed)           0.328     1.072    i2s_clk_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     2.315 r  i2s_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.315    i2s_clk
    G6                                                                r  i2s_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/ws_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            i2s_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.394ns (76.416%)  route 0.430ns (23.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.603     0.605    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164     0.769 r  i2s/ws_cnt_reg[5]/Q
                         net (fo=4, routed)           0.430     1.199    i2s_lrclk_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     2.429 r  i2s_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.429    i2s_lrclk
    F6                                                                r  i2s_lrclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/clkw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i2s/clkw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.809    26.809    i2s/clkw0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  i2s/clkw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    i2s/clkw0/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    25.002 f  i2s/clkw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    i2s/clkw0/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  i2s/clkw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/clkw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            i2s/clkw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.624     0.624    i2s/clkw0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  i2s/clkw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    i2s/clkw0/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  i2s/clkw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    i2s/clkw0/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  i2s/clkw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            lt/abs_value_i/output_reg/data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.994     9.646    lt/abs_value_i/output_reg/dest_rst
    SLICE_X83Y111        FDCE                                         f  lt/abs_value_i/output_reg/data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.591     5.013    lt/abs_value_i/output_reg/clk
    SLICE_X83Y111        FDCE                                         r  lt/abs_value_i/output_reg/data_o_reg[10]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            lt/abs_value_i/output_reg/data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.994     9.646    lt/abs_value_i/output_reg/dest_rst
    SLICE_X83Y111        FDCE                                         f  lt/abs_value_i/output_reg/data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.591     5.013    lt/abs_value_i/output_reg/clk
    SLICE_X83Y111        FDCE                                         r  lt/abs_value_i/output_reg/data_o_reg[11]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            lt/abs_value_i/output_reg/data_o_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.994     9.646    lt/abs_value_i/output_reg/dest_rst
    SLICE_X83Y111        FDCE                                         f  lt/abs_value_i/output_reg/data_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.591     5.013    lt/abs_value_i/output_reg/clk
    SLICE_X83Y111        FDCE                                         r  lt/abs_value_i/output_reg/data_o_reg[12]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            lt/abs_value_i/output_reg/data_o_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.994     9.646    lt/abs_value_i/output_reg/dest_rst
    SLICE_X83Y111        FDCE                                         f  lt/abs_value_i/output_reg/data_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.591     5.013    lt/abs_value_i/output_reg/clk
    SLICE_X83Y111        FDCE                                         r  lt/abs_value_i/output_reg/data_o_reg[13]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            lt/abs_value_i/output_reg/data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.994     9.646    lt/abs_value_i/output_reg/dest_rst
    SLICE_X83Y111        FDCE                                         f  lt/abs_value_i/output_reg/data_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.591     5.013    lt/abs_value_i/output_reg/clk
    SLICE_X83Y111        FDCE                                         r  lt/abs_value_i/output_reg/data_o_reg[14]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            lt/abs_value_i/output_reg/data_o_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.631ns (16.909%)  route 8.015ns (83.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.994     9.646    lt/abs_value_i/output_reg/dest_rst
    SLICE_X83Y111        FDCE                                         f  lt/abs_value_i/output_reg/data_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.591     5.013    lt/abs_value_i/output_reg/clk
    SLICE_X83Y111        FDCE                                         r  lt/abs_value_i/output_reg/data_o_reg[15]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.470ns  (logic 1.631ns (17.224%)  route 7.839ns (82.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.818     9.470    i2s/dest_rst
    SLICE_X85Y108        FDCE                                         f  i2s/tdata_prev_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593     5.015    i2s/clk
    SLICE_X85Y108        FDCE                                         r  i2s/tdata_prev_reg[0][13]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.470ns  (logic 1.631ns (17.224%)  route 7.839ns (82.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.818     9.470    i2s/dest_rst
    SLICE_X85Y108        FDCE                                         f  i2s/tdata_prev_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593     5.015    i2s/clk
    SLICE_X85Y108        FDCE                                         r  i2s/tdata_prev_reg[0][14]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.470ns  (logic 1.631ns (17.224%)  route 7.839ns (82.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.818     9.470    i2s/dest_rst
    SLICE_X85Y108        FDCE                                         f  i2s/tdata_prev_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593     5.015    i2s/clk
    SLICE_X85Y108        FDCE                                         r  i2s/tdata_prev_reg[0][15]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.470ns  (logic 1.631ns (17.224%)  route 7.839ns (82.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         2.818     9.470    i2s/dest_rst
    SLICE_X85Y108        FDCE                                         f  i2s/tdata_prev_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.593     5.015    i2s/clk
    SLICE_X85Y108        FDCE                                         r  i2s/tdata_prev_reg[0][16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/xpm_cdc_pulse_inst/dest_event_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.320ns (12.087%)  route 2.324ns (87.913%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.324     2.599    i2s/xpm_cdc_pulse_inst/lopt
    SLICE_X87Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.644 r  i2s/xpm_cdc_pulse_inst/dest_event_ff_i_1/O
                         net (fo=1, routed)           0.000     2.644    i2s/xpm_cdc_pulse_inst/dest_event_ff_i_1_n_0
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_event_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_event_ff_reg/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.644ns  (logic 0.320ns (12.087%)  route 2.324ns (87.913%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.324     2.599    i2s/xpm_cdc_pulse_inst/lopt
    SLICE_X87Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.644 r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_i_1/O
                         net (fo=1, routed)           0.000     2.644    i2s/xpm_cdc_pulse_inst/dest_pulse_ff_i_1_n_0
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/xpm_cdc_pulse_inst/dest_clk
    SLICE_X87Y104        FDRE                                         r  i2s/xpm_cdc_pulse_inst/dest_pulse_ff_reg/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[1][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.835ns  (logic 0.320ns (11.275%)  route 2.515ns (88.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.244     2.835    i2s/dest_rst
    SLICE_X87Y105        FDCE                                         f  i2s/tdata_prev_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/clk
    SLICE_X87Y105        FDCE                                         r  i2s/tdata_prev_reg[1][7]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[3][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.839ns  (logic 0.320ns (11.257%)  route 2.519ns (88.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.248     2.839    i2s/dest_rst
    SLICE_X86Y105        FDCE                                         f  i2s/tdata_prev_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/clk
    SLICE_X86Y105        FDCE                                         r  i2s/tdata_prev_reg[3][0]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[3][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.839ns  (logic 0.320ns (11.257%)  route 2.519ns (88.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.248     2.839    i2s/dest_rst
    SLICE_X86Y105        FDCE                                         f  i2s/tdata_prev_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/clk
    SLICE_X86Y105        FDCE                                         r  i2s/tdata_prev_reg[3][2]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[3][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.839ns  (logic 0.320ns (11.257%)  route 2.519ns (88.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.248     2.839    i2s/dest_rst
    SLICE_X86Y105        FDCE                                         f  i2s/tdata_prev_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/clk
    SLICE_X86Y105        FDCE                                         r  i2s/tdata_prev_reg[3][3]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[3][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.839ns  (logic 0.320ns (11.257%)  route 2.519ns (88.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.248     2.839    i2s/dest_rst
    SLICE_X86Y105        FDCE                                         f  i2s/tdata_prev_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/clk
    SLICE_X86Y105        FDCE                                         r  i2s/tdata_prev_reg[3][7]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[3][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.839ns  (logic 0.320ns (11.257%)  route 2.519ns (88.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.248     2.839    i2s/dest_rst
    SLICE_X86Y105        FDCE                                         f  i2s/tdata_prev_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/clk
    SLICE_X86Y105        FDCE                                         r  i2s/tdata_prev_reg[3][8]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[3][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.839ns  (logic 0.320ns (11.257%)  route 2.519ns (88.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.248     2.839    i2s/dest_rst
    SLICE_X86Y105        FDCE                                         f  i2s/tdata_prev_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.872     2.038    i2s/clk
    SLICE_X86Y105        FDCE                                         r  i2s/tdata_prev_reg[3][9]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/tdata_prev_reg[3][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.844ns  (logic 0.320ns (11.236%)  route 2.525ns (88.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           2.271     2.546    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.045     2.591 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.254     2.844    i2s/dest_rst
    SLICE_X84Y103        FDCE                                         f  i2s/tdata_prev_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.871     2.037    i2s/clk
    SLICE_X84Y103        FDCE                                         r  i2s/tdata_prev_reg[3][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/ws_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 1.631ns (21.441%)  route 5.976ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.955     7.607    i2s/dest_rst
    SLICE_X88Y106        FDCE                                         f  i2s/ws_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[0]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/ws_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 1.631ns (21.441%)  route 5.976ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.955     7.607    i2s/dest_rst
    SLICE_X88Y106        FDCE                                         f  i2s/ws_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[1]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/ws_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 1.631ns (21.441%)  route 5.976ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.955     7.607    i2s/dest_rst
    SLICE_X88Y106        FDCE                                         f  i2s/ws_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[2]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/ws_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 1.631ns (21.441%)  route 5.976ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.955     7.607    i2s/dest_rst
    SLICE_X88Y106        FDCE                                         f  i2s/ws_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[3]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/ws_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 1.631ns (21.441%)  route 5.976ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.955     7.607    i2s/dest_rst
    SLICE_X88Y106        FDCE                                         f  i2s/ws_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[4]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/ws_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 1.631ns (21.441%)  route 5.976ns (78.559%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           5.021     6.528    i2s/arstn_IBUF
    SLICE_X87Y104        LUT1 (Prop_lut1_I0_O)        0.124     6.652 f  i2s/xpm_cdc_pulse_inst_i_1/O
                         net (fo=144, routed)         0.955     7.607    i2s/dest_rst
    SLICE_X88Y106        FDCE                                         f  i2s/ws_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/clk_gen_fast
    SLICE_X88Y106        FDCE                                         r  i2s/ws_cnt_reg[5]/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/xpm_cdc_pulse_inst/src_in_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.631ns (25.951%)  route 4.654ns (74.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           4.654     6.161    i2s/xpm_cdc_pulse_inst/lopt
    SLICE_X87Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.285 r  i2s/xpm_cdc_pulse_inst/src_in_ff_i_1/O
                         net (fo=1, routed)           0.000     6.285    i2s/xpm_cdc_pulse_inst/src_in_ff_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_in_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/xpm_cdc_pulse_inst/src_clk
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_in_ff_reg/C

Slack:                    inf
  Source:                 arstn
                            (input port)
  Destination:            i2s/xpm_cdc_pulse_inst/src_level_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.280ns  (logic 1.626ns (25.892%)  route 4.654ns (74.108%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  arstn (IN)
                         net (fo=0)                   0.000     0.000    arstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  arstn_IBUF_inst/O
                         net (fo=5, routed)           4.654     6.161    i2s/xpm_cdc_pulse_inst/lopt
    SLICE_X87Y103        LUT4 (Prop_lut4_I3_O)        0.119     6.280 r  i2s/xpm_cdc_pulse_inst/src_level_ff_i_1/O
                         net (fo=1, routed)           0.000     6.280    i2s/xpm_cdc_pulse_inst/src_level_ff_i_1_n_0
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_level_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.599     1.602    i2s/xpm_cdc_pulse_inst/src_clk
    SLICE_X87Y103        FDRE                                         r  i2s/xpm_cdc_pulse_inst/src_level_ff_reg/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.187ns  (logic 1.460ns (45.814%)  route 1.727ns (54.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          1.727     3.187    i2s/D[0]
    SLICE_X88Y111        FDRE                                         r  i2s/lreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.596     1.599    i2s/clk_gen_fast
    SLICE_X88Y111        FDRE                                         r  i2s/lreg_reg[30]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 1.460ns (47.933%)  route 1.586ns (52.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          1.586     3.046    i2s/D[0]
    SLICE_X89Y110        FDRE                                         r  i2s/lreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.683     1.683    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.597     1.600    i2s/clk_gen_fast
    SLICE_X89Y110        FDRE                                         r  i2s/lreg_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.228ns (38.745%)  route 0.361ns (61.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.361     0.589    i2s/D[0]
    SLICE_X88Y104        FDRE                                         r  i2s/lreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y104        FDRE                                         r  i2s/lreg_reg[14]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.228ns (38.569%)  route 0.364ns (61.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.364     0.592    i2s/D[0]
    SLICE_X88Y105        FDRE                                         r  i2s/lreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y105        FDRE                                         r  i2s/lreg_reg[25]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.228ns (35.005%)  route 0.424ns (64.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.424     0.652    i2s/D[0]
    SLICE_X89Y105        FDRE                                         r  i2s/lreg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X89Y105        FDRE                                         r  i2s/lreg_reg[23]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.228ns (34.067%)  route 0.442ns (65.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.442     0.670    i2s/D[0]
    SLICE_X86Y104        FDRE                                         r  i2s/lreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X86Y104        FDRE                                         r  i2s/lreg_reg[15]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.228ns (32.130%)  route 0.482ns (67.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.482     0.711    i2s/D[0]
    SLICE_X89Y107        FDRE                                         r  i2s/lreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.873     0.875    i2s/clk_gen_fast
    SLICE_X89Y107        FDRE                                         r  i2s/lreg_reg[28]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.228ns (31.576%)  route 0.495ns (68.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.495     0.723    i2s/D[0]
    SLICE_X86Y103        FDRE                                         r  i2s/lreg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X86Y103        FDRE                                         r  i2s/lreg_reg[18]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.228ns (31.470%)  route 0.497ns (68.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.497     0.725    i2s/D[0]
    SLICE_X88Y103        FDRE                                         r  i2s/lreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X88Y103        FDRE                                         r  i2s/lreg_reg[16]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.228ns (31.470%)  route 0.497ns (68.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.497     0.725    i2s/D[0]
    SLICE_X89Y103        FDRE                                         r  i2s/lreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.874     0.876    i2s/clk_gen_fast
    SLICE_X89Y103        FDRE                                         r  i2s/lreg_reg[17]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.228ns (31.172%)  route 0.504ns (68.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.504     0.732    i2s/D[0]
    SLICE_X87Y102        FDRE                                         r  i2s/lreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.875     0.877    i2s/clk_gen_fast
    SLICE_X87Y102        FDRE                                         r  i2s/lreg_reg[22]/C

Slack:                    inf
  Source:                 i2s_data
                            (input port)
  Destination:            i2s/lreg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.228ns (30.925%)  route 0.510ns (69.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  i2s_data (IN)
                         net (fo=0)                   0.000     0.000    i2s_data
    J2                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  i2s_data_IBUF_inst/O
                         net (fo=18, routed)          0.510     0.738    i2s/D[0]
    SLICE_X86Y102        FDRE                                         r  i2s/lreg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.898     0.898    i2s/clkw0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  i2s/clkw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    i2s/clkw0/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  i2s/clkw0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.875     0.877    i2s/clk_gen_fast
    SLICE_X86Y102        FDRE                                         r  i2s/lreg_reg[21]/C





