//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19324574
// Cuda compilation tools, release 7.0, V7.0.27
// Based on LLVM 3.4svn
//

.version 4.2
.target sm_20
.address_size 64

	// .globl	_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii
.global .texref tex_A;
.global .texref tex_B;
// _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227177_34_non_const_buf_A has been demoted
// _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227178_34_non_const_buf_B has been demoted

.visible .entry _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii(
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_0,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_1,
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_2,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_3,
	.param .u64 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_4,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_5,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_6,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_7,
	.param .u32 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_8
)
{
	.reg .pred 	%p<23>;
	.reg .s16 	%rs<11>;
	.reg .f32 	%f<175>;
	.reg .s32 	%r<85>;
	.reg .s64 	%rd<65>;
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227177_34_non_const_buf_A[16640];
	// demoted variable
	.shared .align 4 .b8 _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227178_34_non_const_buf_B[16640];

	ld.param.u64 	%rd21, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_0];
	ld.param.u32 	%r19, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_1];
	ld.param.u64 	%rd22, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_2];
	ld.param.u32 	%r20, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_3];
	ld.param.u64 	%rd23, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_4];
	ld.param.u32 	%r21, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_5];
	ld.param.u32 	%r24, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_6];
	ld.param.u32 	%r22, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_7];
	ld.param.u32 	%r23, [_ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii_param_8];
	mov.u32 	%r25, %ctaid.y;
	shl.b32 	%r26, %r25, 6;
	sub.s32 	%r27, %r24, %r26;
	mov.u32 	%r28, 64;
	min.s32 	%r1, %r27, %r28;
	mov.u32 	%r29, %ctaid.x;
	shl.b32 	%r30, %r29, 6;
	sub.s32 	%r31, %r21, %r30;
	min.s32 	%r2, %r31, %r28;
	mov.u32 	%r3, %tid.y;
	mov.f32 	%f174, 0f00000000;
	mov.f32 	%f173, %f174;
	mov.f32 	%f172, %f174;
	mov.f32 	%f171, %f174;
	mov.f32 	%f170, %f174;
	mov.f32 	%f169, %f174;
	mov.f32 	%f168, %f174;
	mov.f32 	%f167, %f174;
	mov.f32 	%f166, %f174;
	mov.f32 	%f165, %f174;
	mov.f32 	%f164, %f174;
	mov.f32 	%f163, %f174;
	mov.f32 	%f162, %f174;
	mov.f32 	%f161, %f174;
	mov.f32 	%f160, %f174;
	mov.f32 	%f159, %f174;
	setp.lt.s32	%p1, %r23, 1;
	@%p1 bra 	BB0_12;

	mov.u32 	%r77, 0;
	mov.f32 	%f174, 0f00000000;
	mov.f32 	%f173, %f174;
	mov.f32 	%f172, %f174;
	mov.f32 	%f171, %f174;
	mov.f32 	%f170, %f174;
	mov.f32 	%f169, %f174;
	mov.f32 	%f168, %f174;
	mov.f32 	%f167, %f174;
	mov.f32 	%f166, %f174;
	mov.f32 	%f165, %f174;
	mov.f32 	%f164, %f174;
	mov.f32 	%f163, %f174;
	mov.f32 	%f162, %f174;
	mov.f32 	%f161, %f174;
	mov.f32 	%f160, %f174;
	mov.f32 	%f159, %f174;
	cvta.to.global.u64 	%rd29, %rd21;
	cvta.to.global.u64 	%rd35, %rd22;

BB0_2:
	shl.b32 	%r5, %r77, 6;
	sub.s32 	%r33, %r22, %r5;
	min.s32 	%r6, %r33, %r28;
	setp.gt.s32	%p2, %r3, 63;
	mov.u32 	%r82, %r3;
	@%p2 bra 	BB0_4;

BB0_3:
	mov.u32 	%r7, %r82;
	mov.u32 	%r35, %tid.x;
	mad.lo.s32 	%r36, %r7, 65, %r35;
	mul.wide.s32 	%rd24, %r36, 4;
	mov.u64 	%rd25, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227177_34_non_const_buf_A;
	add.s64 	%rd26, %rd25, %rd24;
	mov.u32 	%r37, 0;
	st.shared.u32 	[%rd26], %r37;
	mov.u64 	%rd27, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227178_34_non_const_buf_B;
	add.s64 	%rd28, %rd27, %rd24;
	st.shared.u32 	[%rd28], %r37;
	add.s32 	%r8, %r7, 8;
	setp.lt.s32	%p3, %r8, 64;
	mov.u32 	%r82, %r8;
	@%p3 bra 	BB0_3;

BB0_4:
	mov.u32 	%r38, %tid.x;
	setp.lt.s32	%p4, %r38, %r2;
	setp.lt.s32	%p5, %r3, %r6;
	and.pred  	%p6, %p4, %p5;
	mov.u32 	%r81, %r3;
	@!%p6 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	add.s32 	%r39, %r81, %r5;
	add.s32 	%r43, %r38, %r30;
	mad.lo.s32 	%r44, %r39, %r19, %r43;
	mul.wide.s32 	%rd30, %r44, 2;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.u16 	%rs1, [%rd31];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs1;
	cvt.f32.f16 	%f97, %temp;
	}
	mad.lo.s32 	%r45, %r81, 65, %r38;
	mul.wide.s32 	%rd32, %r45, 4;
	mov.u64 	%rd33, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227177_34_non_const_buf_A;
	add.s64 	%rd34, %rd33, %rd32;
	st.shared.f32 	[%rd34], %f97;
	add.s32 	%r81, %r81, 8;
	setp.lt.s32	%p7, %r81, %r6;
	@%p7 bra 	BB0_5;

BB0_6:
	setp.lt.s32	%p8, %r3, %r1;
	setp.lt.s32	%p9, %r38, %r6;
	and.pred  	%p10, %p9, %p8;
	@!%p10 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_7:
	mov.u32 	%r80, %r3;

BB0_8:
	add.s32 	%r49, %r80, %r26;
	add.s32 	%r52, %r5, %r38;
	mad.lo.s32 	%r53, %r49, %r20, %r52;
	mul.wide.s32 	%rd36, %r53, 2;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.u16 	%rs2, [%rd37];
	{
	.reg .b16 %temp;
	mov.b16 	%temp, %rs2;
	cvt.f32.f16 	%f98, %temp;
	}
	mad.lo.s32 	%r54, %r80, 65, %r38;
	mul.wide.s32 	%rd38, %r54, 4;
	mov.u64 	%rd39, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227178_34_non_const_buf_B;
	add.s64 	%rd40, %rd39, %rd38;
	st.shared.f32 	[%rd40], %f98;
	add.s32 	%r80, %r80, 8;
	setp.lt.s32	%p11, %r80, %r1;
	@%p11 bra 	BB0_8;

BB0_9:
	bar.sync 	0;
	mul.lo.s32 	%r83, %r3, 65;
	mul.wide.s32 	%rd41, %r38, 4;
	mov.u64 	%rd42, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227177_34_non_const_buf_A;
	add.s64 	%rd63, %rd42, %rd41;
	mov.u32 	%r84, 1;

BB0_10:
	add.s32 	%r57, %r83, 1;
	mul.wide.u32 	%rd43, %r83, 4;
	mov.u64 	%rd44, _ZN5kukri19_half_mm_v05_kernelEPKtiS1_iPtiiii$__cuda_local_var_227178_34_non_const_buf_B;
	add.s64 	%rd45, %rd44, %rd43;
	mul.wide.u32 	%rd46, %r57, 4;
	add.s64 	%rd47, %rd44, %rd46;
	ld.shared.f32 	%f99, [%rd45];
	ld.shared.f32 	%f100, [%rd63];
	fma.rn.f32 	%f101, %f100, %f99, %f174;
	ld.shared.f32 	%f102, [%rd47];
	ld.shared.f32 	%f103, [%rd63+260];
	fma.rn.f32 	%f104, %f103, %f102, %f166;
	ld.shared.f32 	%f105, [%rd45+2080];
	fma.rn.f32 	%f106, %f100, %f105, %f173;
	ld.shared.f32 	%f107, [%rd47+2080];
	fma.rn.f32 	%f108, %f103, %f107, %f165;
	ld.shared.f32 	%f109, [%rd45+4160];
	fma.rn.f32 	%f110, %f100, %f109, %f172;
	ld.shared.f32 	%f111, [%rd47+4160];
	fma.rn.f32 	%f112, %f103, %f111, %f164;
	ld.shared.f32 	%f113, [%rd45+6240];
	fma.rn.f32 	%f114, %f100, %f113, %f171;
	ld.shared.f32 	%f115, [%rd47+6240];
	fma.rn.f32 	%f116, %f103, %f115, %f163;
	ld.shared.f32 	%f117, [%rd45+8320];
	fma.rn.f32 	%f118, %f100, %f117, %f170;
	ld.shared.f32 	%f119, [%rd47+8320];
	fma.rn.f32 	%f120, %f103, %f119, %f162;
	ld.shared.f32 	%f121, [%rd45+10400];
	fma.rn.f32 	%f122, %f100, %f121, %f169;
	ld.shared.f32 	%f123, [%rd47+10400];
	fma.rn.f32 	%f124, %f103, %f123, %f161;
	ld.shared.f32 	%f125, [%rd45+12480];
	fma.rn.f32 	%f126, %f100, %f125, %f168;
	ld.shared.f32 	%f127, [%rd47+12480];
	fma.rn.f32 	%f128, %f103, %f127, %f160;
	ld.shared.f32 	%f129, [%rd45+14560];
	fma.rn.f32 	%f130, %f100, %f129, %f167;
	ld.shared.f32 	%f131, [%rd47+14560];
	fma.rn.f32 	%f132, %f103, %f131, %f159;
	add.s32 	%r58, %r83, 2;
	add.s32 	%r59, %r83, 3;
	mul.wide.u32 	%rd48, %r58, 4;
	add.s64 	%rd49, %rd44, %rd48;
	mul.wide.u32 	%rd50, %r59, 4;
	add.s64 	%rd51, %rd44, %rd50;
	ld.shared.f32 	%f133, [%rd49];
	ld.shared.f32 	%f134, [%rd63+520];
	fma.rn.f32 	%f174, %f134, %f133, %f101;
	ld.shared.f32 	%f135, [%rd51];
	ld.shared.f32 	%f136, [%rd63+780];
	fma.rn.f32 	%f166, %f136, %f135, %f104;
	ld.shared.f32 	%f137, [%rd49+2080];
	fma.rn.f32 	%f173, %f134, %f137, %f106;
	ld.shared.f32 	%f138, [%rd51+2080];
	fma.rn.f32 	%f165, %f136, %f138, %f108;
	ld.shared.f32 	%f139, [%rd49+4160];
	fma.rn.f32 	%f172, %f134, %f139, %f110;
	ld.shared.f32 	%f140, [%rd51+4160];
	fma.rn.f32 	%f164, %f136, %f140, %f112;
	ld.shared.f32 	%f141, [%rd49+6240];
	fma.rn.f32 	%f171, %f134, %f141, %f114;
	ld.shared.f32 	%f142, [%rd51+6240];
	fma.rn.f32 	%f163, %f136, %f142, %f116;
	ld.shared.f32 	%f143, [%rd49+8320];
	fma.rn.f32 	%f170, %f134, %f143, %f118;
	ld.shared.f32 	%f144, [%rd51+8320];
	fma.rn.f32 	%f162, %f136, %f144, %f120;
	ld.shared.f32 	%f145, [%rd49+10400];
	fma.rn.f32 	%f169, %f134, %f145, %f122;
	ld.shared.f32 	%f146, [%rd51+10400];
	fma.rn.f32 	%f161, %f136, %f146, %f124;
	ld.shared.f32 	%f147, [%rd49+12480];
	fma.rn.f32 	%f168, %f134, %f147, %f126;
	ld.shared.f32 	%f148, [%rd51+12480];
	fma.rn.f32 	%f160, %f136, %f148, %f128;
	ld.shared.f32 	%f149, [%rd49+14560];
	fma.rn.f32 	%f167, %f134, %f149, %f130;
	ld.shared.f32 	%f150, [%rd51+14560];
	fma.rn.f32 	%f159, %f136, %f150, %f132;
	add.s64 	%rd63, %rd63, 1040;
	add.s32 	%r83, %r83, 4;
	add.s32 	%r84, %r84, 4;
	setp.lt.s32	%p12, %r84, 64;
	@%p12 bra 	BB0_10;

	bar.sync 	0;
	add.s32 	%r77, %r77, 1;
	setp.lt.s32	%p13, %r77, %r23;
	@%p13 bra 	BB0_2;

BB0_12:
	mov.u32 	%r60, %tid.x;
	setp.ge.s32	%p14, %r60, %r2;
	@%p14 bra 	BB0_29;

	add.s32 	%r63, %r3, %r26;
	add.s32 	%r67, %r60, %r30;
	mad.lo.s32 	%r68, %r63, %r21, %r67;
	cvt.u64.u32	%rd4, %r68;
	cvta.to.global.u64 	%rd52, %rd23;
	mul.wide.u32 	%rd53, %r68, 2;
	add.s64 	%rd64, %rd52, %rd53;
	shl.b32 	%r69, %r21, 3;
	cvt.s64.s32	%rd6, %r69;
	setp.ge.s32	%p15, %r3, %r1;
	@%p15 bra 	BB0_15;

	add.f32 	%f151, %f174, %f166;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f151;
	mov.b16 	%rs3, %temp;
}
	st.global.u16 	[%rd64], %rs3;
	add.s64 	%rd55, %rd4, %rd6;
	shl.b64 	%rd56, %rd55, 1;
	add.s64 	%rd64, %rd52, %rd56;

BB0_15:
	add.s32 	%r70, %r3, 8;
	setp.ge.s32	%p16, %r70, %r1;
	@%p16 bra 	BB0_17;

	add.f32 	%f152, %f173, %f165;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f152;
	mov.b16 	%rs4, %temp;
}
	st.global.u16 	[%rd64], %rs4;
	shl.b64 	%rd57, %rd6, 1;
	add.s64 	%rd64, %rd64, %rd57;

BB0_17:
	add.s32 	%r71, %r3, 16;
	setp.ge.s32	%p17, %r71, %r1;
	@%p17 bra 	BB0_19;

	add.f32 	%f153, %f172, %f164;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f153;
	mov.b16 	%rs5, %temp;
}
	st.global.u16 	[%rd64], %rs5;
	shl.b64 	%rd58, %rd6, 1;
	add.s64 	%rd64, %rd64, %rd58;

BB0_19:
	add.s32 	%r72, %r3, 24;
	setp.ge.s32	%p18, %r72, %r1;
	@%p18 bra 	BB0_21;

	add.f32 	%f154, %f171, %f163;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f154;
	mov.b16 	%rs6, %temp;
}
	st.global.u16 	[%rd64], %rs6;
	shl.b64 	%rd59, %rd6, 1;
	add.s64 	%rd64, %rd64, %rd59;

BB0_21:
	add.s32 	%r73, %r3, 32;
	setp.ge.s32	%p19, %r73, %r1;
	@%p19 bra 	BB0_23;

	add.f32 	%f155, %f170, %f162;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f155;
	mov.b16 	%rs7, %temp;
}
	st.global.u16 	[%rd64], %rs7;
	shl.b64 	%rd60, %rd6, 1;
	add.s64 	%rd64, %rd64, %rd60;

BB0_23:
	add.s32 	%r74, %r3, 40;
	setp.ge.s32	%p20, %r74, %r1;
	@%p20 bra 	BB0_25;

	add.f32 	%f156, %f169, %f161;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f156;
	mov.b16 	%rs8, %temp;
}
	st.global.u16 	[%rd64], %rs8;
	shl.b64 	%rd61, %rd6, 1;
	add.s64 	%rd64, %rd64, %rd61;

BB0_25:
	add.s32 	%r75, %r3, 48;
	setp.ge.s32	%p21, %r75, %r1;
	@%p21 bra 	BB0_27;

	add.f32 	%f157, %f168, %f160;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f157;
	mov.b16 	%rs9, %temp;
}
	st.global.u16 	[%rd64], %rs9;
	shl.b64 	%rd62, %rd6, 1;
	add.s64 	%rd64, %rd64, %rd62;

BB0_27:
	add.s32 	%r76, %r3, 56;
	setp.ge.s32	%p22, %r76, %r1;
	@%p22 bra 	BB0_29;

	add.f32 	%f158, %f167, %f159;
	{
	.reg .b16 %temp;
	cvt.rn.f16.f32 	%temp, %f158;
	mov.b16 	%rs10, %temp;
}
	st.global.u16 	[%rd64], %rs10;

BB0_29:
	ret;
}


