
---------- Begin Simulation Statistics ----------
final_tick                                19507591250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    100                       # Simulator instruction rate (inst/s)
host_mem_usage                                6403636                       # Number of bytes of host memory used
host_op_rate                                      102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6173.05                       # Real time elapsed on the host
host_tick_rate                                3155040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      615847                       # Number of instructions simulated
sim_ops                                        631586                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019476                       # Number of seconds simulated
sim_ticks                                 19476213750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.350310                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   81015                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                86786                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                208                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3050                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87084                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1386                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              498                       # Number of indirect misses.
system.cpu.branchPred.lookups                  101217                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4846                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          568                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      602071                       # Number of instructions committed
system.cpu.committedOps                        616040                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.151984                       # CPI: cycles per instruction
system.cpu.discardedOps                          7707                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             358055                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             35016                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           149215                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          654252                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317261                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      126                       # number of quiesce instructions executed
system.cpu.numCycles                          1897718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       126                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  427607     69.41%     69.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                    359      0.06%     69.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                  33498      5.44%     74.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                154576     25.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   616040                       # Class of committed instruction
system.cpu.quiesceCycles                     29264224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1243466                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          244                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        135300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               34776                       # Transaction distribution
system.membus.trans_dist::ReadResp              36418                       # Transaction distribution
system.membus.trans_dist::WriteReq              32907                       # Transaction distribution
system.membus.trans_dist::WriteResp             32907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1374                       # Transaction distribution
system.membus.trans_dist::ReadExReq                41                       # Transaction distribution
system.membus.trans_dist::ReadExResp               41                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        66102                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         66102                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       132371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       135590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       132204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       132204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 272356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       102272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       102272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         6720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3579                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        13195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4229748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4229748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4345215                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201616                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001304                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036094                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201353     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     263      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              201616                       # Request fanout histogram
system.membus.reqLayer6.occupancy           368089279                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3199500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4405187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              631625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2217855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          228594755                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            8172250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10094775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2523694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12618469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2523694                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10094775                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12618469                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12618469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12618469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25236938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       104448                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       104448                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       111951                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       111951                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2514                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       196614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       245766                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       432798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3579                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1770588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3145740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3932172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6887535                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          638545125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay         1075                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy    548741898                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    427599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       159744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10094775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7571081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10094775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27760632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10094775                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7571081                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17665857                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10094775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17665857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17665857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45426489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7571081                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17665857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25236938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7571081                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2603175                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10174257                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7571081                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25236938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2603175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35411195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        34614                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        34614                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        31488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        31488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73734                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       132204                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1573980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4229748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        84236                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        84236    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        84236                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    225658375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    204525000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     37518048                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9035448                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1845594039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40379101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40379101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1926352241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50473876                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50531177                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101005053                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1896067915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90910278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40379101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2027357294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2949132                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4128780                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2162700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      4128780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       737283                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       774147                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        67587                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       559107                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151422244                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     50473876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10094775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    211990896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100947752                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    111043144                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    211990896                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    252369997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    161517020                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10094775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    423981792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       102336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       103936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       102336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       102336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1599                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1624                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5254409                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82151                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5336561                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5254409                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5254409                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5254409                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82151                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5336561                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       787548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1376268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2218356                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2018112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        12312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        21507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           45                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40436402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     70664043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2603175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            197164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113900783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         147873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40379101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     50473876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10094775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2523694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103619319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         147873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80815502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    121137919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10094775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2523694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2603175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           197164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217520102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        45.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003256023500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          314                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31533                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1094990475                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  173100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2003765475                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31628.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57878.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        38                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32268                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34668                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   29880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     79                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.498896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.289827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.183319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          141      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          112      2.47%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           72      1.59%      7.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      1.24%      8.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           82      1.81%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           60      1.32%     11.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      1.83%     13.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      2.12%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3828     84.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4530                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.082803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    423.970498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            290     92.36%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.64%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.32%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            9      2.87%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.96%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      2.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     100.401274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.491648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    213.568759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            225     71.66%     71.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      7.96%     79.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      5.10%     84.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.59%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.96%     87.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.32%     87.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.59%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      1.91%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.64%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.32%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            6      1.91%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.32%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.32%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.96%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.64%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.64%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           10      3.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           314                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2215680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2017664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2218356                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2018112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19476299375                       # Total gap between requests
system.mem_ctrls.avgGap                     294172.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       787440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1373312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40430856.331097722054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 70512267.816941574216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2603175.373344832100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 190591.459287100937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180733.280358457763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40379100.891722351313                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 50473876.114652931690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10094775.222930587828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2467830.791803668719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        12312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        21507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           45                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    704413625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1251755020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     44324060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3272770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4052171250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  92872724625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 189313945125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  45235585625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2854058625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57213.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58202.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     55753.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54546.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  90048250.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7558001.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12325126.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  14725125.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3716222.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17610479320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    812257930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 252                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     145160240.079365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    392244725.247287                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1098625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545333500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1217401000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18290190250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       276949                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           276949                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       276949                       # number of overall hits
system.cpu.icache.overall_hits::total          276949                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1599                       # number of overall misses
system.cpu.icache.overall_misses::total          1599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69681250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69681250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69681250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69681250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       278548                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       278548                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       278548                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       278548                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005740                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005740                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43578.017511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43578.017511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43578.017511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43578.017511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67187500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67187500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67187500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005740                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005740                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005740                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005740                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42018.449031                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42018.449031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42018.449031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42018.449031                       # average overall mshr miss latency
system.cpu.icache.replacements                   1365                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       276949                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          276949                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69681250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69681250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       278548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       278548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43578.017511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43578.017511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67187500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67187500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005740                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42018.449031                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42018.449031                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.559072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               21120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.472527                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.559072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.794061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.794061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            558694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           558694                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        55176                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            55176                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        55176                       # number of overall hits
system.cpu.dcache.overall_hits::total           55176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          112                       # number of overall misses
system.cpu.dcache.overall_misses::total           112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      8602375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8602375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8602375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8602375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        55288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        55288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        55288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        55288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76806.919643                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76806.919643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76806.919643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76806.919643                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           31                       # number of writebacks
system.cpu.dcache.writebacks::total                31                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           27                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           85                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           85                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6285375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6285375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6285375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6285375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3522250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3522250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.862113                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.862113                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     40                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        34347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           45                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            45                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2884625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2884625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        34392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        34392                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64102.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64102.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2765250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2765250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3522250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3522250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62846.590909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62846.590909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21742.283951                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21742.283951                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5717750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5717750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85339.552239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85339.552239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1419                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1419                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3520125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3520125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85856.707317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85856.707317                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        66102                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        66102                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    692782750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    692782750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10480.511180                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10480.511180                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         9690                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         9690                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        56412                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        56412                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    666754029                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    666754029                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11819.365188                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11819.365188                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           300.142613                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                54                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.277778                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.142613                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.586216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.586216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            750053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           750053                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19507591250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19507736250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    100                       # Simulator instruction rate (inst/s)
host_mem_usage                                6403636                       # Number of bytes of host memory used
host_op_rate                                      102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6173.14                       # Real time elapsed on the host
host_tick_rate                                3155014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      615856                       # Number of instructions simulated
sim_ops                                        631601                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019476                       # Number of seconds simulated
sim_ticks                                 19476358750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.348235                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   81016                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                86789                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                209                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87084                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1386                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              498                       # Number of indirect misses.
system.cpu.branchPred.lookups                  101223                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4849                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          568                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      602080                       # Number of instructions committed
system.cpu.committedOps                        616055                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.152322                       # CPI: cycles per instruction
system.cpu.discardedOps                          7714                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             358072                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             35016                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           149216                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          654436                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317226                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      126                       # number of quiesce instructions executed
system.cpu.numCycles                          1897950                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       126                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  427615     69.41%     69.41% # Class of committed instruction
system.cpu.op_class_0::IntMult                    359      0.06%     69.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                  33504      5.44%     74.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                154576     25.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   616055                       # Class of committed instruction
system.cpu.quiesceCycles                     29264224                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1243514                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        135305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               34776                       # Transaction distribution
system.membus.trans_dist::ReadResp              36421                       # Transaction distribution
system.membus.trans_dist::WriteReq              32907                       # Transaction distribution
system.membus.trans_dist::WriteResp             32907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1377                       # Transaction distribution
system.membus.trans_dist::ReadExReq                41                       # Transaction distribution
system.membus.trans_dist::ReadExResp               41                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1601                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        66102                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         66102                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       132371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       135590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       132204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       132204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 272364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       102464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       102464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         6720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3579                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        13195                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4229748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4229748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4345407                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201618                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001304                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036094                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201355     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     263      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              201618                       # Request fanout histogram
system.membus.reqLayer6.occupancy           368089279                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3199500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4412437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              631625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2217855                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          228594755                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            8187250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0     10094700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2523675                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12618375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2523675                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma     10094700                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12618375                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12618375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12618375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     25236750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       104448                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       104448                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       111951                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       111951                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          714                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2514                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       110688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       196614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       245766                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       432798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1122                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3579                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1770588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3145740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3932172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      6887535                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          638545125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.3                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay         1075                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy    548741898                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    427599000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       159744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     10094700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7571025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10094700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27760425                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10094700                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7571025                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17665725                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     10094700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17665725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17665725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45426150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7571025                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17665725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       25236750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7571025                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2603156                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10174181                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7571025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     25236750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2603156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      35410931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        34614                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        34614                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        31488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        31488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73734                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       132204                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1573980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4229748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        84236                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        84236    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        84236                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    225658375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    204525000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     37518048                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9035448                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1845580299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     40378800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40378800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1926337899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     50473500                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     50530801                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total    101004301                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1896053799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     90909601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40378800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2027342200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2949132                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4128780                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2162700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      4128780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       737283                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       774147                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        67587                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       559107                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151421117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     50473500                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma     10094700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    211989318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    100947001                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    111042317                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    211989318                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    252368118                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    161515817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma     10094700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    423978635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       102464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       104064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       102464                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       102464                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1601                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1626                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5260942                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82151                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5343093                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5260942                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5260942                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5260942                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82151                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5343093                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       787548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1376268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2218356                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2018112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        12312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        21507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           45                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     40436101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     70663517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2603156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            197162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113899935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         147872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     40378800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     50473500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10094700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2523675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            103618547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         147872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     80814901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    121137017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10094700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2523675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2603156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           197162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217518483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        45.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003256023500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          314                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               72153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31533                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1094990475                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  173100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2003765475                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31628.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57878.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        38                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32268                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34668                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   29880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     79                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.498896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.289827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.183319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          141      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          112      2.47%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           72      1.59%      7.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      1.24%      8.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           82      1.81%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           60      1.32%     11.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      1.83%     13.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      2.12%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3828     84.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4530                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.082803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    423.970498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            290     92.36%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.64%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.32%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            9      2.87%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.96%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      2.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     100.401274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     42.491648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    213.568759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            225     71.66%     71.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            25      7.96%     79.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      5.10%     84.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      1.59%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.96%     87.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.32%     87.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      1.59%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      1.91%     91.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.64%     91.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.32%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            6      1.91%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.32%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.32%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            3      0.96%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.64%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.64%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           10      3.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           314                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2215680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2017664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2218356                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2018112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       103.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19476299375                       # Total gap between requests
system.mem_ctrls.avgGap                     294172.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       787440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1373312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        48064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 40430555.326467275620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 70511742.858505323529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2603155.992903447710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 190590.040348276088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180731.934813020431                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 40378800.272407181561                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 50473500.340508982539                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10094700.068101795390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2467812.418992333580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        12312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        21507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           45                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    704413625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1251755020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     44324060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3272770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4052171250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  92872724625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 189313945125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  45235585625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2854058625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57213.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58202.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     55753.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54546.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  90048250.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7558001.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  12325126.64                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  14725125.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3716222.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17610479320                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    812402930                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 252                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     145160240.079365                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    392244725.247287                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          126    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1098625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545333500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             126                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1217546000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18290190250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       276959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           276959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       276959                       # number of overall hits
system.cpu.icache.overall_hits::total          276959                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1601                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1601                       # number of overall misses
system.cpu.icache.overall_misses::total          1601                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69810000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69810000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69810000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69810000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       278560                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       278560                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       278560                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       278560                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005747                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005747                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005747                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005747                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43603.997502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43603.997502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43603.997502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43603.997502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1601                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67311875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67311875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67311875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67311875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005747                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005747                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005747                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005747                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42043.644597                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42043.644597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42043.644597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42043.644597                       # average overall mshr miss latency
system.cpu.icache.replacements                   1368                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       276959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          276959                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1601                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1601                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69810000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69810000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       278560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       278560                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43603.997502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43603.997502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67311875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67311875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005747                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005747                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42043.644597                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42043.644597                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.559112                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              283307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            159.161236                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.559112                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.794061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.794061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            558721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           558721                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        55182                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            55182                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        55182                       # number of overall hits
system.cpu.dcache.overall_hits::total           55182                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          112                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          112                       # number of overall misses
system.cpu.dcache.overall_misses::total           112                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      8602375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8602375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8602375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8602375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        55294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        55294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        55294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        55294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76806.919643                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76806.919643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76806.919643                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76806.919643                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           31                       # number of writebacks
system.cpu.dcache.writebacks::total                31                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           27                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           85                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           85                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1581                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6285375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6285375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6285375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6285375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3522250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3522250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73945.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2227.862113                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2227.862113                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     40                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        34353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           34353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           45                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            45                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2884625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2884625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        34398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        34398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64102.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64102.777778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2765250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2765250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3522250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3522250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001279                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62846.590909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62846.590909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21742.283951                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21742.283951                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5717750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5717750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85339.552239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85339.552239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1419                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1419                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3520125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3520125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001962                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85856.707317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85856.707317                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        66102                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        66102                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    692782750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    692782750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10480.511180                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10480.511180                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         9690                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         9690                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        56412                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        56412                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    666754029                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    666754029                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11819.365188                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11819.365188                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           300.142620                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               60517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            170.470423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.142620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.586216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.586216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            750077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           750077                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19507736250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
