Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Sep 01 15:54:29 2022
| Host         : DESKTOP-CTQMUAG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file calc_top_timing_summary_routed.rpt -rpx calc_top_timing_summary_routed.rpx
| Design       : calc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.187        0.000                      0                  418        0.136        0.000                      0                  418        4.500        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.187        0.000                      0                  418        0.136        0.000                      0                  418        4.500        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.864ns (33.289%)  route 3.735ns (66.711%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.664    10.691    alu_uut/E[0]
    SLICE_X61Y8          FDCE                                         r  alu_uut/s_result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.517    14.858    alu_uut/clk_i_IBUF_BUFG
    SLICE_X61Y8          FDCE                                         r  alu_uut/s_result_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.878    alu_uut/s_result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.864ns (33.289%)  route 3.735ns (66.711%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.664    10.691    alu_uut/E[0]
    SLICE_X61Y8          FDCE                                         r  alu_uut/s_result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.517    14.858    alu_uut/clk_i_IBUF_BUFG
    SLICE_X61Y8          FDCE                                         r  alu_uut/s_result_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y8          FDCE (Setup_fdce_C_CE)      -0.205    14.878    alu_uut/s_result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.864ns (33.289%)  route 3.735ns (66.711%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.664    10.691    alu_uut/E[0]
    SLICE_X60Y8          FDCE                                         r  alu_uut/s_result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.517    14.858    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y8          FDCE                                         r  alu_uut/s_result_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y8          FDCE (Setup_fdce_C_CE)      -0.169    14.914    alu_uut/s_result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.864ns (33.289%)  route 3.735ns (66.711%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.664    10.691    alu_uut/E[0]
    SLICE_X60Y8          FDCE                                         r  alu_uut/s_result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.517    14.858    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y8          FDCE                                         r  alu_uut/s_result_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y8          FDCE (Setup_fdce_C_CE)      -0.169    14.914    alu_uut/s_result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.864ns (33.436%)  route 3.711ns (66.564%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.640    10.666    alu_uut/E[0]
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.516    14.857    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y9          FDCE (Setup_fdce_C_CE)      -0.169    14.913    alu_uut/s_result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.864ns (33.436%)  route 3.711ns (66.564%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.640    10.666    alu_uut/E[0]
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.516    14.857    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y9          FDCE (Setup_fdce_C_CE)      -0.169    14.913    alu_uut/s_result_reg[5]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.864ns (33.436%)  route 3.711ns (66.564%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.640    10.666    alu_uut/E[0]
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.516    14.857    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[6]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y9          FDCE (Setup_fdce_C_CE)      -0.169    14.913    alu_uut/s_result_reg[6]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.864ns (33.436%)  route 3.711ns (66.564%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.204     8.996    alu_uut/CO[0]
    SLICE_X58Y14         LUT5 (Prop_lut5_I2_O)        0.118     9.114 r  alu_uut/s_result[15]_i_3/O
                         net (fo=2, routed)           0.586     9.701    calc_uut/s_finished_reg_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.326    10.027 r  calc_uut/s_result[11]_i_1/O
                         net (fo=13, routed)          0.640    10.666    alu_uut/E[0]
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.516    14.857    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y9          FDCE (Setup_fdce_C_CE)      -0.169    14.913    alu_uut/s_result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_sqr_op_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.544ns (30.116%)  route 3.583ns (69.884%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.396     9.188    alu_uut/CO[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.312 r  alu_uut/s_sqr_op[31]_i_1/O
                         net (fo=20, routed)          0.906    10.218    alu_uut/s_sqr_op[31]_i_1_n_0
    SLICE_X54Y10         FDRE                                         r  alu_uut/s_sqr_op_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.450    14.791    alu_uut/clk_i_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  alu_uut/s_sqr_op_reg[16]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDRE (Setup_fdre_C_R)       -0.524    14.492    alu_uut/s_sqr_op_reg[16]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 alu_uut/s_sqr_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_sqr_op_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.544ns (30.116%)  route 3.583ns (69.884%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.570     5.091    alu_uut/clk_i_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  alu_uut/s_sqr_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  alu_uut/s_sqr_op_reg[11]/Q
                         net (fo=4, routed)           1.281     6.890    alu_uut/s_sqr_op[11]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  alu_uut/s_enable1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.014    alu_uut/s_enable1_carry__0_i_7_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  alu_uut/s_enable1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.564    alu_uut/s_enable1_carry__0_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  alu_uut/s_enable1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.678    alu_uut/s_enable1_carry__1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 f  alu_uut/s_enable1_carry__2/CO[3]
                         net (fo=19, routed)          1.396     9.188    alu_uut/CO[0]
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124     9.312 r  alu_uut/s_sqr_op[31]_i_1/O
                         net (fo=20, routed)          0.906    10.218    alu_uut/s_sqr_op[31]_i_1_n_0
    SLICE_X54Y10         FDRE                                         r  alu_uut/s_sqr_op_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.450    14.791    alu_uut/clk_i_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  alu_uut/s_sqr_op_reg[17]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y10         FDRE (Setup_fdre_C_R)       -0.524    14.492    alu_uut/s_sqr_op_reg[17]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 calc_uut/s_dig1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_ctrl_uut/s_ss_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.592     1.475    calc_uut/clk_i_IBUF_BUFG
    SLICE_X62Y12         FDCE                                         r  calc_uut/s_dig1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  calc_uut/s_dig1_reg[1]/Q
                         net (fo=1, routed)           0.054     1.670    io_ctrl_uut/s_dig1_reg[6][1]
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.715 r  io_ctrl_uut/s_ss[1]_i_1/O
                         net (fo=1, routed)           0.000     1.715    io_ctrl_uut/s_ss[1]_i_1_n_0
    SLICE_X63Y12         FDPE                                         r  io_ctrl_uut/s_ss_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.862     1.989    io_ctrl_uut/CLK
    SLICE_X63Y12         FDPE                                         r  io_ctrl_uut/s_ss_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X63Y12         FDPE (Hold_fdpe_C_D)         0.091     1.579    io_ctrl_uut/s_ss_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 calc_uut/s_dig1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_ctrl_uut/s_ss_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.593     1.476    calc_uut/clk_i_IBUF_BUFG
    SLICE_X64Y10         FDCE                                         r  calc_uut/s_dig1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  calc_uut/s_dig1_reg[6]/Q
                         net (fo=1, routed)           0.049     1.689    io_ctrl_uut/s_dig1_reg[6][6]
    SLICE_X65Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.734 r  io_ctrl_uut/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     1.734    io_ctrl_uut/s_ss[6]_i_1_n_0
    SLICE_X65Y10         FDPE                                         r  io_ctrl_uut/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.991    io_ctrl_uut/CLK
    SLICE_X65Y10         FDPE                                         r  io_ctrl_uut/s_ss_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y10         FDPE (Hold_fdpe_C_D)         0.092     1.581    io_ctrl_uut/s_ss_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 io_ctrl_uut/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_uut/s_op2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.592     1.475    io_ctrl_uut/CLK
    SLICE_X58Y10         FDCE                                         r  io_ctrl_uut/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  io_ctrl_uut/s_swsync_reg[0]/Q
                         net (fo=9, routed)           0.098     1.714    calc_uut/Q[0]
    SLICE_X59Y10         FDCE                                         r  calc_uut/s_op2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.862     1.989    calc_uut/clk_i_IBUF_BUFG
    SLICE_X59Y10         FDCE                                         r  calc_uut/s_op2_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.057     1.545    calc_uut/s_op2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 alu_uut/s_op_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.511%)  route 0.127ns (40.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.590     1.473    alu_uut/clk_i_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  alu_uut/s_op_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  alu_uut/s_op_counter_reg[9]/Q
                         net (fo=2, routed)           0.127     1.741    calc_uut/s_op_counter_reg[11][9]
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  calc_uut/s_result[9]_i_1/O
                         net (fo=1, routed)           0.000     1.786    alu_uut/D[9]
    SLICE_X60Y11         FDCE                                         r  alu_uut/s_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.862     1.989    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y11         FDCE                                         r  alu_uut/s_result_reg[9]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.121     1.612    alu_uut/s_result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 calc_uut/s_op1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.625%)  route 0.142ns (43.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.593     1.476    calc_uut/clk_i_IBUF_BUFG
    SLICE_X59Y9          FDCE                                         r  calc_uut/s_op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  calc_uut/s_op1_reg[7]/Q
                         net (fo=5, routed)           0.142     1.760    calc_uut/s_result_reg[11][7]
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  calc_uut/s_result[7]_i_1/O
                         net (fo=1, routed)           0.000     1.805    alu_uut/D[7]
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.863     1.990    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  alu_uut/s_result_reg[7]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.121     1.613    alu_uut/s_result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 calc_uut/s_dig0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_ctrl_uut/s_ss_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.593     1.476    calc_uut/clk_i_IBUF_BUFG
    SLICE_X63Y10         FDCE                                         r  calc_uut/s_dig0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  calc_uut/s_dig0_reg[7]/Q
                         net (fo=1, routed)           0.153     1.770    io_ctrl_uut/s_dig0[7]
    SLICE_X65Y10         FDPE                                         r  io_ctrl_uut/s_ss_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.991    io_ctrl_uut/CLK
    SLICE_X65Y10         FDPE                                         r  io_ctrl_uut/s_ss_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y10         FDPE (Hold_fdpe_C_D)         0.075     1.567    io_ctrl_uut/s_ss_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 alu_uut/s_op_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.818%)  route 0.153ns (45.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.590     1.473    alu_uut/clk_i_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  alu_uut/s_op_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  alu_uut/s_op_counter_reg[12]/Q
                         net (fo=2, routed)           0.153     1.767    alu_uut/s_op_counter_reg[12]
    SLICE_X60Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  alu_uut/s_result[12]_i_1/O
                         net (fo=1, routed)           0.000     1.812    alu_uut/p_1_in[12]
    SLICE_X60Y13         FDCE                                         r  alu_uut/s_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.859     1.986    alu_uut/clk_i_IBUF_BUFG
    SLICE_X60Y13         FDCE                                         r  alu_uut/s_result_reg[12]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.120     1.608    alu_uut/s_result_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 alu_uut/s_substractor_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_sqr_op_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.753%)  route 0.103ns (29.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.565     1.448    alu_uut/clk_i_IBUF_BUFG
    SLICE_X55Y9          FDCE                                         r  alu_uut/s_substractor_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  alu_uut/s_substractor_reg[15]/Q
                         net (fo=4, routed)           0.103     1.692    alu_uut/s_substractor_reg[15]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  alu_uut/s_sqr_op0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.737    alu_uut/s_sqr_op0_carry__2_i_1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.801 r  alu_uut/s_sqr_op0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.801    alu_uut/s_sqr_op0[15]
    SLICE_X54Y9          FDRE                                         r  alu_uut/s_sqr_op_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.836     1.963    alu_uut/clk_i_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  alu_uut/s_sqr_op_reg[15]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y9          FDRE (Hold_fdre_C_D)         0.134     1.595    alu_uut/s_sqr_op_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 alu_uut/s_substractor_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_sqr_op_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.740%)  route 0.103ns (29.260%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    alu_uut/clk_i_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  alu_uut/s_substractor_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  alu_uut/s_substractor_reg[19]/Q
                         net (fo=4, routed)           0.103     1.692    alu_uut/s_substractor_reg[19]
    SLICE_X54Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  alu_uut/s_sqr_op0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.737    alu_uut/s_sqr_op0_carry__3_i_1_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.801 r  alu_uut/s_sqr_op0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.801    alu_uut/s_sqr_op0[19]
    SLICE_X54Y10         FDRE                                         r  alu_uut/s_sqr_op_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.835     1.962    alu_uut/clk_i_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  alu_uut/s_sqr_op_reg[19]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y10         FDRE (Hold_fdre_C_D)         0.134     1.594    alu_uut/s_sqr_op_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 alu_uut/s_substractor_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_uut/s_sqr_op_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.250ns (70.740%)  route 0.103ns (29.260%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.564     1.447    alu_uut/clk_i_IBUF_BUFG
    SLICE_X55Y11         FDCE                                         r  alu_uut/s_substractor_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  alu_uut/s_substractor_reg[23]/Q
                         net (fo=4, routed)           0.103     1.692    alu_uut/s_substractor_reg[23]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  alu_uut/s_sqr_op0_carry__4_i_1/O
                         net (fo=1, routed)           0.000     1.737    alu_uut/s_sqr_op0_carry__4_i_1_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.801 r  alu_uut/s_sqr_op0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.801    alu_uut/s_sqr_op0[23]
    SLICE_X54Y11         FDRE                                         r  alu_uut/s_sqr_op_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.835     1.962    alu_uut/clk_i_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  alu_uut/s_sqr_op_reg[23]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.134     1.594    alu_uut/s_sqr_op_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   alu_uut/s_op_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   alu_uut/s_op_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   alu_uut/s_op_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y11   alu_uut/s_op_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y11   alu_uut/s_op_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y11   alu_uut/s_op_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   alu_uut/s_op_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   alu_uut/s_op_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   alu_uut/s_op_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   alu_uut/s_sqr_op_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   alu_uut/s_sqr_op_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   alu_uut/s_sqr_op_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   alu_uut/s_sqr_op_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   alu_uut/s_substractor_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   alu_uut/s_substractor_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   alu_uut/s_substractor_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   alu_uut/s_substractor_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   calc_uut/FSM_sequential_s_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   calc_uut/FSM_sequential_s_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   alu_uut/s_sqr_op_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   alu_uut/s_sqr_op_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   alu_uut/s_sqr_op_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   alu_uut/s_sqr_op_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   alu_uut/s_sqr_op_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   alu_uut/s_sqr_op_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   alu_uut/s_sqr_op_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   alu_uut/s_sqr_op_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   alu_uut/s_sqr_op_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   alu_uut/s_sqr_op_reg[26]/C



