Command: report datapath > reports/FME_INTER_4_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  11:31:31 am
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness   Inputs   Outputs CellArea Line Col     Filename    
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_794_29
  module:increment_unsigned_19
   slow         increment   unsigned   7x1        7          30.16                          
--------------------------------------------------------------------------------------------
   add_794_29       +       unsigned   7x1        7                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_809_29
  module:increment_unsigned_19_9443
   slow         increment   unsigned   7x1        7          30.16                          
--------------------------------------------------------------------------------------------
   add_809_29       +       unsigned   7x1        7                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  inc_add_824_29
  module:increment_unsigned_22_23
   slow         increment   unsigned   8x1        8          35.36                          
--------------------------------------------------------------------------------------------
   add_824_29       +       unsigned   8x1        8                   0   0 a               
============================================================================================
FME_INTER_4
 U_crtl
  lt_722_18
  module:lt_signed_3060
   slow             <       signed     8x6        1           7.80  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_crtl
  lt_729_18
  module:lt_signed_3058
   slow             <       signed     8x5        1          10.40  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_crtl
  lt_736_18
  module:lt_signed_3056
   slow             <       signed     9x7        1           7.28  722  18 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_1_U_S0_add_18_10
  module:add_signed_3790
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_1_U_S1_add_18_10
  module:add_signed_3789_9543
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_9634
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[0].U_F8_U_S11_add_41_16
  module:add_unsigned_3767
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[10].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9651
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[10].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9598
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[10].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9641
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[11].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9650
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[11].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9597
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[11].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9640
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[12].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9649
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[12].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9596
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[12].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9639
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[13].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9648
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[13].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9595
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[13].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9638
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[14].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9647
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[14].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9594
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[14].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9637
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[15].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9646
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[15].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9593
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[15].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9636
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[16].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9645
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[16].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9592
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[16].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9635
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_9633
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_9542
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[1].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_9608
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_9632
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_9541
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[2].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_9607
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_9631
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_9540
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[3].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_9606
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_9630
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[4].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_9605
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[5].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[5].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9603
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[5].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_9604
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[6].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9655
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[6].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9602
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[6].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[7].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9654
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[7].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9601
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[7].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9644
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[8].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9653
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[8].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9600
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[8].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9643
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[9].U_F8_U_2_U_S0_add_18_10
  module:add_signed_3790_4720_9652
   slow             +       signed     12x10      12         81.64  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[9].U_F8_U_2_U_S1_add_18_10
  module:add_signed_3789_4789_9599
   slow             +       signed     14x10      14         80.08  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  PUs[9].U_F8_U_S11_add_41_16
  module:add_unsigned_3767_4692_9642
   slow             +       unsigned   13x13      14         89.44  381  63 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[0].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[0].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9629
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[10].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9617
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[10].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[10].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[11].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9616
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[11].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[11].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[12].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9615
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[12].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[12].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[13].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9614
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[13].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[13].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[14].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9613
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[14].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[14].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[15].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9612
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[15].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[15].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[16].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9611
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[16].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[16].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[1].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry_9628
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[1].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9627
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[2].U_F8_U_0_U_S0_add_18_16
  module:add_signed_carry_9626
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_0_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_0_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[2].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9625
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[3].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9624
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[4].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9623
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[5].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9622
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[6].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9621
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[7].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9620
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[8].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9619
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  addinc_PUs[9].U_F8_U_3_U_S0_add_18_16
  module:add_signed_carry_9618
   slow             +       signed     10x13x1    13        118.04                          
--------------------------------------------------------------------------------------------
   PUs[9].U_F8_U_3_U_S0_add_18_16
                    +       signed     13x2       13                 18  16 FME_INTER_4.vhd 
   PUs[9].U_F8_U_3_U_S0_add_18_10
                    +       signed     10x13      13                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_S13_add_18_10_group_780
   very_fast  csa_and_adder            16x15x15   16        271.44                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_0__U_F8_U_S22_add_18_16_group_846
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_0__U_F8_U_S2_add_18_16_group_848
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_s23_add_18_10_group_744
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_0__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_0__U_F8_U_s3_add_18_10_group_746
   very_fast  csa_and_adder            14x14x16x1 16        382.20                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[0].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[0].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[0].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_10__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_10__U_F8_U_S13_add_18_10_group_760
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[10].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_10__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_10__U_F8_U_S22_add_18_16_group_806
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[10].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_10__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_10__U_F8_U_S2_add_18_16_group_808
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[10].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_10__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_10__U_F8_U_s23_add_18_10_group_704
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[10].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[10].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_10__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_10__U_F8_U_s3_add_18_10_group_706
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[10].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[10].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[10].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_11__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_11__U_F8_U_S13_add_18_10_group_758
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[11].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_11__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_11__U_F8_U_S22_add_18_16_group_802
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[11].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_11__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_11__U_F8_U_S2_add_18_16_group_804
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[11].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_11__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_11__U_F8_U_s23_add_18_10_group_700
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[11].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[11].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_11__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_11__U_F8_U_s3_add_18_10_group_702
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[11].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[11].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[11].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_12__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_12__U_F8_U_S13_add_18_10_group_756
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[12].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_12__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_12__U_F8_U_S22_add_18_16_group_798
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[12].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_12__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_12__U_F8_U_S2_add_18_16_group_800
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[12].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_12__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_12__U_F8_U_s23_add_18_10_group_696
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[12].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[12].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_12__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_12__U_F8_U_s3_add_18_10_group_698
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[12].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[12].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[12].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_13__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_13__U_F8_U_S13_add_18_10_group_754
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[13].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_13__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_13__U_F8_U_S22_add_18_16_group_794
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[13].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_13__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_13__U_F8_U_S2_add_18_16_group_796
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[13].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_13__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_13__U_F8_U_s23_add_18_10_group_692
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[13].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[13].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_13__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_13__U_F8_U_s3_add_18_10_group_694
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[13].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[13].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[13].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_14__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_14__U_F8_U_S13_add_18_10_group_752
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[14].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_14__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_14__U_F8_U_S22_add_18_16_group_790
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[14].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_14__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_14__U_F8_U_S2_add_18_16_group_792
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[14].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_14__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_14__U_F8_U_s23_add_18_10_group_688
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[14].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[14].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_14__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_14__U_F8_U_s3_add_18_10_group_690
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[14].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[14].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[14].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_15__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_15__U_F8_U_S13_add_18_10_group_750
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[15].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_15__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_15__U_F8_U_S22_add_18_16_group_786
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[15].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_15__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_15__U_F8_U_S2_add_18_16_group_788
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[15].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_15__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_15__U_F8_U_s23_add_18_10_group_684
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[15].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[15].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_15__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_15__U_F8_U_s3_add_18_10_group_686
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[15].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[15].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[15].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_16__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_16__U_F8_U_S13_add_18_10_group_748
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[16].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_16__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_16__U_F8_U_S22_add_18_16_group_782
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[16].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_16__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_16__U_F8_U_S2_add_18_16_group_784
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[16].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_16__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_16__U_F8_U_s23_add_18_10_group_680
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[16].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[16].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_16__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_16__U_F8_U_s3_add_18_10_group_682
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[16].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[16].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[16].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_S13_add_18_10_group_778
   very_fast  csa_and_adder            16x15x15   16        271.44                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_1__U_F8_U_S22_add_18_16_group_842
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_1__U_F8_U_S2_add_18_16_group_844
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_s23_add_18_10_group_740
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_1__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_1__U_F8_U_s3_add_18_10_group_742
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[1].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[1].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[1].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_S13_add_18_10_group_776
   very_fast  csa_and_adder            16x15x15   16        271.44                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_2__U_F8_U_S22_add_18_16_group_838
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_2__U_F8_U_S2_add_18_16_group_840
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_s23_add_18_10_group_736
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_2__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_2__U_F8_U_s3_add_18_10_group_738
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[2].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[2].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[2].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_S13_add_18_10_group_774
   very_fast  csa_and_adder            16x15x15   16        271.44                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_3__U_F8_U_S22_add_18_16_group_834
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_3__U_F8_U_S2_add_18_16_group_836
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_s23_add_18_10_group_732
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_3__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_3__U_F8_U_s3_add_18_10_group_734
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[3].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[3].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[3].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_S13_add_18_10_group_772
   very_fast  csa_and_adder            16x15x15   16        271.44                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_4__U_F8_U_S22_add_18_16_group_830
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_4__U_F8_U_S2_add_18_16_group_832
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_s23_add_18_10_group_728
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_4__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_4__U_F8_U_s3_add_18_10_group_730
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[4].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[4].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[4].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_5__U_F8_U_S13_add_18_10_group_770
   very_fast  csa_and_adder            16x15x15   16        271.44                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_5__U_F8_U_S22_add_18_16_group_826
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_5__U_F8_U_S2_add_18_16_group_828
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_5__U_F8_U_s23_add_18_10_group_724
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_5__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_5__U_F8_U_s3_add_18_10_group_726
   very_fast  csa_and_adder            14x14x16x1 16        384.28                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[5].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[5].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[5].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_6__U_F8_U_S13_add_18_10_group_768
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_6__U_F8_U_S22_add_18_16_group_822
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_6__U_F8_U_S2_add_18_16_group_824
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_6__U_F8_U_s23_add_18_10_group_720
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_6__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_6__U_F8_U_s3_add_18_10_group_722
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[6].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[6].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[6].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_7__U_F8_U_S13_add_18_10_group_766
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_7__U_F8_U_S22_add_18_16_group_818
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_7__U_F8_U_S2_add_18_16_group_820
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_7__U_F8_U_s23_add_18_10_group_716
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_7__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_7__U_F8_U_s3_add_18_10_group_718
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[7].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[7].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[7].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_8__U_F8_U_S13_add_18_10_group_764
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_8__U_F8_U_S22_add_18_16_group_814
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_8__U_F8_U_S2_add_18_16_group_816
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_8__U_F8_U_s23_add_18_10_group_712
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_8__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_8__U_F8_U_s3_add_18_10_group_714
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[8].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[8].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[8].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_9__U_F8_U_S13_add_18_10_groupi
  module:csa_tree_PUs_9__U_F8_U_S13_add_18_10_group_762
   very_fast  csa_and_adder            16x15x15   16        255.32                          
--------------------------------------------------------------------------------------------
   PUs[9].U_F8_U_S13_add_18_10
                    +       signed     16x7       16                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S12_add_18_16
                    +       signed     16x2       16                 18  16 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S12_add_18_10
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S10_add_41_16
                    +       unsigned   15x15      16                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_9__U_F8_U_S22_add_18_16_groupi
  module:csa_tree_PUs_9__U_F8_U_S22_add_18_16_group_810
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[9].U_F8_U_S22_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S22_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S20_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_9__U_F8_U_S2_add_18_16_groupi
  module:csa_tree_PUs_9__U_F8_U_S2_add_18_16_group_812
   very_fast  csa_and_adder            14x13      14        159.64                          
--------------------------------------------------------------------------------------------
   PUs[9].U_F8_U_S2_add_18_16
                    +       signed     14x2       14                 18  16 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S2_add_18_10
                    +       signed     14x14      14                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S0_add_41_16
                    +       unsigned   13x13      14                 41  16 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_9__U_F8_U_s23_add_18_10_groupi
  module:csa_tree_PUs_9__U_F8_U_s23_add_18_10_group_708
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[9].U_F8_U_s23_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S21_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_2_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[9].U_F8_U_2_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 U_inter
  csa_tree_PUs_9__U_F8_U_s3_add_18_10_groupi
  module:csa_tree_PUs_9__U_F8_U_s3_add_18_10_group_710
   very_fast  csa_and_adder            14x14x16x1 16        368.16                          
                                       6                                                    
--------------------------------------------------------------------------------------------
   PUs[9].U_F8_U_s3_add_18_10
                    +       signed     14x16      16                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_S1_add_18_10
                    +       signed     16x14      16                 18  10 FME_INTER_4.vhd 
   PUs[9].U_F8_U_1_U_S2_add_18_16_pad
                    +       signed     16x3       16                 18  16 FME_INTER_4.vhd 
   PUs[9].U_F8_U_1_U_S2_add_18_10_pad
                    +       signed     16x16      16                 18  10 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[0].U_clip
  gte_592_34
  module:geq_signed_2854_9378
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[10].U_clip
  gte_592_34
  module:geq_signed_2854_4681_9404
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[11].U_clip
  gte_592_34
  module:geq_signed_2854_9374
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[12].U_clip
  gte_592_34
  module:geq_signed_2854_9375
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[13].U_clip
  gte_592_34
  module:geq_signed_2854_4681_9405
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[14].U_clip
  gte_592_34
  module:geq_signed_2854_9376
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[15].U_clip
  gte_592_34
  module:geq_signed_2854_9377
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[16].U_clip
  gte_592_34
  module:geq_signed_2854_4681_9406
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[17].U_clip_gte_592_34
 module:geq_signed_2854_9379
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[18].U_clip_gte_592_34
 module:geq_signed_2854_9380
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[19].U_clip_gte_592_34
 module:geq_signed_2854_4681_9407
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[1].U_clip
  gte_592_34
  module:geq_signed_2854_4681_9401
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[20].U_clip_gte_592_34
 module:geq_signed_2854_9381
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[21].U_clip_gte_592_34
 module:geq_signed_2854_9382
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[22].U_clip_gte_592_34
 module:geq_signed_2854_4681_9408
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[23].U_clip_gte_592_34
 module:geq_signed_2854_9383
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[24].U_clip_gte_592_34
 module:geq_signed_2854_9384
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[25].U_clip_gte_592_34
 module:geq_signed_2854_4681_9409
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[26].U_clip_gte_592_34
 module:geq_signed_2854_9385
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[27].U_clip_gte_592_34
 module:geq_signed_2854_9386
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[28].U_clip_gte_592_34
 module:geq_signed_2854_4681_9410
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[29].U_clip_gte_592_34
 module:geq_signed_2854_9387
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[2].U_clip
  gte_592_34
  module:geq_signed_2854_9368
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[30].U_clip_gte_592_34
 module:geq_signed_2854_9388
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[31].U_clip_gte_592_34
 module:geq_signed_2854_4681_9411
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[32].U_clip_gte_592_34
 module:geq_signed_2854_9389
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[33].U_clip_gte_592_34
 module:geq_signed_2854_9390
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[34].U_clip_gte_592_34
 module:geq_signed_2854_4681_9412
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[35].U_clip_gte_592_34
 module:geq_signed_2854_9391
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[36].U_clip_gte_592_34
 module:geq_signed_2854_9392
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[37].U_clip_gte_592_34
 module:geq_signed_2854_4681_9413
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[38].U_clip_gte_592_34
 module:geq_signed_2854_9393
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[39].U_clip_gte_592_34
 module:geq_signed_2854_9394
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[3].U_clip
  gte_592_34
  module:geq_signed_2854_9369
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[40].U_clip_gte_592_34
 module:geq_signed_2854_4681_9414
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[41].U_clip_gte_592_34
 module:geq_signed_2854_9395
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[42].U_clip_gte_592_34
 module:geq_signed_2854_9396
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[43].U_clip_gte_592_34
 module:geq_signed_2854_4681_9415
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[44].U_clip_gte_592_34
 module:geq_signed_2854_9397
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[45].U_clip_gte_592_34
 module:geq_signed_2854_9398
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[46].U_clip_gte_592_34
 module:geq_signed_2854_4681_9416
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[47].U_clip_gte_592_34
 module:geq_signed_2854_9399
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[48].U_clip_gte_592_34
 module:geq_signed_2854_9400
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[49].U_clip_gte_592_34
 module:geq_signed_2854_4681
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[4].U_clip
  gte_592_34
  module:geq_signed_2854_4681_9402
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[50].U_clip_gte_592_34
 module:geq_signed_2854
  slow              >=      signed     11x9       1          13.52  950  11 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[5].U_clip
  gte_592_34
  module:geq_signed_2854_9370
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[6].U_clip
  gte_592_34
  module:geq_signed_2854_9371
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[7].U_clip
  gte_592_34
  module:geq_signed_2854_4681_9403
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[8].U_clip
  gte_592_34
  module:geq_signed_2854_9372
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================
FME_INTER_4
 clipping[9].U_clip
  gte_592_34
  module:geq_signed_2854_9373
   slow             >=      signed     11x9       1          13.52  592  34 FME_INTER_4.vhd 
============================================================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules  30160.52      26.22 
external muxes        0.00       0.00 
others            84852.56      73.78 
--------------------------------------
total            115013.08     100.00 

