

================================================================
== Vitis HLS Report for 'relu_stage_0_1'
================================================================
* Date:           Tue Jan 13 14:16:02 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8200|     8200|  82.000 us|  82.000 us|  8200|  8200|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_24  |relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2  |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1_fu_32            |relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1            |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      118|      412|    -|
|Memory               |        8|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|      125|      495|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+----+-----+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+----+-----+-----+
    |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_24  |relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2  |        0|   0|  30|  171|    0|
    |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1_fu_32            |relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1            |        0|   0|  88|  241|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                              |                                                         |        0|   0| 118|  412|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |v16_U  |relu_stage_0_1_v16  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                    |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |ap_done       |   9|          2|    1|          2|
    |v16_address0  |  14|          3|   12|         36|
    |v16_ce0       |  14|          3|    1|          3|
    |v16_we0       |   9|          2|    1|          2|
    |v431_read     |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  81|         17|   17|         50|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                      | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                       |  4|   0|    4|          0|
    |ap_done_reg                                                                     |  1|   0|    1|          0|
    |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_24_ap_start_reg  |  1|   0|    1|          0|
    |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_l_S_i_0_i1_fu_32_ap_start_reg            |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                           |  7|   0|    7|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|v14_address0  |  out|   12|   ap_memory|             v14|         array|
|v14_ce0       |  out|    1|   ap_memory|             v14|         array|
|v14_we0       |  out|    1|   ap_memory|             v14|         array|
|v14_d0        |  out|   32|   ap_memory|             v14|         array|
|v431_dout     |   in|   32|     ap_fifo|            v431|       pointer|
|v431_empty_n  |   in|    1|     ap_fifo|            v431|       pointer|
|v431_read     |  out|    1|     ap_fifo|            v431|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

