BUILD_NAME_OPTION = _FREQ_300
Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=resnet_18_fst_maxpool MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 Resnet18FstMaxpoolManager \
	DFEModel=MAIA maxFileName=Resnet18FstMaxpool target='DFE_SIM' enableMPCX=false \
	FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt 
]0; maxJavaRun: Resnet18FstMaxpoolManager DFEModel=MAIA maxFileName=Resnet18FstMaxpool target=DFE_SIM enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : resnet_18_fst_maxpool
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : resnet_18_fst_maxpool.Resnet18FstMaxpoolManager
Class arguments     : DFEModel=MAIA maxFileName=Resnet18FstMaxpool target=DFE_SIM enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Tue 17:20: MaxCompiler version: 2021.1
Tue 17:20: Build "Resnet18FstMaxpool" start time: Tue Dec 21 17:20:44 GMT 2021
Tue 17:20: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Tue 17:20: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300
Tue 17:20: Detailed build log available in "_build.log"
Tue 17:20: 
Tue 17:20: ENGINE BUILD PARAMETERS
Tue 17:20: 	              Build name: Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300                                                                              
Tue 17:20: 	             maxFileName: Resnet18FstMaxpool                                                                                                    
Tue 17:20: 	                  target: DFE_SIM                                                                                                               
Tue 17:20: 	                DFEModel: MAIA                                                                                                                  
Tue 17:20: 	              enableMPCX: false                                                                                                                 
Tue 17:20: 	                bitWidth: 32                                                                                                                    
Tue 17:20: 	                     WBW: 32                                                                                                                    
Tue 17:20: 	                   DTYPE: fixed                                                                                                                 
Tue 17:20: 	           NUM_FRAC_BITS: 8                                                                                                                     
Tue 17:20: 	                      PF: 1                                                                                                                     
Tue 17:20: 	                      PC: 1                                                                                                                     
Tue 17:20: 	                      PK: 1                                                                                                                     
Tue 17:20: 	                       H: 1                                                                                                                     
Tue 17:20: 	                       W: 1                                                                                                                     
Tue 17:20: 	                       C: 1                                                                                                                     
Tue 17:20: 	                       F: 1                                                                                                                     
Tue 17:20: 	                       K: 1                                                                                                                     
Tue 17:20: 	                     PAD: 0                                                                                                                     
Tue 17:20: 	                       S: 1                                                                                                                     
Tue 17:20: 	                     SEQ: 0                                                                                                                     
Tue 17:20: 	                    FREQ: 300                                                                                                                   
Tue 17:20: 	                USE_DRAM: false                                                                                                                 
Tue 17:20: 	                 USE_BNN: false                                                                                                                 
Tue 17:20: 	            USE_WINOGRAD: false                                                                                                                 
Tue 17:20: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                                 
Tue 17:20: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                                     
Tue 17:20: 	                   DEBUG: false                                                                                                                 
Tue 17:20: 	           COEFF_ON_CHIP: false                                                                                                                 
Tue 17:20: 	              INIT_COEFF: false                                                                                                                 
Tue 17:20: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt
Tue 17:20: Generating kernel conv0 ...
Tue 17:20: Instantiating kernel "conv0"
Tue 17:20: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: coeffOnChip = true
Tue 17:20: Input height = 112, output height = 112, pad = 1
Tue 17:20: Counter H = 114 W = 114
Tue 17:20: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: Read for key = conv0
Tue 17:20: Ifmap buffer configuration 65536 x 1
Tue 17:20: loop = false
Tue 17:20: Building line buffer for "conv0" ...
Tue 17:20: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Tue 17:20: Line buffer input vector size: 1, output vector size: 9.
Tue 17:20: Number of separated line buffers: 1
Tue 17:20: Initialising line buffer kernel with 3 x 114 x 1
Tue 17:20: Size of line buffer output: 3
Tue 17:20: Number of line buffer output chunks: 3
Tue 17:20: Connecting outputs from chunk (#000) ...
Tue 17:20: Connecting outputs from chunk (#001) ...
Tue 17:20: Connecting outputs from chunk (#002) ...
Tue 17:20: Building the CORE arithmetic unit for "conv0" ...
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: CORE ifmap vector size: 9
Tue 17:20: CORE coefficient vector size: 9
Tue 17:20: CORE ofmap vector size: 1
Tue 17:20: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Tue 17:20: Connecting to output: ofmap
Tue 17:20: Compiling kernel "conv0"
Tue 17:20: 
Tue 17:20: Generating kernel pool0 ...
Tue 17:20: Instantiating kernel "pool0"
Tue 17:20: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: coeffOnChip = true
Tue 17:20: Input height = 56, output height = 56, pad = 1
Tue 17:20: Counter H = 58 W = 58
Tue 17:20: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: Building line buffer for "pool0" ...
Tue 17:20: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Tue 17:20: Line buffer input vector size: 1, output vector size: 9.
Tue 17:20: Number of separated line buffers: 1
Tue 17:20: Initialising line buffer kernel with 3 x 58 x 1
Tue 17:20: Size of line buffer output: 3
Tue 17:20: Number of line buffer output chunks: 3
Tue 17:20: Connecting outputs from chunk (#000) ...
Tue 17:20: Connecting outputs from chunk (#001) ...
Tue 17:20: Connecting outputs from chunk (#002) ...
Tue 17:20: Connecting to output: ofmap
Tue 17:20: Connecting to output: ofmap_1
Tue 17:20: Compiling kernel "pool0"
Tue 17:20: 
Tue 17:20: Generating kernel conv1 ...
Tue 17:20: Instantiating kernel "conv1"
Tue 17:20: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: coeffOnChip = true
Tue 17:20: Input height = 28, output height = 28, pad = 1
Tue 17:20: Counter H = 30 W = 30
Tue 17:20: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: Read for key = conv1
Tue 17:20: Ifmap buffer configuration 65536 x 1
Tue 17:20: loop = false
Tue 17:20: Building line buffer for "conv1" ...
Tue 17:20: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Tue 17:20: Line buffer input vector size: 1, output vector size: 9.
Tue 17:20: Number of separated line buffers: 1
Tue 17:20: Initialising line buffer kernel with 3 x 30 x 1
Tue 17:20: Size of line buffer output: 3
Tue 17:20: Number of line buffer output chunks: 3
Tue 17:20: Connecting outputs from chunk (#000) ...
Tue 17:20: Connecting outputs from chunk (#001) ...
Tue 17:20: Connecting outputs from chunk (#002) ...
Tue 17:20: Building the CORE arithmetic unit for "conv1" ...
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: CORE ifmap vector size: 9
Tue 17:20: CORE coefficient vector size: 9
Tue 17:20: CORE ofmap vector size: 1
Tue 17:20: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Tue 17:20: Connecting to output: ofmap
Tue 17:20: Compiling kernel "conv1"
Tue 17:20: 
Tue 17:20: Generating kernel conv2 ...
Tue 17:20: Instantiating kernel "conv2"
Tue 17:20: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: coeffOnChip = true
Tue 17:20: Input height = 28, output height = 28, pad = 1
Tue 17:20: Counter H = 30 W = 30
Tue 17:20: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Tue 17:20: Read for key = conv2
Tue 17:20: Ifmap buffer configuration 65536 x 1
Tue 17:20: loop = false
Tue 17:20: Building line buffer for "conv2" ...
Tue 17:20: Line buffer shape 3 x 28, produces 1 number of 3 x 3 tiles per cycle
Tue 17:20: Line buffer input vector size: 1, output vector size: 9.
Tue 17:20: Number of separated line buffers: 1
Tue 17:20: Initialising line buffer kernel with 3 x 30 x 1
Tue 17:20: Size of line buffer output: 3
Tue 17:20: Number of line buffer output chunks: 3
Tue 17:20: Connecting outputs from chunk (#000) ...
Tue 17:20: Connecting outputs from chunk (#001) ...
Tue 17:20: Connecting outputs from chunk (#002) ...
Tue 17:20: Building the CORE arithmetic unit for "conv2" ...
Tue 17:20: WT = dfeFix(2, 0, UNSIGNED)
Tue 17:20: CORE ifmap vector size: 9
Tue 17:20: CORE coefficient vector size: 9
Tue 17:20: CORE ofmap vector size: 1
Tue 17:20: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Tue 17:20: Connecting residual: pool0_1
Tue 17:20: Connecting to output: ofmap
Tue 17:20: Compiling kernel "conv2"
Tue 17:20: 
Tue 17:20: Generating padding kernels for DRAM access
Tue 17:20: Instantiating kernel "ifmap_unpad"
Tue 17:20: Compiling kernel "ifmap_unpad"
Tue 17:20: 
Tue 17:20: Instantiating kernel "ofmap_pad"
Tue 17:20: Compiling kernel "ofmap_pad"
Tue 17:20: 
Tue 17:20: Setting up stream connections for conv0
Tue 17:20: Setting up stream connections for pool0
Tue 17:20: Setting up stream connections for conv1
Tue 17:20: Setting up stream connections for conv2
Tue 17:20: FIFO depth: 65536
Tue 17:20: DRAM will be used to build the design
Tue 17:20: Setup streams for kernel "conv0"
Tue 17:20: # cycles:       2495232
Tue 17:20: # ifmap stream: 37632
Tue 17:20: # coeff stream: 1728
Tue 17:20: # ofmap stream: 200704
Tue 17:20: coeff vec size: 9
Tue 17:20: coeff stream bit width: 72
Tue 17:20: coeff stream chunk size: 9
Tue 17:20: Setup streams for kernel "pool0"
Tue 17:20: # cycles:       215296
Tue 17:20: # ifmap stream: 200704
Tue 17:20: # coeff stream: 37440
Tue 17:20: # ofmap stream: 50176
Tue 17:20: coeff vec size: 0
Tue 17:20: coeff stream bit width: 0
Tue 17:20: coeff stream chunk size: 0
Tue 17:20: Setup streams for kernel "conv1"
Tue 17:20: # cycles:       3686400
Tue 17:20: # ifmap stream: 50176
Tue 17:20: # coeff stream: 36864
Tue 17:20: # ofmap stream: 50176
Tue 17:20: coeff vec size: 9
Tue 17:20: coeff stream bit width: 72
Tue 17:20: coeff stream chunk size: 9
Tue 17:20: Setup streams for kernel "conv2"
Tue 17:20: # cycles:       3686400
Tue 17:20: # ifmap stream: 50176
Tue 17:20: # coeff stream: 36864
Tue 17:20: # ofmap stream: 50176
Tue 17:20: coeff vec size: 9
Tue 17:20: coeff stream bit width: 72
Tue 17:20: coeff stream chunk size: 9
Tue 17:20: Running back-end simulation build (3 phases)
Tue 17:20: (1/3) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Tue 17:20: (2/3) - Compile Simulation Modules (SimCompilePass)
Tue 17:21: (3/3) - Generate MaxFile (AddSimObjectToMaxFilePass)
Tue 17:21: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300/results/Resnet18FstMaxpool.max (MD5Sum: bc230de1c43071a767f53c758ca401f5)
Tue 17:21: Build completed: Tue Dec 21 17:21:03 GMT 2021 (took 18 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300/results/Resnet18FstMaxpool.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300/results/Maxfiles.h
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300/results/Resnet18FstMaxpool.max Resnet18FstMaxpool_FREQ_300_sim.o
Processing maxfile for MAX5_LIMA_SIM from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300/results/Resnet18FstMaxpool.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_7681651580339347467/cobject/max_7636168173469441223.c -o /tmp/sliccompile_7681651580339347467/cobject/max_7636168173469441223.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300/results/Resnet18FstMaxpool.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_6585824279428300219.o 
ld -r /tmp/sliccompile_7681651580339347467/cobject/max_7636168173469441223.c.o max_6585824279428300219.o -o Resnet18FstMaxpool_FREQ_300_sim.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool'
g++ ../../src/resnet_18_fst_maxpool/Resnet18FstMaxpoolCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -g -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18FstMaxpool_MAIA_DFE_SIM_FREQ_300/results -D__SIM__ -DDESIGN_NAME=Resnet18FstMaxpool -c -o Resnet18FstMaxpool_FREQ_300_simc.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -g -o Resnet18FstMaxpool_FREQ_300_sim Resnet18FstMaxpool_FREQ_300_sim.o Resnet18FstMaxpool_FREQ_300_simc.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
maxcompilersim -n rz3515a -cLIMA -d1 restart

Simulated system 'rz3515a' started:
    Board:                   MAX5C (default: 48GB RAM)
    RAM size for simulation: 51539607552 bytes.
    Temporary RAM file in    /tmp/. (Use option -k to preserve it.)
    Simulation log:          /homes/rz3515/.maxcompilersim/rz3515a-cccad5.log
    Daemon log:              /homes/rz3515/.maxcompilersim/rz3515a-cccad5_daemon.log

Simulated devices available:
    rz3515a0:rz3515a

To use simulated devices you need to set the environment variables
LD_PRELOAD and MAXELEROSDIR. As LD_PRELOAD must not contain spaces,
you might need to set LD_LIBRARY_PATH in addition (see the MaxCompiler
tutorial for details).  Also, ensure that you add the correct simulated
system name (namely "rz3515a") to your SLiC configuration. The following
examples assume there are no spaces in LD_PRELOAD or SLIC_CONF.
Example for BASH:
    export MAXELEROSDIR=$MAXCOMPILERDIR/lib/maxeleros-sim
    export LD_PRELOAD=$MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    export SLIC_CONF="$SLIC_CONF;use_simulation=rz3515a"
Example for CSH:
    setenv MAXELEROSDIR $MAXCOMPILERDIR/lib/maxeleros-sim
    setenv LD_PRELOAD $MAXELEROSDIR/lib/libmaxeleros.so:$LD_PRELOAD
    setenv SLIC_CONF "$SLIC_CONF;use_simulation=rz3515a"

SLIC_CONF+="default_maxdebug_mode=MAX_DEBUG_ALWAYS;" SLIC_CONF+="use_simulation=rz3515a" LD_PRELOAD=/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib/libmaxeleros.so ./Resnet18FstMaxpool_FREQ_300_sim -n 2 -f /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool/data/data-resnet-18-fst-maxpool.txt
make stopsim
make[1]: Entering directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool'
maxcompilersim -n rz3515a -cLIMA stop
Terminating MaxelerOS daemon (PID 383002)...
MaxelerOS daemon killed
Terminating simulated system (PID 382997)...
Simulated system killed
make[1]: Leaving directory `/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst_maxpool'
