

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Thu Nov 27 18:02:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        4|  20.000 ns|  40.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_run_single_head_fu_226  |run_single_head  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     186|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     803|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     262|    -|
|Register         |        -|     -|     482|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     482|    1251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+----+---+-----+-----+
    |          Instance          |      Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------+-----------------+---------+----+---+-----+-----+
    |grp_run_single_head_fu_226  |run_single_head  |        0|   0|  0|  803|    0|
    +----------------------------+-----------------+---------+----+---+-----+-----+
    |Total                       |                 |        0|   0|  0|  803|    0|
    +----------------------------+-----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |and_ln218_1_fu_315_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln218_fu_281_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_159            |       and|   0|  0|   2|           1|           1|
    |ap_condition_302            |       and|   0|  0|   2|           1|           1|
    |group_finished_1_fu_361_p2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln212_fu_253_p2        |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln217_1_fu_303_p2      |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln217_fu_269_p2        |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln218_1_fu_287_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln218_2_fu_309_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln218_3_fu_320_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln218_fu_275_p2        |      icmp|   0|  0|  15|           8|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 186|         132|          18|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  43|          8|    1|          8|
    |ap_phi_mux_group_finished_2_phi_fu_216_p6       |   9|          2|    1|          2|
    |ap_phi_mux_group_finished_phi_fu_141_p8         |  14|          3|    1|          3|
    |ap_phi_mux_head_ctx_ref_0_flag_0_phi_fu_108_p8  |   9|          2|    1|          2|
    |ap_phi_mux_head_ctx_ref_0_flag_1_phi_fu_157_p4  |  14|          3|    1|          3|
    |ap_phi_mux_head_ctx_ref_0_flag_2_phi_fu_187_p6  |   9|          2|    1|          2|
    |ap_phi_mux_head_ctx_ref_0_loc_0_phi_fu_126_p8   |  14|          3|   66|        198|
    |ap_phi_mux_head_ctx_ref_0_new_1_phi_fu_168_p4   |  14|          3|   66|        198|
    |ap_phi_mux_head_ctx_ref_0_new_2_phi_fu_201_p6   |   9|          2|   66|        132|
    |ap_phi_mux_head_done_phi_fu_178_p4              |  14|          3|    1|          3|
    |group_finished_2_reg_213                        |   9|          2|    1|          2|
    |group_finished_reg_137                          |  14|          3|    1|          3|
    |grp_run_single_head_fu_226_p_read               |  26|          5|   66|        330|
    |grp_run_single_head_fu_226_start_r              |  14|          3|    1|          3|
    |head_ctx_ref_0_flag_2_reg_184                   |   9|          2|    1|          2|
    |head_ctx_ref_0_loc_0_reg_123                    |  14|          3|   66|        198|
    |head_ctx_ref_0_new_2_reg_198                    |   9|          2|   66|        132|
    |head_ctx_ref_0_o                                |   9|          2|   66|        132|
    |head_ctx_ref_1_o                                |   9|          2|   66|        132|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 262|         55|  539|       1485|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |and_ln218_1_reg_427            |   1|   0|    1|          0|
    |and_ln218_reg_408              |   1|   0|    1|          0|
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |group_finished_2_reg_213       |   1|   0|    1|          0|
    |group_finished_reg_137         |   1|   0|    1|          0|
    |group_idx_read_reg_386         |  32|   0|   32|          0|
    |head_ctx_ref_0_flag_0_reg_104  |   1|   0|    1|          0|
    |head_ctx_ref_0_flag_2_reg_184  |   1|   0|    1|          0|
    |head_ctx_ref_0_loc_0_reg_123   |  66|   0|   66|          0|
    |head_ctx_ref_0_new_2_reg_198   |  66|   0|   66|          0|
    |head_ctx_ref_0_read_reg_395    |  66|   0|   66|          0|
    |head_ctx_ref_0_ret4_reg_452    |  66|   0|   66|          0|
    |icmp_ln212_reg_391             |   1|   0|    1|          0|
    |icmp_ln217_1_reg_423           |   1|   0|    1|          0|
    |icmp_ln217_reg_404             |   1|   0|    1|          0|
    |icmp_ln218_1_reg_414           |   1|   0|    1|          0|
    |icmp_ln218_3_reg_433           |   1|   0|    1|          0|
    |layer_idx_read_reg_381         |  32|   0|   32|          0|
    |reg_243                        |  66|   0|   66|          0|
    |start_r_read_reg_376           |   1|   0|    1|          0|
    |tmp_1_reg_447                  |   1|   0|    1|          0|
    |tmp_2_reg_418                  |   1|   0|    1|          0|
    |tmp_4_reg_462                  |   1|   0|    1|          0|
    |tmp_5_reg_457                  |   1|   0|    1|          0|
    |tmp_71_reg_437                 |  14|   0|   14|          0|
    |trunc_ln218_1_reg_442          |  51|   0|   51|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 482|   0|  482|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_return                |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|head_ctx_ref_0_i         |   in|   66|     ap_ovld|          head_ctx_ref_0|       pointer|
|head_ctx_ref_0_o         |  out|   66|     ap_ovld|          head_ctx_ref_0|       pointer|
|head_ctx_ref_0_o_ap_vld  |  out|    1|     ap_ovld|          head_ctx_ref_0|       pointer|
|head_ctx_ref_1_i         |   in|   66|     ap_ovld|          head_ctx_ref_1|       pointer|
|head_ctx_ref_1_o         |  out|   66|     ap_ovld|          head_ctx_ref_1|       pointer|
|head_ctx_ref_1_o_ap_vld  |  out|    1|     ap_ovld|          head_ctx_ref_1|       pointer|
|group_idx                |   in|   32|     ap_none|               group_idx|        scalar|
|layer_idx                |   in|   32|     ap_none|               layer_idx|        scalar|
|start_r                  |   in|    1|     ap_none|                 start_r|        scalar|
+-------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 4 
2 --> 3 
3 --> 6 5 7 
4 --> 3 
5 --> 6 
6 --> 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln191 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:191]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_0"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i66 %head_ctx_ref_1"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %group_idx"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %group_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 20 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 21 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%group_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %group_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:193]   --->   Operation 22 'read' 'group_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i32 %group_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:208]   --->   Operation 23 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%icmp_ln212 = icmp_sgt  i31 %trunc_ln208, i31 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 24 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 25 'read' 'head_ctx_ref_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.47ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %if.end, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 26 'br' 'br_ln212' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.76ns)   --->   "%icmp_ln217 = icmp_eq  i8 %trunc_ln, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 28 'icmp' 'icmp_ln217' <Predicate = (!icmp_ln212)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.47ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %if.then3, void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 29 'br' 'br_ln217' <Predicate = (!icmp_ln212)> <Delay = 0.47>
ST_1 : Operation 30 [1/1] (0.76ns)   --->   "%icmp_ln218 = icmp_eq  i8 %trunc_ln, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 30 'icmp' 'icmp_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.28ns)   --->   "%and_ln218 = and i1 %icmp_ln218, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 31 'and' 'and_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.01ns)   --->   "%icmp_ln218_1 = icmp_eq  i32 %group_idx_read, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 32 'icmp' 'icmp_ln218_1' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218_1, void %arrayidx.default, void %start_head2.case.0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 33 'br' 'br_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 34 [1/1] (7.04ns)   --->   "%call_ret9 = call i67 @run_single_head, i66 %head_ctx_ref_0_read, i32 %layer_idx_read, i1 %and_ln218" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 34 'call' 'call_ret9' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue i67 %call_ret9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 35 'extractvalue' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_ret2 = extractvalue i67 %call_ret9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 36 'extractvalue' 'head_ctx_ref_0_ret2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 37 [1/1] (0.47ns)   --->   "%br_ln219 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 37 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217 & !icmp_ln218_1)> <Delay = 0.47>
ST_3 : Operation 38 [1/1] (0.47ns)   --->   "%br_ln219 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 38 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217 & icmp_ln218_1)> <Delay = 0.47>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_flag_0 = phi i1 0, void %entry, i1 0, void %if.end, i1 1, void %start_head2.case.0, i1 1, void %arrayidx.default"   --->   Operation 39 'phi' 'head_ctx_ref_0_flag_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_loc_0 = phi i66 %head_ctx_ref_0_read, void %entry, i66 %head_ctx_ref_0_read, void %if.end, i66 %head_ctx_ref_0_ret4, void %start_head2.case.0, i66 %head_ctx_ref_0_ret2, void %arrayidx.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 40 'phi' 'head_ctx_ref_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%group_finished = phi i1 1, void %entry, i1 1, void %if.end, i1 %tmp_1, void %start_head2.case.0, i1 %tmp_2, void %arrayidx.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 41 'phi' 'group_finished' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %if.end.1, void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:212]   --->   Operation 42 'br' 'br_ln212' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%head_ctx_ref_1_read = read i66 @_ssdm_op_Read.ap_auto.i66P0A, i66 %head_ctx_ref_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 43 'read' 'head_ctx_ref_1_read' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 44 'partselect' 'trunc_ln217_1' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.76ns)   --->   "%icmp_ln217_1 = icmp_eq  i8 %trunc_ln217_1, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 45 'icmp' 'icmp_ln217_1' <Predicate = (!icmp_ln212)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln217 = br i1 %icmp_ln217_1, void %if.then3.1, void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 46 'br' 'br_ln217' <Predicate = (!icmp_ln212)> <Delay = 0.42>
ST_3 : Operation 47 [1/1] (0.76ns)   --->   "%icmp_ln218_2 = icmp_eq  i8 %trunc_ln217_1, i8 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 47 'icmp' 'icmp_ln218_2' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.28ns)   --->   "%and_ln218_1 = and i1 %icmp_ln218_2, i1 %start_r_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 48 'and' 'and_ln218_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.01ns)   --->   "%icmp_ln218_3 = icmp_eq  i32 %group_idx_read, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 49 'icmp' 'icmp_ln218_3' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218_3, void %arrayidx.1.default, void %start_head2.1.case.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 50 'br' 'br_ln218' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_1_read, i32 52, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 51 'partselect' 'tmp_71' <Predicate = (!icmp_ln212 & icmp_ln217 & !icmp_ln217_1 & icmp_ln218_3) | (!icmp_ln212 & !icmp_ln217 & icmp_ln218_1 & !icmp_ln217_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln218_1 = trunc i66 %head_ctx_ref_1_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 52 'trunc' 'trunc_ln218_1' <Predicate = (!icmp_ln212 & icmp_ln217 & !icmp_ln217_1 & icmp_ln218_3) | (!icmp_ln212 & !icmp_ln217 & icmp_ln218_1 & !icmp_ln217_1)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 7.04>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %head_ctx_ref_0_read, i32 52, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i66 %head_ctx_ref_0_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 54 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_s, i1 %and_ln218, i51 %trunc_ln218" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (7.04ns)   --->   "%call_ret7 = call i67 @run_single_head, i66 %or_ln, i32 %layer_idx_read, i1 %and_ln218" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 56 'call' 'call_ret7' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i67 %call_ret7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 57 'extractvalue' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_ret4 = extractvalue i67 %call_ret7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 58 'extractvalue' 'head_ctx_ref_0_ret4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.04>
ST_5 : Operation 59 [1/1] (7.04ns)   --->   "%call_ret = call i67 @run_single_head, i66 %head_ctx_ref_0_loc_0, i32 %layer_idx_read, i1 %and_ln218_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 60 'extractvalue' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 61 'extractvalue' 'head_ctx_ref_0_ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.14>
ST_6 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln219 = br void %arrayidx.1.exit" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 62 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217_1 & !icmp_ln218_3)> <Delay = 0.42>
ST_6 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln219 = br void %arrayidx.1.exit" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 63 'br' 'br_ln219' <Predicate = (!icmp_ln212 & !icmp_ln217_1 & icmp_ln218_3)> <Delay = 0.42>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_flag_1 = phi i1 %head_ctx_ref_0_flag_0, void %start_head2.1.case.1, i1 1, void %arrayidx.1.default"   --->   Operation 64 'phi' 'head_ctx_ref_0_flag_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_new_1 = phi i66 %head_ctx_ref_0_loc_0, void %start_head2.1.case.1, i66 %head_ctx_ref_0_ret, void %arrayidx.1.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 65 'phi' 'head_ctx_ref_0_new_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node group_finished_1)   --->   "%head_done = phi i1 %tmp_4, void %start_head2.1.case.1, i1 %tmp_5, void %arrayidx.1.default" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 66 'phi' 'head_done' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_1 = and i1 %head_done, i1 %group_finished" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:223]   --->   Operation 67 'and' 'group_finished_1' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln224 = br void %cleanup.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:224]   --->   Operation 68 'br' 'br_ln224' <Predicate = (!icmp_ln212 & !icmp_ln217_1)> <Delay = 0.42>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_flag_2 = phi i1 %head_ctx_ref_0_flag_0, void %cleanup, i1 %head_ctx_ref_0_flag_0, void %if.end.1, i1 %head_ctx_ref_0_flag_1, void %arrayidx.1.exit"   --->   Operation 69 'phi' 'head_ctx_ref_0_flag_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%head_ctx_ref_0_new_2 = phi i66 %head_ctx_ref_0_loc_0, void %cleanup, i66 %head_ctx_ref_0_loc_0, void %if.end.1, i66 %head_ctx_ref_0_new_1, void %arrayidx.1.exit" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:217]   --->   Operation 70 'phi' 'head_ctx_ref_0_new_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%group_finished_2 = phi i1 %group_finished, void %cleanup, i1 %group_finished, void %if.end.1, i1 %group_finished_1, void %arrayidx.1.exit"   --->   Operation 71 'phi' 'group_finished_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %head_ctx_ref_0_flag_2, void %cleanup.1.new, void %mergeST"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_0, i66 %head_ctx_ref_0_new_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 73 'write' 'write_ln218' <Predicate = (head_ctx_ref_0_flag_2)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.1.new"   --->   Operation 74 'br' 'br_ln0' <Predicate = (head_ctx_ref_0_flag_2)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln233 = ret i1 %group_finished_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:233]   --->   Operation 75 'ret' 'ret_ln233' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 7.04>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln218_1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i14.i1.i51, i14 %tmp_71, i1 %and_ln218_1, i51 %trunc_ln218_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:218]   --->   Operation 76 'bitconcatenate' 'or_ln218_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (7.04ns)   --->   "%call_ret1 = call i67 @run_single_head, i66 %or_ln218_1, i32 %layer_idx_read, i1 %and_ln218_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 77 'call' 'call_ret1' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 78 'extractvalue' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%head_ctx_ref_1_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 79 'extractvalue' 'head_ctx_ref_1_ret' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln219 = write void @_ssdm_op_Write.ap_auto.i66P0A, i66 %head_ctx_ref_1, i66 %head_ctx_ref_1_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:219]   --->   Operation 80 'write' 'write_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ head_ctx_ref_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ head_ctx_ref_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ group_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap   ) [ 00000000]
spectopmodule_ln191   (spectopmodule ) [ 00000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000]
specinterface_ln0     (specinterface ) [ 00000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000]
specinterface_ln0     (specinterface ) [ 00000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000]
specinterface_ln0     (specinterface ) [ 00000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000]
specinterface_ln0     (specinterface ) [ 00000000]
specbitsmap_ln0       (specbitsmap   ) [ 00000000]
specinterface_ln0     (specinterface ) [ 00000000]
start_r_read          (read          ) [ 00111000]
layer_idx_read        (read          ) [ 00111101]
group_idx_read        (read          ) [ 00111000]
trunc_ln208           (trunc         ) [ 00000000]
icmp_ln212            (icmp          ) [ 01111111]
head_ctx_ref_0_read   (read          ) [ 01111000]
br_ln212              (br            ) [ 01111000]
trunc_ln              (partselect    ) [ 00000000]
icmp_ln217            (icmp          ) [ 01111000]
br_ln217              (br            ) [ 01111000]
icmp_ln218            (icmp          ) [ 00000000]
and_ln218             (and           ) [ 00101000]
icmp_ln218_1          (icmp          ) [ 01111000]
br_ln218              (br            ) [ 00000000]
call_ret9             (call          ) [ 00000000]
tmp_2                 (extractvalue  ) [ 01010000]
head_ctx_ref_0_ret2   (extractvalue  ) [ 01010000]
br_ln219              (br            ) [ 00000000]
br_ln219              (br            ) [ 00000000]
head_ctx_ref_0_flag_0 (phi           ) [ 00111111]
head_ctx_ref_0_loc_0  (phi           ) [ 00111111]
group_finished        (phi           ) [ 00111111]
br_ln212              (br            ) [ 00010111]
head_ctx_ref_1_read   (read          ) [ 00000000]
trunc_ln217_1         (partselect    ) [ 00000000]
icmp_ln217_1          (icmp          ) [ 00010111]
br_ln217              (br            ) [ 00010111]
icmp_ln218_2          (icmp          ) [ 00000000]
and_ln218_1           (and           ) [ 00000101]
icmp_ln218_3          (icmp          ) [ 00010111]
br_ln218              (br            ) [ 00000000]
tmp_71                (partselect    ) [ 00000001]
trunc_ln218_1         (trunc         ) [ 00000001]
tmp_s                 (partselect    ) [ 00000000]
trunc_ln218           (trunc         ) [ 00000000]
or_ln                 (bitconcatenate) [ 00000000]
call_ret7             (call          ) [ 00000000]
tmp_1                 (extractvalue  ) [ 01010000]
head_ctx_ref_0_ret4   (extractvalue  ) [ 01010000]
call_ret              (call          ) [ 00000000]
tmp_5                 (extractvalue  ) [ 00000010]
head_ctx_ref_0_ret    (extractvalue  ) [ 00000010]
br_ln219              (br            ) [ 00000000]
br_ln219              (br            ) [ 00000000]
head_ctx_ref_0_flag_1 (phi           ) [ 00000010]
head_ctx_ref_0_new_1  (phi           ) [ 00000010]
head_done             (phi           ) [ 00000010]
group_finished_1      (and           ) [ 00000000]
br_ln224              (br            ) [ 00000000]
head_ctx_ref_0_flag_2 (phi           ) [ 00000010]
head_ctx_ref_0_new_2  (phi           ) [ 00000010]
group_finished_2      (phi           ) [ 00000010]
br_ln0                (br            ) [ 00000000]
write_ln218           (write         ) [ 00000000]
br_ln0                (br            ) [ 00000000]
ret_ln233             (ret           ) [ 00000000]
or_ln218_1            (bitconcatenate) [ 00000000]
call_ret1             (call          ) [ 00000000]
tmp_4                 (extractvalue  ) [ 00000010]
head_ctx_ref_1_ret    (extractvalue  ) [ 00000000]
write_ln219           (write         ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="head_ctx_ref_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="head_ctx_ref_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="group_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="group_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i66P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_single_head"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i14.i1.i51"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i66P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="start_r_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_r_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="layer_idx_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_idx_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="group_idx_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="group_idx_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="head_ctx_ref_0_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="66" slack="0"/>
<pin id="80" dir="0" index="1" bw="66" slack="0"/>
<pin id="81" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_0_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="head_ctx_ref_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="66" slack="0"/>
<pin id="86" dir="0" index="1" bw="66" slack="0"/>
<pin id="87" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_1_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln218_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="66" slack="0"/>
<pin id="93" dir="0" index="2" bw="66" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln218/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln219_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="66" slack="0"/>
<pin id="100" dir="0" index="2" bw="66" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln219/7 "/>
</bind>
</comp>

<comp id="104" class="1005" name="head_ctx_ref_0_flag_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="2"/>
<pin id="106" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="head_ctx_ref_0_flag_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="2"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="2"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="8" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_0_flag_0/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="head_ctx_ref_0_loc_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="66" slack="1"/>
<pin id="125" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="head_ctx_ref_0_loc_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="66" slack="2"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="66" slack="2"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="66" slack="1"/>
<pin id="132" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="66" slack="1"/>
<pin id="134" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="8" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_0_loc_0/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="group_finished_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="2"/>
<pin id="139" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="group_finished (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="group_finished_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="2"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="2"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="1" slack="1"/>
<pin id="147" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="1" slack="1"/>
<pin id="149" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="8" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="head_ctx_ref_0_flag_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="head_ctx_ref_0_flag_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_0_flag_1/6 "/>
</bind>
</comp>

<comp id="165" class="1005" name="head_ctx_ref_0_new_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="66" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="66" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_new_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="head_ctx_ref_0_new_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="66" slack="2"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="66" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_0_new_1/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="head_done_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_done (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="head_done_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_done/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="head_ctx_ref_0_flag_2_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="head_ctx_ref_0_flag_2_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="2"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="2"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="1" slack="0"/>
<pin id="193" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_0_flag_2/6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="head_ctx_ref_0_new_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="66" slack="2147483647"/>
<pin id="200" dir="1" index="1" bw="66" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_new_2 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="head_ctx_ref_0_new_2_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="66" slack="2"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="66" slack="2"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="4" bw="66" slack="0"/>
<pin id="207" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="6" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_0_new_2/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="group_finished_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="group_finished_2 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="group_finished_2_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="2"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="1" slack="0"/>
<pin id="222" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_2/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_run_single_head_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="67" slack="0"/>
<pin id="228" dir="0" index="1" bw="66" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="0" index="3" bw="1" slack="1"/>
<pin id="231" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret9/2 call_ret7/4 call_ret/5 call_ret1/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="67" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_2/2 tmp_1/4 tmp_5/5 tmp_4/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="67" slack="0"/>
<pin id="240" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_0_ret2/2 head_ctx_ref_0_ret4/4 head_ctx_ref_0_ret/5 head_ctx_ref_1_ret/7 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="66" slack="1"/>
<pin id="245" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_ret2 head_ctx_ref_0_ret "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln208_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln212_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="31" slack="0"/>
<pin id="255" dir="0" index="1" bw="31" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="66" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln217_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln218_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="and_ln218_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln218/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln218_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln217_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="66" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="0" index="3" bw="7" slack="0"/>
<pin id="298" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln217_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln217_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln218_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218_2/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln218_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="2"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln218_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln218_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218_3/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_71_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="0" index="1" bw="66" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="8" slack="0"/>
<pin id="330" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln218_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="66" slack="0"/>
<pin id="337" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln218_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="66" slack="1"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="8" slack="0"/>
<pin id="344" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln218_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="66" slack="1"/>
<pin id="350" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln218/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="66" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="51" slack="0"/>
<pin id="356" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="group_finished_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="2"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="group_finished_1/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln218_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="66" slack="0"/>
<pin id="370" dir="0" index="1" bw="14" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="51" slack="1"/>
<pin id="373" dir="1" index="4" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln218_1/7 "/>
</bind>
</comp>

<comp id="376" class="1005" name="start_r_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2"/>
<pin id="378" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="start_r_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="layer_idx_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_idx_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="group_idx_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2"/>
<pin id="388" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="group_idx_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="icmp_ln212_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="2"/>
<pin id="393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln212 "/>
</bind>
</comp>

<comp id="395" class="1005" name="head_ctx_ref_0_read_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="66" slack="1"/>
<pin id="397" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln217_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="2"/>
<pin id="406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln217 "/>
</bind>
</comp>

<comp id="408" class="1005" name="and_ln218_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln218 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln218_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="2"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln218_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln217_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="2"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln217_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="and_ln218_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln218_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln218_3_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="2"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln218_3 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_71_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="1"/>
<pin id="439" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="442" class="1005" name="trunc_ln218_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="51" slack="1"/>
<pin id="444" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln218_1 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="head_ctx_ref_0_ret4_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="66" slack="1"/>
<pin id="454" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="head_ctx_ref_0_ret4 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_5_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_4_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="118"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="122"><net_src comp="108" pin="8"/><net_sink comp="104" pin=0"/></net>

<net id="136"><net_src comp="126" pin="8"/><net_sink comp="123" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="151"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="141" pin="8"/><net_sink comp="137" pin=0"/></net>

<net id="163"><net_src comp="104" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="174"><net_src comp="123" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="195"><net_src comp="104" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="104" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="157" pin="4"/><net_sink comp="187" pin=4"/></net>

<net id="209"><net_src comp="123" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="123" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="168" pin="4"/><net_sink comp="201" pin=4"/></net>

<net id="212"><net_src comp="201" pin="6"/><net_sink comp="90" pin=2"/></net>

<net id="224"><net_src comp="137" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="137" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="123" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="226" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="252"><net_src comp="72" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="78" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="259" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="60" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="72" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="84" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="307"><net_src comp="293" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="293" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="84" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="338"><net_src comp="84" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="339" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="351" pin=3"/></net>

<net id="360"><net_src comp="351" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="365"><net_src comp="178" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="137" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="216" pin=4"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="379"><net_src comp="60" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="384"><net_src comp="66" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="389"><net_src comp="72" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="394"><net_src comp="253" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="78" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="402"><net_src comp="395" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="407"><net_src comp="269" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="281" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="417"><net_src comp="287" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="234" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="141" pin=6"/></net>

<net id="426"><net_src comp="303" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="315" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="436"><net_src comp="320" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="325" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="445"><net_src comp="335" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="368" pin=3"/></net>

<net id="450"><net_src comp="234" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="141" pin=4"/></net>

<net id="455"><net_src comp="238" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="460"><net_src comp="234" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="465"><net_src comp="234" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: head_ctx_ref_0 | {6 }
	Port: head_ctx_ref_1 | {7 }
 - Input state : 
	Port: drive_group_head_phase : head_ctx_ref_0 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_1 | {3 }
	Port: drive_group_head_phase : group_idx | {1 }
	Port: drive_group_head_phase : layer_idx | {1 }
	Port: drive_group_head_phase : start_r | {1 }
  - Chain level:
	State 1
		icmp_ln212 : 1
		br_ln212 : 2
		icmp_ln217 : 1
		br_ln217 : 2
		icmp_ln218 : 1
		and_ln218 : 2
		br_ln218 : 1
	State 2
		tmp_2 : 1
		head_ctx_ref_0_ret2 : 1
	State 3
		head_ctx_ref_0_flag_0 : 1
		head_ctx_ref_0_loc_0 : 1
		group_finished : 1
		icmp_ln217_1 : 1
		br_ln217 : 2
		icmp_ln218_2 : 1
		and_ln218_1 : 2
		br_ln218 : 1
	State 4
		or_ln : 1
		call_ret7 : 2
		tmp_1 : 3
		head_ctx_ref_0_ret4 : 3
	State 5
		tmp_5 : 1
		head_ctx_ref_0_ret : 1
	State 6
		head_ctx_ref_0_flag_1 : 1
		head_ctx_ref_0_new_1 : 1
		head_done : 1
		group_finished_1 : 2
		head_ctx_ref_0_flag_2 : 2
		head_ctx_ref_0_new_2 : 2
		group_finished_2 : 2
		br_ln0 : 3
		write_ln218 : 3
		ret_ln233 : 3
	State 7
		call_ret1 : 1
		tmp_4 : 2
		head_ctx_ref_1_ret : 2
		write_ln219 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   call   |   grp_run_single_head_fu_226   |    74   |   606   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln212_fu_253       |    0    |    38   |
|          |        icmp_ln217_fu_269       |    0    |    15   |
|          |        icmp_ln218_fu_275       |    0    |    15   |
|   icmp   |       icmp_ln218_1_fu_287      |    0    |    39   |
|          |       icmp_ln217_1_fu_303      |    0    |    15   |
|          |       icmp_ln218_2_fu_309      |    0    |    15   |
|          |       icmp_ln218_3_fu_320      |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |        and_ln218_fu_281        |    0    |    2    |
|    and   |       and_ln218_1_fu_315       |    0    |    2    |
|          |     group_finished_1_fu_361    |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     start_r_read_read_fu_60    |    0    |    0    |
|          |    layer_idx_read_read_fu_66   |    0    |    0    |
|   read   |    group_idx_read_read_fu_72   |    0    |    0    |
|          | head_ctx_ref_0_read_read_fu_78 |    0    |    0    |
|          | head_ctx_ref_1_read_read_fu_84 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln218_write_fu_90    |    0    |    0    |
|          |     write_ln219_write_fu_97    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|           grp_fu_234           |    0    |    0    |
|          |           grp_fu_238           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln208_fu_249       |    0    |    0    |
|   trunc  |      trunc_ln218_1_fu_335      |    0    |    0    |
|          |       trunc_ln218_fu_348       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         trunc_ln_fu_259        |    0    |    0    |
|partselect|      trunc_ln217_1_fu_293      |    0    |    0    |
|          |          tmp_71_fu_325         |    0    |    0    |
|          |          tmp_s_fu_339          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          or_ln_fu_351          |    0    |    0    |
|          |        or_ln218_1_fu_368       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    74   |   788   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln218_1_reg_427     |    1   |
|      and_ln218_reg_408      |    1   |
|   group_finished_2_reg_213  |    1   |
|    group_finished_reg_137   |    1   |
|    group_idx_read_reg_386   |   32   |
|head_ctx_ref_0_flag_0_reg_104|    1   |
|head_ctx_ref_0_flag_1_reg_154|    1   |
|head_ctx_ref_0_flag_2_reg_184|    1   |
| head_ctx_ref_0_loc_0_reg_123|   66   |
| head_ctx_ref_0_new_1_reg_165|   66   |
| head_ctx_ref_0_new_2_reg_198|   66   |
| head_ctx_ref_0_read_reg_395 |   66   |
| head_ctx_ref_0_ret4_reg_452 |   66   |
|      head_done_reg_175      |    1   |
|      icmp_ln212_reg_391     |    1   |
|     icmp_ln217_1_reg_423    |    1   |
|      icmp_ln217_reg_404     |    1   |
|     icmp_ln218_1_reg_414    |    1   |
|     icmp_ln218_3_reg_433    |    1   |
|    layer_idx_read_reg_381   |   32   |
|           reg_243           |   66   |
|     start_r_read_reg_376    |    1   |
|        tmp_1_reg_447        |    1   |
|        tmp_2_reg_418        |    1   |
|        tmp_4_reg_462        |    1   |
|        tmp_5_reg_457        |    1   |
|        tmp_71_reg_437       |   14   |
|    trunc_ln218_1_reg_442    |   51   |
+-----------------------------+--------+
|            Total            |   543  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------||---------|
| head_ctx_ref_0_flag_0_reg_104 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|     group_finished_reg_137    |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|   grp_run_single_head_fu_226  |  p1  |   4  |  66  |   264  ||    0    ||    20   |
|   grp_run_single_head_fu_226  |  p3  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------------------|------|------|------|--------||---------||---------||---------|
|             Total             |      |      |      |   270  ||  1.806  ||    0    ||    47   |
|-------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   74   |   788  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   47   |
|  Register |    -   |   543  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   617  |   835  |
+-----------+--------+--------+--------+
