{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 18:42:56 2011 " "Info: Processing started: Mon Nov 21 18:42:56 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off APP_CPLD -c APP_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off APP_CPLD -c APP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "app_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file app_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 app_top-power_seq " "Info: Found design unit 1: app_top-power_seq" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 app_top " "Info: Found entity 1: app_top" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "APP_TOP " "Info: Elaborating entity \"APP_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PGOOD_VDD_CPU APP_TOP.vhd(90) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(90): signal \"PGOOD_VDD_CPU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PWR_GOOD_DDR3 APP_TOP.vhd(94) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(94): signal \"PWR_GOOD_DDR3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_TRST_bar APP_TOP.vhd(104) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(104): signal \"COP_TRST_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER100US APP_TOP.vhd(104) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(104): signal \"HIGHAFTER100US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRESET_HIGHAFTER120nS APP_TOP.vhd(106) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(106): signal \"TRESET_HIGHAFTER120nS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_SRESET_bar APP_TOP.vhd(107) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(107): signal \"COP_SRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER100US APP_TOP.vhd(107) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(107): signal \"HIGHAFTER100US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRESET_HIGHAFTER120nS APP_TOP.vhd(109) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(109): signal \"SRESET_HIGHAFTER120nS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(112) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(112): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US APP_TOP.vhd(112) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(112): signal \"HIGHAFTER200US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40uS APP_TOP.vhd(114) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(114): signal \"HRESET_HIGHAFTER40uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(115) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(115): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US APP_TOP.vhd(115) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(115): signal \"HIGHAFTER200US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40uS APP_TOP.vhd(117) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(117): signal \"HRESET_HIGHAFTER40uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(121) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(121): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US_PLUS_ONECLK APP_TOP.vhd(121) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(121): signal \"HIGHAFTER200US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40US_PLUS_ONECLK APP_TOP.vhd(123) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(123): signal \"HRESET_HIGHAFTER40US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(124) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(124): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER200US_PLUS_ONECLK APP_TOP.vhd(124) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(124): signal \"HIGHAFTER200US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER40US_PLUS_ONECLK APP_TOP.vhd(126) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(126): signal \"HRESET_HIGHAFTER40US_PLUS_ONECLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(132) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(132): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER300US APP_TOP.vhd(132) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(132): signal \"HIGHAFTER300US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER140uS APP_TOP.vhd(134) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(134): signal \"HRESET_HIGHAFTER140uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(135) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(135): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER300US APP_TOP.vhd(135) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(135): signal \"HIGHAFTER300US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER140uS APP_TOP.vhd(137) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(137): signal \"HRESET_HIGHAFTER140uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COP_HRESET_bar APP_TOP.vhd(138) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(138): signal \"COP_HRESET_bar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HIGHAFTER300US APP_TOP.vhd(138) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(138): signal \"HIGHAFTER300US\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HRESET_HIGHAFTER140uS APP_TOP.vhd(140) " "Warning (10492): VHDL Process Statement warning at APP_TOP.vhd(140): signal \"HRESET_HIGHAFTER140uS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_HRESET_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"CPU_HRESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_SRESET_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"CPU_SRESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CPU_TRST_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"CPU_TRST_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DDR3_RESET APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"DDR3_RESET\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SGMII_PHY_RESET_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"SGMII_PHY_RESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ENET_PHY_RESET_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"ENET_PHY_RESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TSEC_PHY_RESET_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"TSEC_PHY_RESET_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_EN1_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"MUX_EN1_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_EN2_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"MUX_EN2_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL1 APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"MUX_SEL1\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX_SEL2 APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"MUX_SEL2\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUF_EN_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"BUF_EN_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWR_ON_GVDD APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"PWR_ON_GVDD\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWR_OFF_VDD_CPU APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"PWR_OFF_VDD_CPU\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SD_1588_CLK_EN APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"SD_1588_CLK_EN\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PGOOD_SYS APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"PGOOD_SYS\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RTS_EN_bar APP_TOP.vhd(61) " "Warning (10631): VHDL Process Statement warning at APP_TOP.vhd(61): inferring latch(es) for signal or variable \"RTS_EN_bar\", which holds its previous value in one or more paths through the process" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RTS_EN_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"RTS_EN_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PGOOD_SYS APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"PGOOD_SYS\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SD_1588_CLK_EN APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"SD_1588_CLK_EN\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWR_OFF_VDD_CPU APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"PWR_OFF_VDD_CPU\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWR_ON_GVDD APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"PWR_ON_GVDD\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUF_EN_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"BUF_EN_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL2 APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"MUX_SEL2\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_SEL1 APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"MUX_SEL1\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_EN2_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"MUX_EN2_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX_EN1_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"MUX_EN1_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TSEC_PHY_RESET_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"TSEC_PHY_RESET_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENET_PHY_RESET_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"ENET_PHY_RESET_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SGMII_PHY_RESET_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"SGMII_PHY_RESET_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DDR3_RESET APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"DDR3_RESET\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_TRST_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"CPU_TRST_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_SRESET_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"CPU_SRESET_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_HRESET_bar APP_TOP.vhd(61) " "Info (10041): Inferred latch for \"CPU_HRESET_bar\" at APP_TOP.vhd(61)" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "PWR_OFF_VDD_CPU\$latch " "Warning: LATCH primitive \"PWR_OFF_VDD_CPU\$latch\" is permanently disabled" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SD_1588_CLK_EN_411 " "Warning: LATCH primitive \"SD_1588_CLK_EN_411\" is permanently disabled" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add1" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[1\] lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:oflow_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:result_node lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[1\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[0\] lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|look_add:look_ahead_unit lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:result_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add1 " "Info: Instantiated megafunction \"lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\[1\] lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\[1\]\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:result_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 926 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "25 " "Info: Ignored 25 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "25 " "Info: Ignored 25 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ENET_PHY_RESET_bar\$latch SGMII_PHY_RESET_bar\$latch " "Info: Duplicate LATCH primitive \"ENET_PHY_RESET_bar\$latch\" merged with LATCH primitive \"SGMII_PHY_RESET_bar\$latch\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "TSEC_PHY_RESET_bar\$latch SGMII_PHY_RESET_bar\$latch " "Info: Duplicate LATCH primitive \"TSEC_PHY_RESET_bar\$latch\" merged with LATCH primitive \"SGMII_PHY_RESET_bar\$latch\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "MUX_SEL2\$latch MUX_SEL1\$latch " "Info: Duplicate LATCH primitive \"MUX_SEL2\$latch\" merged with LATCH primitive \"MUX_SEL1\$latch\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 61 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_EN1_bar GND " "Warning (13410): Pin \"MUX_EN1_bar\" is stuck at GND" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_EN2_bar GND " "Warning (13410): Pin \"MUX_EN2_bar\" is stuck at GND" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK_IN_25MHz " "Info: Promoted clock signal driven by pin \"CLK_IN_25MHz\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CPLD_RESET_bar " "Info: Promoted clear signal driven by pin \"CPLD_RESET_bar\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CPLD_RESET_bar " "Info: Promoted clear signal driven by pin \"CPLD_RESET_bar\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK_IN_25MHz " "Info: Promoted clock signal driven by pin \"CLK_IN_25MHz\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_HRESET_REQ_bar " "Warning (15610): No output dependent on input pin \"CPU_HRESET_REQ_bar\"" {  } { { "APP_TOP.vhd" "" { Text "C:/altera/91/quartus/APP/APP_TOP.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Info: Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "64 " "Info: Implemented 64 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "22 " "Info: Implemented 22 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 18:43:05 2011 " "Info: Processing ended: Mon Nov 21 18:43:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
