<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6930050 - Multi-chamber system having compact installation set-up for an etching ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing"><meta name="DC.contributor" content="Ki-sang Kim" scheme="inventor"><meta name="DC.contributor" content="Gyu-chan Jeoung" scheme="inventor"><meta name="DC.contributor" content="Gyu-hwan Kwag" scheme="inventor"><meta name="DC.contributor" content="Samsung Electronics Co., Ltd." scheme="assignee"><meta name="DC.date" content="2002-11-19" scheme="dateSubmitted"><meta name="DC.description" content="A multi-chamber system of an etching facility for manufacturing semiconductor devices occupies a minimum amount of floor space in a cleanroom by installing a plurality of processing chambers in multi-layers and in parallel along a transfer path situated between the processing chambers. The multi-layers number 2 to 5, and the transfer path can be rectangular in shape and need only be slightly wider than the diameter of a wafer. The total width of the multi-chamber system is the sum of the width of one processing chamber plus the width of the transfer path."><meta name="DC.date" content="2005-8-16" scheme="issued"><meta name="DC.relation" content="JP:H07211763" scheme="references"><meta name="DC.relation" content="KR:19990025706" scheme="references"><meta name="DC.relation" content="US:20030017034:A1" scheme="references"><meta name="DC.relation" content="US:20030073323:A1" scheme="references"><meta name="DC.relation" content="US:4951601" scheme="references"><meta name="DC.relation" content="US:5259881" scheme="references"><meta name="DC.relation" content="US:5273244" scheme="references"><meta name="DC.relation" content="US:5286296" scheme="references"><meta name="DC.relation" content="US:5292393" scheme="references"><meta name="DC.relation" content="US:5306380" scheme="references"><meta name="DC.relation" content="US:5445491" scheme="references"><meta name="DC.relation" content="US:5527390" scheme="references"><meta name="DC.relation" content="US:5577879" scheme="references"><meta name="DC.relation" content="US:5685684" scheme="references"><meta name="DC.relation" content="US:5695564" scheme="references"><meta name="DC.relation" content="US:5700127" scheme="references"><meta name="DC.relation" content="US:5765983" scheme="references"><meta name="DC.relation" content="US:5788447" scheme="references"><meta name="DC.relation" content="US:5788868" scheme="references"><meta name="DC.relation" content="US:5820679" scheme="references"><meta name="DC.relation" content="US:6053980" scheme="references"><meta name="DC.relation" content="US:6099598" scheme="references"><meta name="DC.relation" content="US:6174377" scheme="references"><meta name="DC.relation" content="US:6188935" scheme="references"><meta name="DC.relation" content="US:6299722" scheme="references"><meta name="DC.relation" content="US:6301802" scheme="references"><meta name="DC.relation" content="US:6315512" scheme="references"><meta name="DC.relation" content="US:6340405" scheme="references"><meta name="DC.relation" content="US:6503365" scheme="references"><meta name="DC.relation" content="US:6655891" scheme="references"><meta name="DC.relation" content="US:6722834" scheme="references"><meta name="citation_patent_number" content="US:6930050"><meta name="citation_patent_application_number" content="US:10/298,605"><link rel="canonical" href="http://www.google.com/patents/US6930050"/><meta property="og:url" content="http://www.google.com/patents/US6930050"/><meta name="title" content="Patent US6930050 - Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing"/><meta name="description" content="A multi-chamber system of an etching facility for manufacturing semiconductor devices occupies a minimum amount of floor space in a cleanroom by installing a plurality of processing chambers in multi-layers and in parallel along a transfer path situated between the processing chambers. The multi-layers number 2 to 5, and the transfer path can be rectangular in shape and need only be slightly wider than the diameter of a wafer. The total width of the multi-chamber system is the sum of the width of one processing chamber plus the width of the transfer path."/><meta property="og:title" content="Patent US6930050 - Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("j1TsU_G2BvOwsQTAi4A4"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CZE"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("j1TsU_G2BvOwsQTAi4A4"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CZE"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6930050?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6930050"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=9TtuBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6930050&amp;usg=AFQjCNE2m1ziEq-OkKc1QCqOVpDk96e8tQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6930050.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6930050.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20030073323"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6930050"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6930050" style="display:none"><span itemprop="description">A multi-chamber system of an etching facility for manufacturing semiconductor devices occupies a minimum amount of floor space in a cleanroom by installing a plurality of processing chambers in multi-layers and in parallel along a transfer path situated between the processing chambers. The multi-layers...</span><span itemprop="url">http://www.google.com/patents/US6930050?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6930050 - Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6930050 - Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing" title="Patent US6930050 - Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6930050 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/298,605</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Aug 16, 2005</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 19, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 21, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE19901426A1">DE19901426A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE19901426B4">DE19901426B4</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE19964479B4">DE19964479B4</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6503365">US6503365</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7776226">US7776226</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20030073323">US20030073323</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050236092">US20050236092</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20090203211">US20090203211</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20090291558">US20090291558</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10298605, </span><span class="patent-bibdata-value">298605, </span><span class="patent-bibdata-value">US 6930050 B2, </span><span class="patent-bibdata-value">US 6930050B2, </span><span class="patent-bibdata-value">US-B2-6930050, </span><span class="patent-bibdata-value">US6930050 B2, </span><span class="patent-bibdata-value">US6930050B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Ki-sang+Kim%22">Ki-sang Kim</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Gyu-chan+Jeoung%22">Gyu-chan Jeoung</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Gyu-hwan+Kwag%22">Gyu-hwan Kwag</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Samsung+Electronics+Co.,+Ltd.%22">Samsung Electronics Co., Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6930050.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6930050.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6930050.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (31),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (7),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (42),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (4)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6930050&usg=AFQjCNHpow5WWHznalJDA34Isvm9ZqbI3g">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6930050&usg=AFQjCNFqvQF57w3MCZnrGHUcFJz1JwqBrg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6930050B2%26KC%3DB2%26FT%3DD&usg=AFQjCNGt_KR-yWQDe4KwK8vTWD9BjRQz-g">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55456339" lang="EN" load-source="patent-office">Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing</invention-title></span><br><span class="patent-number">US 6930050 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50862025" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A multi-chamber system of an etching facility for manufacturing semiconductor devices occupies a minimum amount of floor space in a cleanroom by installing a plurality of processing chambers in multi-layers and in parallel along a transfer path situated between the processing chambers. The multi-layers number <b>2 </b>to <b>5</b>, and the transfer path can be rectangular in shape and need only be slightly wider than the diameter of a wafer. The total width of the multi-chamber system is the sum of the width of one processing chamber plus the width of the transfer path.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(8)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6930050B2/US06930050-20050816-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6930050B2/US06930050-20050816-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(44)</span></span></div><div class="patent-text"><div mxw-id="PCLM8886318" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A method of manufacturing semiconductor devices in a multi-chamber system of an etching facility, comprising:
<div class="claim-text">mounting on a cassette stage a cassette that has wafers stacked thereon; </div>
<div class="claim-text">providing a plurality of processing chambers; </div>
<div class="claim-text">providing at least one load lock chamber through which wafers are passed directly into and out of the processing chambers; </div>
<div class="claim-text">maintaining a horizontal transfer path that is adjacent to the cassette stage at atmospheric pressure, the transfer path being aligned in parallel with a direction along which all of the processing chambers are aligned and providing space for transportation of wafers: and </div>
<div class="claim-text">loading and unloading the wafers stacked on the cassette stage to and from the plurality of processing chambers using a transfer mechanism installed in the transfer path. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said providing comprises installing the processing chambers in multiple layers.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each processing chamber has a gate formed on a side away from the transfer path, said loading and unloading comprises selectively opening and closing a corresponding gate to allow passage of wafers to a processing chamber.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:
<div class="claim-text">transferring wafers from the transfer mechanism to the processing chambers using a transfer arm disposed in the load lock chamber, </div>
<div class="claim-text">the load lock chamber including an inner transfer device for moving the transfer arm and gates respectively formed on a side of the transfer path and a side of the processing chambers, </div>
<div class="claim-text">the method further comprising selectively opening and closing the gates to allow passage of the wafers. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the transfer arm includes a plurality of transfer arms, said transferring comprising transferring a plurality of wafers using the plurality of transfer arms.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising maintaining the load lock chamber at a vacuum pressure.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said providing at least one load lock chamber comprises providing one common load lock chamber for the plurality of processing chambers.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the processing chambers are connected by gates, the method further comprising directly moving wafers after a process in one processing chamber to another processing chamber for a subsequent process.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising maintaining the processing chambers at a vacuum pressure.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said loading and unloading comprises:
<div class="claim-text">selectively holding the wafers on a transfer arm; and </div>
<div class="claim-text">loading and unloading the wafers into the processing chambers by moving the transfer arm, </div>
<div class="claim-text">the transfer arm being moved horizontally by a transfer robot in accordance with control signals applied to the transfer robot. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein said loading and unloading further comprises moving the transfer robot vertically in accordance with the control signals.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein said loading and unloading comprises vacuum-absorbing the wafers to the transfer arm using a vacuum line.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the transfer arm includes a plurality of transfer arms, said loading and unloading comprises simultaneously transferring a plurality of wafers using the plurality of transfer arms.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein said loading and unloading comprises moving the transfer arm horizontally using a motor or a pneumatic cylinder.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein said loading and unloading comprising moving the transfer arm vertically using a motor or a pneumatic cylinder.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the transfer path has extended length and includes a plurality of the transfer mechanisms, said loading and unloading comprises transferring the wafers from one transfer mechanism to another transfer mechanism.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
    <div class="claim-text">17. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein said loading and unloading comprises transferring unprocessed wafers from a cassette mounted on a first cassette stage to one of the processing chambers and transferring processed wafers from another of the processing chambers to a second cassette stage which is located such that the wafers are easily transferred to a subsequent process.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
    <div class="claim-text">18. The method of manufacturing semiconductor devices of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the transfer path has a rectangular shape.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00019" num="00019" class="claim">
    <div class="claim-text">19. A method of manufacturing semiconductor devices in a multi-chamber system of an etching facility, comprising:
<div class="claim-text">mounting on a cassette stage a cassette that has wafers stacked thereon; </div>
<div class="claim-text">providing a plurality of processing chambers aligned in a plurality of layers; </div>
<div class="claim-text">providing at least one load lock chamber through which wafers are passed directly into and out of the processing chambers; </div>
<div class="claim-text">maintaining a horizontal transfer path that is adjacent to the cassette stage at atmospheric pressure, the transfer path being aligned in parallel with a direction along which the processing chambers are aligned and providing space for transportation of wafers and having a width slightly larger than a diameter of the wafers; and </div>
<div class="claim-text">loading and unloading the wafers stacked on the cassette stage to and from the plurality of processing chambers with vertical/horizontal reciprocal movement using a transfer mechanism installed in the transfer path. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00020" num="00020" class="claim">
    <div class="claim-text">20. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the transfer path has a rectangular shape.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00021" num="00021" class="claim">
    <div class="claim-text">21. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein said providing comprises providing the processing chambers in a plurality of layers comprising 2 to 5 layers.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00022" num="00022" class="claim">
    <div class="claim-text">22. The method of <claim-ref idref="CLM-00021">claim 21</claim-ref>, further comprising maintaining the processing chambers at a vacuum pressure.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00023" num="00023" class="claim">
    <div class="claim-text">23. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, further comprising:
<div class="claim-text">transferring wafers from the transfer mechanism to the processing chambers using a transfer arm disposed in the load lock chamber, </div>
<div class="claim-text">the load lock chamber including an inner transfer device for moving the transfer arm and gates respectively formed on a side of the transfer path and a side of the processing chambers, </div>
<div class="claim-text">the method further comprising selectively opening and closing the gates to allow passage of the wafers. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00024" num="00024" class="claim">
    <div class="claim-text">24. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00023">claim 23</claim-ref>, wherein the transfer arm includes a plurality of transfer arms, said transferring comprising simultaneously transferring a plurality of wafers using the plurality of transfer arms.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00025" num="00025" class="claim">
    <div class="claim-text">25. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the transfer mechanism includes a transfer arm, said loading and unloading comprising:
<div class="claim-text">selectively vacuum-absorbing the wafers to the transfer arm using a vacuum line; and </div>
<div class="claim-text">loading and unloading the wafers into the processing chambers by moving the transfer arm, </div>
<div class="claim-text">the transfer arm being moved horizontally and vertically by a transfer robot in accordance with control signals applied to the transfer robot. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00026" num="00026" class="claim">
    <div class="claim-text">26. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00025">claim 25</claim-ref>, the transfer arm comprises a plurality of the transfer arms, said loading and unloading comprising simultaneously transferring a plurality of wafers using the plurality of transfer arms.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00027" num="00027" class="claim">
    <div class="claim-text">27. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00025">claim 25</claim-ref>, wherein said loading and unloading comprises moving the transfer arm vertically and horizontally using a motor or a pneumatic cylinder.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00028" num="00028" class="claim">
    <div class="claim-text">28. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the transfer path has extended length and includes a plurality of transfer mechanisms, said loading and unloading comprising transferring the wafers from one transfer mechanism to another transfer mechanism.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00029" num="00029" class="claim">
    <div class="claim-text">29. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein said loading and unloading comprises transferring unprocessed wafers from a cassette mounted on a first cassette stage to one of the processing chambers and transferring processed wafers from another of the processing chambers to a second cassette stage which is located such that the wafers are easily transferred to a subsequent process.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00030" num="00030" class="claim">
    <div class="claim-text">30. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein said providing comprises providing to processing chambers arranged in multi-layers,
<div class="claim-text">the method further comprising mounting on an additional cassette stage a cassette that has processed wafers stacked thereon. </div>
</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00031" num="00031" class="claim">
    <div class="claim-text">31. A method of manufacturing semiconductor devices in a multi-chamber system of an etching facility, comprising:
<div class="claim-text">mounting on a cassette stage a cassette that has wafers stacked thereon; </div>
<div class="claim-text">maintaining a horizontal transfer path without a vacuum, the transfer path being provided as adjacent to the cassette stage and as providing space for transportation of wafers; </div>
<div class="claim-text">providing a plurality of processing chambers aligned along a direction in parallel with the transfer path; </div>
<div class="claim-text">providing at least one load lock chamber through which wafers are passed directly into and out of the processing chambers: and </div>
<div class="claim-text">loading and unloading the wafers stacked on the cassette stage to and from the plurality of processing chambers using a transfer mechanism in the multi-chamber system. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00032" num="00032" class="claim">
    <div class="claim-text">32. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00031">claim 31</claim-ref>, further comprising maintaining the load lock chamber at vacuum pressure.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00033" num="00033" class="claim">
    <div class="claim-text">33. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00031">claim 31</claim-ref>, further comprising maintaining the processing chambers at vacuum pressure.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00034" num="00034" class="claim">
    <div class="claim-text">34. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00031">claim 31</claim-ref>, wherein said loading and unloading comprises transferring the wafers by vacuum-absorbing the wafers to a transfer arm using a vacuum line.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00035" num="00035" class="claim">
    <div class="claim-text">35. A method of manufacturing semiconductor devices in a multi-chamber system, comprising:
<div class="claim-text">mounting a cassette having a plurality of substrates stacked therein on a cassette stage; </div>
<div class="claim-text">loading a first substrate from the cassette to a load lock chamber by a transfer mechanism through a horizontal transfer path, the transfer path providing a space for transportation of the first substrate at atmospheric pressure between the cassette stage and the load lock chamber; and </div>
<div class="claim-text">loading the first substrate from the load lock chamber directly into a first processing chamber among a plurality of processing chambers aligned along a direction in parallel with the transfer path. </div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00036" num="00036" class="claim">
    <div class="claim-text">36. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00035">claim 35</claim-ref>, wherein the transfer path has a rectangular shape.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00037" num="00037" class="claim">
    <div class="claim-text">37. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00035">claim 35</claim-ref>, wherein the load lock chamber is connected to one side of the first processing chamber.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00038" num="00038" class="claim">
    <div class="claim-text">38. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00037">claim 37</claim-ref>, wherein the load lock chamber is maintained at a vacuum pressure.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00039" num="00039" class="claim">
    <div class="claim-text">39. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00035">claim 35</claim-ref>, wherein the load lock chamber is located at a first side of the transfer path, and the cassette stage is located at a second side of the transfer path, the first side of the transfer path being opposite to the second side of the transfer path.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00040" num="00040" class="claim">
    <div class="claim-text">40. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00039">claim 39</claim-ref>, wherein a plurality of load lock chambers are disposed in parallel with the transfer path.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00041" num="00041" class="claim">
    <div class="claim-text">41. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00040">claim 40</claim-ref>, wherein the first processing chamber and the a second processing chamber are formed with a multi-layer structure.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00042" num="00042" class="claim">
    <div class="claim-text">42. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00035">claim 35</claim-ref>, further comprising a) loading a second substrate from the cassette to the load lock chamber by the transfer mechanism through the transfer path, the transfer path providing a space for transportation of the second substrate at atmospheric pressure between the cassette and the load lock chamber, and b) loading the second substrate from the load lock chamber into a second processing chamber, the load lock chamber being connected to one side of the first processing chamber.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00043" num="00043" class="claim">
    <div class="claim-text">43. The method of manufacturing semiconductor devices according to <claim-ref idref="CLM-00035">claim 35</claim-ref>, further comprising loading a second substrate from the cassette to an area next to the first substrate by the transfer mechanism through the transfer path, the transfer path providing a space for transportation of the second substrate at atmospheric pressure between the cassette and the load lock chamber, the first and second substrates being aligned to the transfer path in parallel.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00044" num="00044" class="claim">
    <div class="claim-text">44. The method of <claim-ref idref="CLM-00035">claim 35</claim-ref>, further comprising maintaining the processing chambers at a vacuum pressure.</div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES15908862" lang="EN" load-source="patent-office" class="description">
<heading>CROSS REFERENCE TO RELATED APPLICATIONS</heading> <p num="p-0002">This is a divisional application of application Ser. No. 09/237,229, filed Jan. 26, 1999, now U.S. Pat. No. 6,503,365. This application claims priority under 35 U.S.C. 119 to Korean Patent Application No. 1998-14228 filed on Apr. 21, 1998.</p>
<heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">1. Field of the Invention</p>
  <p num="p-0004">The present invention relates to a multi-chamber system of an etching facility for manufacturing semiconductor devices, and more particularly, to a multi-chamber system of an etching facility for manufacturing semiconductor devices which minimizes the space occupied by the facility by aligning a plurality of processing chambers with a transfer path in the center.</p>
  <p num="p-0005">2. Background of the Related Art</p>
  <p num="p-0006">The manufacturing of semiconductor devices involves many processes, including photolithography, etching, and thin film formation, which are repeatedly carried out during the manufacturing process. Generally, the etching process is carried out in a focus-type multi-chamber system which is capable of processing various process steps for wafers at the same time.</p>
  <p num="p-0007">In particular, the multi-chamber system for a dry-etching process using plasma is operated with a plurality of processing chambers in which a high-vacuum state environment for the generation of plasma is formed. The system includes an inner transfer device for transporting wafers from a central chamber under a low vacuum state to the plurality of high vacuum processing chambers.</p>
  <p num="p-0008"> <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates a conventional focus-type multi-chamber system for a dry-etching process using plasma, which is constructed in such a manner that a hexagonal pillar-shaped central chamber <b>16</b> is located in its center; four processing chambers <b>15</b> are connected to four sides of the central chamber <b>16</b>, and between the central chamber <b>16</b> and each of the processing chambers <b>15</b>, there is formed a gate (not shown) for allowing the selective passage of wafers. An inner transfer device <b>14</b> inside the central chamber <b>16</b> is able to selectively load and unload the wafers into each processing chamber <b>15</b> through the gate. Note that the central chamber <b>16</b> can be formed as a square, pentagon, hexagon shape, etc., and <figref idrefs="DRAWINGS">FIG. 1</figref> shows the normal hexagonal shape of the central chamber <b>16</b>. Further, there is provided a vacuum pressure generator (not shown) in each of the processing chambers <b>15</b> and the central chamber <b>16</b>.</p>
  <p num="p-0009">Therefore, the inner transfer device <b>14</b> transports wafers to the processing chamber <b>15</b> under the vacuum pressure environment. In addition to the central chamber <b>16</b>, a load lock chamber <b>13</b>, serving as a stand-by area for the wafers under a low vacuum state, is located between the central chamber <b>16</b> and the wafers which are under atmospheric pressure in cassettes <b>11</b>.</p>
  <p num="p-0010">The load lock chamber <b>13</b> comprises an input load lock chamber for stacking wafers before processing, and an output load lock chamber for stacking wafers after processing.</p>
  <p num="p-0011">In addition to the two load lock chambers <b>13</b>, there is connected a cassette stage <b>12</b> having the cassettes <b>11</b> mounted thereon for easy transportation of wafers under atmospheric pressure.</p>
  <p num="p-0012">Therefore, in the conventional multi-chamber system, if the cassette <b>11</b> is mounted on the cassette stage <b>12</b>, an operator or the automatic transfer mechanism, etc., inside the load lock chamber <b>13</b> transfers the cassette <b>11</b> having wafers thereon to the load lock chamber <b>13</b>, and then, the load lock chamber <b>13</b> is sealed and placed under a low vacuum state. When the load lock chamber <b>13</b> reaches a certain level of vacuum, the gate of the load lock chamber <b>13</b> is opened, an inner transfer device <b>14</b> inside the central chamber <b>16</b> mounts wafers individually or in groups on a transfer arm (not shown) under a low vacuum state, and transfers them to a specific processing chamber <b>15</b> by rotating horizontally a certain angle, and proceeding toward the specific processing chamber <b>15</b>.</p>
  <p num="p-0013">In addition, after wafers are transported into the processing chamber <b>15</b>, the gate of the processing chamber <b>15</b> is shut, and a specific corresponding process is carried out. The processed wafers are removed from the processing chamber by the inner transfer device <b>14</b> of the central chamber <b>16</b>, and stacked on the cassette <b>11</b> inside the load lock chamber <b>13</b>.</p>
  <p num="p-0014">Here, while a specific process is carried out inside a specific processing chamber <b>15</b>, the inner transfer device <b>14</b> is capable of continuously loading and unloading wafers to another processing chamber <b>15</b>. Therefore, a plurality of wafers can be processed inside a plurality of processing chambers <b>15</b> at the same time.</p>
  <p num="p-0015">However, the conventional multi-chamber system, which is constructed as described above, i.e., the hexagonal pillar shaped central chamber <b>16</b>, four processing chambers <b>15</b> and two load lock chambers <b>13</b> surrounding the central chamber <b>16</b>, occupies a space of width W inside the fabrication line layout, requiring a large vacuum facility to maintain the central chamber <b>16</b> in a vacuum state and increasing the expenses for the facilities and their installation.</p>
  <p num="p-0016">In addition, the space taken up by the central chamber increases with the number of processing chambers. For instance, six processing chambers and two load lock chambers require an octagonal pillar shaped central chamber which takes up more space than the hexagonal pillar-shaped central chamber shown in FIG. <b>1</b>.</p>
  <p num="p-0017">Therefore, if the number of processing chambers is increased, a different multi-chamber system is necessary, occupying additional cleanroom space and requiring additional expense. Various process gases and vacuum-related apparatus connected to the processing chamber or the load lock chamber must also be installed in duplicate.</p>
  <p num="p-0018">An attempt to increase the number of processing chambers of the focus-type multi-chamber system, as shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, comprises two central chambers <b>16</b>, each connected to three processing chambers <b>15</b>. The two central chambers <b>16</b> are connected to each other by a connection load lock chamber <b>17</b> between them. Two of the conventional focus-type multi-chamber systems <b>10</b> are thereby connected.</p>
  <p num="p-0019">However, the installation of the six processing chambers <b>15</b> and one connection load lock chamber <b>17</b> as shown in <figref idrefs="DRAWINGS">FIG. 2</figref> costs more than the installation of an additional focus-type multi-chamber system <b>10</b> as shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, and the seven-chamber set-up still occupies a lot of space in the cleanroom, and requires duplicate installation of various processing gases and vacuum-related apparatus.</p>
  <p num="p-0020">Furthermore, as shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, the conventional focus-type multi-chamber system <b>10</b> is normally installed inside the cleanroom along with other facilities <b>20</b>, with the cassette stages on the other facilities all being disposed to one side. Therefore, it is necessary for an operator or an automatic cassette car to transport cassettes between facilities.</p>
  <p num="p-0021">In addition to the disadvantages of the focus-type multi-chamber system, the inner transfer device moves wafers under a vacuum state, and therefore, the wafers cannot be attached by vacuum-absorption, and are simply gravity-supported by the transfer arm. The wafers must therefore be moved at a low speed so as not to be displaced from the transfer arm, which results in a very slow wafer transfer operation.</p>
  <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0022">The present invention is directed to a multi-chamber system of an etching facility for manufacturing semiconductor devices for greatly reducing the space and the width occupied by the facilities by aligning a plurality of processing chambers in multi-layers and in parallel, which substantially overcomes one or more of the problems due to the limitations and the disadvantages of the related art.</p>
  <p num="p-0023">To achieve these and other advantages and in accordance with the purpose of the present invention, the multi-chamber system for manufacturing semiconductor devices comprises: a cassette stage for mounting a cassette having wafers stacked thereon; a transfer path adjacent to the cassette stage and having a width slightly larger than the diameter of the wafers, preferably with a rectangular-shape, for providing a space for the transportation of wafers; a plurality of processing chambers aligned with the transfer path; and a transfer mechanism installed in the transfer path for loading and unloading the wafers stacked on the cassette stage to the plurality of processing chambers.</p>
  <p num="p-0024">In addition, the processing chambers are disposed in multiple layers, and a load lock chamber may be connected to one side of the processing chamber to serve as a stand-by area for the wafers.</p>
  <p num="p-0025">The load lock chamber may comprise: a transfer arm for receiving the wafers from the transfer mechanism and transferring the wafers to the processing chamber; an inner transfer device for moving the transfer arm; and gates formed on the side of the transfer path and the side of the processing chamber, respectively, the gates being selectively opened and closed to allow passage of the wafers.</p>
  <p num="p-0026">Preferably, the transfer mechanism comprises: a transfer arm for selectively holding the wafers; a transfer robot for loading and unloading the wafers into the processing chamber by moving the transfer arm; a horizontal driving part for moving the transfer robot horizontally; and a controller for controlling the transfer robot and the horizontal driving part by applying control signals thereto.</p>
  <p num="p-0027">The transfer mechanism may further comprise a vertical driving part for moving the transfer robot vertically on receipt of a control signal from the controller. In addition, a vacuum line is preferably installed on the transfer arm so as to vacuum-absorb wafers. In addition, the transfer path may be extended and a plurality of transfer mechanisms installed such that wafers can be transferred from one transfer mechanism to another.</p>
  <p num="p-0028">Prior to processing, the wafers are stacked on a cassette mounted on a first cassette stage. The wafers are then transferred to the processing chambers; and the processed wafers are transferred to a second cassette stage which is located such that the wafers are easily transferred to a subsequent process.</p>
  <p num="p-0029">In another aspect of the present invention, a multi-chamber system for manufacturing semiconductor devices comprises: a cassette stage for mounting a cassette having wafers stacked thereon; a rectangular-shaped transfer path adjacent to the cassette stage for providing space for transportation of wafers; a plurality of processing chambers aligned in multi-layers parallel to and beside the transfer path; and a transfer mechanism capable of vertical/horizontal reciprocal movement installed in the transfer path for loading and unloading the wafers stacked on the cassette stage to the plurality of processing chambers.</p>
  <p num="p-0030">The transfer mechanism comprises: a transfer arm having a vacuum line installed thereto so as to selectively vacuum-absorb wafers; a transfer robot for loading and unloading the wafers into the processing chamber by moving the transfer arm; a vertical driving part for moving the transfer robot vertically; a horizontal driving part for moving the transfer robot horizontally; and a controller for controlling the transfer robot, the vertical driving part, and the horizontal driving part by applying control signals thereto.</p>
  <p num="p-0031">In another aspect of the present invention, a multi-chamber system for manufacturing semiconductor devices comprises: a first cassette stage for mounting a cassette having unprocessed wafers stacked thereon; a transfer path with a rectangular shape adjacent to the cassette stage for providing space for the transportation of wafers; a plurality of processing chambers arranged in multi-layers and aligned in parallel beside the transfer path; a transfer mechanism capable of vertical/horizontal reciprocal movement installed in the transfer path for loading and unloading the wafers stacked on the first cassette stage to the plurality of the processing chambers; and a second cassette stage placed opposite to the first cassette stage and mounting a cassette having processed wafers stacked thereon.</p>
  <p num="p-0032">The transfer mechanism comprises: a transfer arm having a vacuum line for selectively vacuum-absorbing wafers; a transfer robot for loading and unloading wafers to the processing chamber by moving the transfer arm; a vertical driving part for vertically moving the transfer robot; a horizontal driving part for horizontally moving the transfer robot; and a controller for controlling the transfer robot, the vertical driving part, and the horizontal driving part by applying control signals thereto.</p>
  <p num="p-0033">It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide a further explanation of the invention as claimed.</p>
<description-of-drawings> <heading>BRIEF DESCRIPTION OF THE ATTACHED DRAWINGS</heading> <p num="p-0034">The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification illustrate embodiments of the invention, wherein like reference numerals refer to like elements throughout, in which:</p>
    <p num="p-0035"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a plan view of a conventional multi-chamber system of an etching facility for manufacturing semiconductor devices;</p>
    <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a plan view of two of the multi-chamber systems of <figref idrefs="DRAWINGS">FIG. 1</figref> connected to each other;</p>
    <p num="p-0037"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a plan view of two of the multi-chamber systems of <figref idrefs="DRAWINGS">FIG. 1</figref> installed inside a semiconductor device fabrication line;</p>
    <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a plan view of a multi-chamber system of an etching facility for manufacturing semiconductor devices according to one embodiment of the present invention;</p>
    <p num="p-0039"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a perspective view of the multi-chamber system of <figref idrefs="DRAWINGS">FIG. 4</figref>;</p>
    <p num="p-0040"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a side view schematically showing the transportation state of the wafers of in the multi-chamber system of <figref idrefs="DRAWINGS">FIG. 5</figref>;</p>
    <p num="p-0041"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a plan view showing a multi-chamber system of an etching facility for manufacturing semiconductor devices according to a second embodiment of the present invention;</p>
    <p num="p-0042"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a plan view of the multi-chamber system of <figref idrefs="DRAWINGS">FIG. 7</figref> installed inside a semiconductor device fabrication line;</p>
    <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a plan view of an extended version of the embodiment of the present invention shown in <figref idrefs="DRAWINGS">FIG. 7</figref>; and</p>
    <p num="p-0044"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a plan view of a third embodiment of the multi-chamber system of an etching facility for manufacturing semiconductor devices of the present invention installed inside a semiconductor device fabrication line.</p>
  </description-of-drawings> <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENT</heading> <p num="p-0045">Reference will now be made in detail to preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.</p>
  <p num="p-0046"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a plan view showing a multi-chamber system of an etching facility for manufacturing semiconductor devices according to one preferred embodiment of the present invention. Referring to <figref idrefs="DRAWINGS">FIG. 4</figref>, the multi-chamber system is constructed in such a manner that a cassette <b>41</b> having wafers stacked thereon is mounted on a cassette stage <b>42</b>, and eight processing chambers <b>45</b> for carrying out processes are displaced in parallel with multi-layers on both sides of a transfer path <b>100</b>, four of which are shown in the plan view of FIG. <b>4</b>. The transfer path <b>100</b> has a shape having a narrow width, preferably a rectangular shape, and a transfer mechanism <b>52</b> is provided in the transfer path <b>100</b> in order to load and unload the wafers stacked on the cassette stage <b>42</b> into each of the eight processing chambers <b>45</b>.</p>
  <p num="p-0047">The cassette stage <b>42</b> includes a cassette elevator for moving the cassette up and down and can be moved horizontally so as to switch the locations of cassettes.</p>
  <p num="p-0048">The processing chambers <b>45</b> can be aligned in a single layer, but considering the efficiency of the space, a two-layer arrangement may be used as shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, each layer having four processing chambers <b>45</b> aligned in parallel. With this arrangement, each layer comprises four processing chambers <b>45</b>, two load lock chambers <b>43</b> which are the same size as those in the conventional multi-chamber system <b>10</b> of <figref idrefs="DRAWINGS">FIG. 1</figref>, and one transfer path <b>100</b>. Therefore, the facility width W of the multi-chamber system <b>40</b> of the present invention is the sum of the widths of those of the two processing chambers <b>45</b> and the one transfer path <b>100</b>. This width W is minimized, because the width of the hexagonal pillar-shaped central chamber in the conventional system is replaced by that of the transfer path <b>100</b> in the multi-chamber system, and the transfer path <b>100</b> is only a little wider than the diameter of one wafer.</p>
  <p num="p-0049">In addition, the depth of the multi-chamber system is minimized, because the depth of the hexagonal pillar-shaped central chamber, each side of which is slightly larger than the diameter of a wafer, is replaced by that of the load lock chamber <b>43</b>. The shape of the load lock chamber <b>43</b> can be optimized as a regular rectangular pillar shape so as to be only slightly deeper than the diameter of one wafer, thereby decreasing the width and depth of the whole facility.</p>
  <p num="p-0050">Therefore, the area occupied by a single-layer structure (not shown) of the multi-chamber system according to the present invention is less than the area occupied by the conventional system; and the multi-layer structure as shown in <figref idrefs="DRAWINGS">FIGS. 4 and 5</figref> is even more compact. Furthermore, the multi-layer structure preferably has 2 to 5 layers.</p>
  <p num="p-0051">In addition, the space occupied by the load lock chamber <b>43</b> can be minimized, and the volume of the vacuum facility or supplementary apparatus can be reduced, thereby minimizing expenses for the facility and its installation.</p>
  <p num="p-0052">In addition, as described below, the transfer mechanism <b>52</b> allows wafers to be moved quickly by holding them using vacuum pressure so that it is not necessary to install a supplementary vacuum pressure generator.</p>
  <p num="p-0053">A vacuum is not formed in the transfer path <b>100</b>, unlike the case of the conventional central chamber, thereby allowing use of the multi-layer structure for the processing chambers. Since a vacuum is not formed in the transfer path <b>100</b>, the wafers may be vacuum absorbed to the transfer arm thus providing faster wafer transfers, in contrast to the conventional case, wherein the wafers inside the central chamber were merely gravity-supported by the transfer arm, and the wafers had to be moved slowly so as not to fall off the transfer arm.</p>
  <p num="p-0054">For those processing chambers requiring a relatively low vacuum state, such as a base oven process, an ashing process, a pre/post etching process, etc., a gate (not shown) is formed toward the transfer path <b>100</b> and is selectively opened and closed so as to allow for the passage of wafers.</p>
  <p num="p-0055">A vacuum pressure generator <b>45</b> is installed inside the processing chamber <b>45</b> in order to form a vacuum pressure therein, with the processing chamber <b>45</b> carrying out the dry-etching process requiring a high-vacuum to form a plasma.</p>
  <p num="p-0056">Therefore, in order to minimize the time or the energy waste necessary to form a high-vacuum state in the processing chamber after being directly exposed to the atmospheric pressure environment, a load lock chamber <b>43</b> having a low-vacuum state is connected to one side of the processing chamber <b>45</b> and serves as a stand-by region for wafers, and a gate <b>46</b>, <b>49</b> is formed on one side of the load lock chamber <b>43</b> facing the transfer path <b>100</b>.</p>
  <p num="p-0057">Each load lock chamber <b>43</b> comprises: a transfer arm <b>54</b> (<figref idrefs="DRAWINGS">FIG. 6</figref>) for receiving wafers from the transfer mechanism <b>52</b> and transferring them to the processing chamber; an inner transfer device <b>44</b> for moving the transfer arm <b>54</b>; a gate <b>46</b>, <b>49</b> formed on one side of the transfer path <b>100</b> which is selectively opened and closed to allow the passage of wafers; and another gate <b>47</b>, <b>48</b>, <b>50</b>, <b>51</b> provided on one side of the processing chamber <b>45</b> that is selectively opened and closed to allow the passage of wafers between the processing chamber <b>45</b> and the load lock chamber <b>43</b>.</p>
  <p num="p-0058">Here, the transfer arm <b>54</b> of the load lock chamber <b>43</b>, and the inner transfer device <b>44</b> inside the chamber can be provided in each of the two load lock chambers <b>43</b> so as to individually transfer two wafers into the two processing chambers <b>45</b> simultaneously.</p>
  <p num="p-0059">A vacuum pressure generator <b>43</b> may be provided in the load lock chamber <b>43</b> so as to form a low-vacuum therein in order to prevent an abrupt vacuum pressure differential inside the processing chamber <b>45</b> when the wafers are transferred through the gate <b>47</b>, <b>48</b>, <b>50</b>, <b>51</b> between the high vacuum processing chamber <b>45</b> and the load lock chamber <b>43</b>. Such a vacuum pressure generator <b>43</b> using a vacuum pump is well-known to those skilled in the art.</p>
  <p num="p-0060">In addition, as shown in FIG. <b>4</b> and <figref idrefs="DRAWINGS">FIG. 5</figref>, two processing chambers <b>45</b> are placed on both sides, i.e., before and after the load lock chamber <b>43</b>, respectively, so as to have one load lock chamber <b>43</b> in common. In other embodiments, three or more processing chambers <b>45</b> may be oriented so as to share one common load lock chamber.</p>
  <p num="p-0061">Since the processing chambers <b>45</b> are connected to one another through the gates, wafers passing through one specific process are directly moved to another processing chamber, thereby allowing the transfer of wafers between processing chambers.</p>
  <p num="p-0062">As shown in <figref idrefs="DRAWINGS">FIGS. 5 and 6</figref>, the transfer mechanism <b>52</b> of the present invention installed on the transfer path <b>100</b> comprises: a transfer arm <b>53</b> for selectively holding the wafers; a transfer robot <b>52</b> <i>a </i>for loading and unloading wafers to the processing chamber by moving the transfer arm <b>53</b>; a horizontal driving part <b>52</b> <i>b </i>for horizontally moving the transfer robot; a vertical driving part <b>52</b> <i>c </i>for moving the transfer robot up and down; and a controller <b>52</b> <i>d </i>for applying a control signal to the transfer robot <b>52</b> <i>a</i>, the horizontal driving part <b>52</b> <i>b</i>, and the vertical driving part <b>52</b> <i>c</i>. The transfer arm <b>53</b> further includes a vacuum line <b>52</b> <i>e </i>in order to selectively vacuum-absorb wafers <b>1</b> placed thereon. The horizontal and vertical movement is indicated by the arrows in <figref idrefs="DRAWINGS">FIGS. 5 and 6</figref>.</p>
  <p num="p-0063">The transfer arm <b>53</b>, as shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, can be constructed such that one wafer is transferred at a time, but can also be constructed as a 4-arm system, wherein four arms are connectably provided in two layers so as to individually transport four wafers at the same time to the load lock chambers. Such a 4-arm system for transferring four wafers individually at a time, or 2-arm system, 3-arm system, etc., which are employed so as to move 2 or 3 wafers at a time, are well-known to those skilled in the art.</p>
  <p num="p-0064">Also well-known to those skilled in the art are: the horizontal driving part <b>52</b> <i>b</i>, which horizontally moves along a rail or guide rod by using a motor or an air cylinder as a driving source, the vertical driving part <b>52</b> <i>c</i>, which moves up and down along a rail or guide rod; the transfer arm <b>53</b> and the transfer robot <b>52</b> <i>a</i>. Various modifications or alterations of these mechanisms are contemplated within the scope of the present invention.</p>
  <p num="p-0065">The multi-chamber system for manufacturing semiconductor devices as shown in <figref idrefs="DRAWINGS">FIG. 6</figref> is constructed in such a manner that a cassette <b>41</b> having a plurality of wafers <b>1</b> stacked therein is mounted on the cassette stage <b>42</b>, and the horizontal driving part <b>52</b> <i>b </i>and the vertical driving part <b>52</b> <i>c </i>of the transfer mechanism <b>52</b> are driven on receipt of the control signal from a controller <b>52</b> <i>d </i>so as to control the movement of the transfer robot <b>52</b> <i>a </i>toward the wafers <b>1</b> inside the cassette <b>41</b>.</p>
  <p num="p-0066">In operation, the transfer mechanism <b>52</b> accesses the wafer <b>1</b>, the transfer robot <b>52</b> <i>a </i>receives the control signal from the controller <b>52</b> <i>d</i>, and then makes the transfer arm <b>53</b> contact the wafers <b>1</b>. The transfer arm <b>53</b> having the vacuum line <b>52</b> <i>e </i>vacuum-absorbs the wafers <b>1</b> to one side of the transfer arm <b>53</b>.</p>
  <p num="p-0067">When the wafer <b>1</b> fixed on the transfer arm <b>53</b> is to be moved to a specific processing chamber <b>45</b> disposed in the first chamber layer, the wafer <b>1</b> is first moved to the load lock chamber <b>43</b> connected to the specific chamber <b>45</b> in the first chamber layer by the horizontal driving part <b>52</b> <i>b </i>under control from the controller <b>52</b> <i>d. </i> </p>
  <p num="p-0068">At this time, the gate <b>46</b> of the load lock chamber <b>43</b> facing the transfer path <b>100</b> is opened, and the transfer arm <b>53</b> of the transfer mechanism <b>52</b> is inserted. Then the vacuum pressure of the vacuum line <b>52</b> <i>e </i>is shut off, and the wafer <b>1</b> is mounted on the transfer arm <b>54</b> inside the load lock chamber <b>43</b>.</p>
  <p num="p-0069">The transfer arm <b>53</b> of the transfer mechanism <b>52</b> exits the load lock chamber <b>43</b>, and the gate <b>46</b> is then closed. Then, the vacuum pressure generator <b>43</b> of the load lock chamber <b>43</b> is operated so as to place the inside of the load lock chamber <b>43</b> into a low vacuum state.</p>
  <p num="p-0070">After the load lock chamber <b>43</b> reaches a certain low vacuum level, the gate (e.g., gate <b>47</b>) of the load lock chamber <b>43</b> facing the processing chamber <b>45</b> is opened, and the inner transfer device <b>44</b> of the load lock chamber <b>43</b> transfers the wafers mounted on the transfer arm <b>54</b> into the processing chamber <b>45</b>.</p>
  <p num="p-0071">While vacuum absorption of the wafer at this stage is difficult because of the low vacuum pressure state in the load lock chamber <b>43</b>, the small space within the load lock chamber <b>43</b> is not as wide as in the conventional one, so that it takes just a short time for the transfer arm <b>54</b> to mount the wafers in the processing chamber <b>45</b>, even at the low speed.</p>
  <p num="p-0072">Then the transfer arm <b>54</b> exits the processing chamber <b>45</b>, the gate <b>47</b> is closed, and the vacuum pressure generator <b>45</b> in the processing chamber <b>45</b> is operated, thereby forming a high vacuum inside the processing chamber <b>45</b>, after which the etching process is carried out.</p>
  <p num="p-0073">Meanwhile, if the wafers <b>1</b> are to be moved to a specific processing chamber <b>45</b> on the second chamber layer, the controller <b>52</b> <i>d </i>controls both the horizontal driving part <b>52</b> <i>b </i>and the vertical driving part <b>52</b> <i>c </i>so as to transfer the wafers <b>1</b> to the load lock chamber <b>43</b> connected to the specific processing chamber <b>45</b> on the second chamber layer.</p>
  <p num="p-0074">The wafers <b>1</b> are moved up while vacuum absorbed by the transfer arm <b>53</b> of the transfer robot <b>52</b> <i>a</i>, and are inserted into the load lock chamber <b>43</b>. The subsequent steps are the same as described above for a processing chamber on the first layer.</p>
  <p num="p-0075">When the wafers have been transferred and loaded into a plurality of processing chambers <b>45</b>, corresponding processes are carried out in the respective processing chambers, and the wafers are unloaded in order of process completion. Then, the wafers are transferred to the cassette stage <b>42</b> or transferred to a specific processing chamber on a specific layer upon receipt of a control signal from the controller <b>52</b> <i>d. </i> </p>
  <p num="p-0076">When a 4-arm system is installed on the transfer mechanism <b>52</b>, the transfer mechanism <b>52</b> picks up four wafers from the cassette and places two wafers into each of two load lock chambers <b>43</b> connected to specific processing chambers. When the inner transfer device <b>44</b> and the transfer arm <b>54</b> are constructed with a 2-arm system, two wafers are picked up and transferred, one each into two processing chambers. After processing, two or one wafer is transferred from the processing chamber to the transfer mechanism <b>52</b> so as to carry out a post-process step.</p>
  <p num="p-0077">In another aspect of the present invention as shown in <figref idrefs="DRAWINGS">FIG. 7</figref>, a multi-chamber system of an etching facility for manufacturing semiconductor devices comprises: a first cassette stage <b>60</b> for mounting a cassette containing unprocessed wafers; a second cassette stage <b>70</b> for mounting a cassette containing processed wafers; a plurality of processing chambers <b>45</b> aligned on both sides of a rectangular-shaped transfer path <b>100</b>, the processing chambers being arranged in parallel in a multi-layered path for wafers, and for carrying out processing of wafers; and a transfer mechanism <b>52</b> installed in the path allowing for vertical/horizontal reciprocal movement, and including a transfer robot for transferring wafers mounted on the first cassette stage <b>60</b> to the plurality of processing chambers <b>45</b>, and for transferring wafers into the second cassette stage <b>70</b> after processing.</p>
  <p num="p-0078">This embodiment is constructed such that the wafers passing through all of the processing detailed above in the description of the first embodiment are stacked on the second cassette stage <b>70</b>, and such that the multi-chamber system is easily connected to other processing facilities <b>20</b> as shown in FIG. <b>8</b>.</p>
  <p num="p-0079">Referring to <figref idrefs="DRAWINGS">FIG. 8</figref>, wafers are supplied into the multi-chamber system through the first cassette stage <b>60</b> installed in the front of the facility, and pass through a plurality of processes in the plurality of processing chambers <b>45</b>, and are stacked on the second cassette stage <b>70</b> on the back side of the facility. Then, wafers are moved to another facility <b>20</b> by an automatic transfer part of the other facility <b>20</b>, pass through processing therein, are transferred into the side of a second facility <b>20</b>, pass through that facility <b>20</b>, and are stacked on the cassette stage of the second facility <b>20</b> on the right side of the multi-chamber system.</p>
  <p num="p-0080">Therefore, unlike the conventional case, wherein all cassette stages are provided on the front sides of the facility, therefore requiring a supplementary cassette transfer car in order to transport the cassette between facilities, the necessity for a supplementary cassette transfer car for transporting cassettes between facilities is reduced according to the present invention.</p>
  <p num="p-0081">In addition, as shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, the number of processing chambers <b>45</b> can be increased, and the transfer path <b>100</b> extended, so that more processing chambers <b>45</b> and load lock chambers <b>43</b> are aligned on both sides of the transfer path <b>100</b>.</p>
  <p num="p-0082">When the length of the transfer path <b>100</b> is extended, a first transfer mechanism <b>62</b> and a second transfer mechanism <b>72</b> can be installed, wherein the transfer from one to the other is possible.</p>
  <p num="p-0083">Therefore, unlike the conventional multi-chamber system, the number of processing chambers can be increased without changing the width of the facility. However, there are limitations in the length of the facility and the facility control, etc.</p>
  <p num="p-0084">According to a third embodiment of the present invention, as shown in <figref idrefs="DRAWINGS">FIG. 10</figref>, a multi-chamber system of an etching facility for manufacturing semiconductor devices comprises: a cassette stage <b>42</b> for mounting a cassette having wafers stacked thereon; a plurality of processing chambers <b>45</b> aligned along one side of a transfer path <b>100</b>, the processing chambers being arranged in multi-layers for carrying out wafer processing; and a transfer mechanism <b>52</b> provided in the transfer path <b>100</b> for loading and unloading wafers into the plurality of processing chambers using vertical and horizontal movement. The processing chambers <b>45</b> and the load lock chambers <b>43</b>, which are stand-by areas for wafers, are aligned on only one side of the transfer path <b>100</b>.</p>
  <p num="p-0085">As above, each load lock chamber <b>43</b> comprises: a transfer arm for transferring wafers from the transfer mechanism <b>52</b> to the processing chamber; an inner transfer device for transferring the transfer arm; a gate confronting the transfer path and another gate confronting the processing chamber, which are selectively opened and closed to allow passage of the wafers.</p>
  <p num="p-0086">The transfer mechanism <b>52</b> of the third embodiment of the present invention, unlike the first and the second embodiments of the present invention, loads the wafers on the first cassette stage <b>60</b> in only one direction after horizontally-rotating 90 degrees while vacuum-absorbing the wafers, because the processing chambers <b>45</b> and the load lock chambers <b>43</b> are aligned along only one side.</p>
  <p num="p-0087">The transfer mechanism <b>52</b> transports unprocessed wafers stacked on the cassette mounted on the first cassette stage <b>60</b> to the processing chamber <b>45</b>, and after processing, transports the wafers from the processing chamber to the second cassette stage <b>70</b>, which is located for easy transfer to subsequent processes.</p>
  <p num="p-0088">That is, as shown in <figref idrefs="DRAWINGS">FIG. 10</figref>, the second cassette stage <b>70</b> is displaced on the opposite side of the transfer path from the processing chambers <b>45</b> and the load lock chambers <b>43</b>, so that the wafers after one process are easily transported to subsequent processes.</p>
  <p num="p-0089">Therefore, according to the third embodiment of the present invention, the efficiency of space usage is increased by applying the multi-chamber system of the present invention to the rest of the space in the cleanroom after installing various facilities with various shapes and volumes.</p>
  <p num="p-0090">Accordingly, in the multi-chamber system of an etching facility for manufacturing semiconductor devices, a plurality of processing chambers are aligned in parallel and with multi-layers, thereby greatly reducing the space, width and volume of the facility. Further, the expenses for the facilities and installation can be minimized by reducing the space requiring a vacuum state, and the connection with other processing facilities is easy, such that the efficiency of space usage is improved thereby increasing the transportation speed of wafers.</p>
  <p num="p-0091">In the accompanying drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.</p>
  <p num="p-0092">It will be apparent to those skilled in the art that various modifications and variations of the present invention can be made without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4951601">US4951601</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 1989</td><td class="patent-data-table-td patent-date-value">Aug 28, 1990</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Multi-chamber integrated process system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5259881">US5259881</a></td><td class="patent-data-table-td patent-date-value">May 17, 1991</td><td class="patent-data-table-td patent-date-value">Nov 9, 1993</td><td class="patent-data-table-td ">Materials Research Corporation</td><td class="patent-data-table-td ">Wafer processing cluster tool batch preheating and degassing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5273244">US5273244</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 1991</td><td class="patent-data-table-td patent-date-value">Dec 28, 1993</td><td class="patent-data-table-td ">Tokyo Electron Sagami Limited</td><td class="patent-data-table-td ">Plate-like member conveying apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5286296">US5286296</a></td><td class="patent-data-table-td patent-date-value">Jan 9, 1992</td><td class="patent-data-table-td patent-date-value">Feb 15, 1994</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Multi-chamber wafer process equipment having plural, physically communicating transfer means</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5292393">US5292393</a></td><td class="patent-data-table-td patent-date-value">Dec 16, 1991</td><td class="patent-data-table-td patent-date-value">Mar 8, 1994</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Multichamber integrated process system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5306380">US5306380</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 1993</td><td class="patent-data-table-td patent-date-value">Apr 26, 1994</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Vacuum processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5445491">US5445491</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 26, 1992</td><td class="patent-data-table-td patent-date-value">Aug 29, 1995</td><td class="patent-data-table-td ">Toshiba Kikai Kabushiki Kaisha</td><td class="patent-data-table-td ">Method for multichamber sheet-after-sheet type treatment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5527390">US5527390</a></td><td class="patent-data-table-td patent-date-value">Mar 14, 1994</td><td class="patent-data-table-td patent-date-value">Jun 18, 1996</td><td class="patent-data-table-td ">Tokyo Electron Kabushiki</td><td class="patent-data-table-td ">Treatment system including a plurality of treatment apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5577879">US5577879</a></td><td class="patent-data-table-td patent-date-value">Apr 13, 1995</td><td class="patent-data-table-td patent-date-value">Nov 26, 1996</td><td class="patent-data-table-td ">Brooks Automation, Inc.</td><td class="patent-data-table-td ">Articulated arm transfer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5685684">US5685684</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 7, 1996</td><td class="patent-data-table-td patent-date-value">Nov 11, 1997</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Vacuum processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5695564">US5695564</a></td><td class="patent-data-table-td patent-date-value">Aug 3, 1995</td><td class="patent-data-table-td patent-date-value">Dec 9, 1997</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Multichamber system wherein transfer units and desired number of process units each with separate inert gas supply and exhaust systems are connected via interconnection units</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5700127">US5700127</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1996</td><td class="patent-data-table-td patent-date-value">Dec 23, 1997</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Substrate processing method and substrate processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5765983">US5765983</a></td><td class="patent-data-table-td patent-date-value">May 30, 1996</td><td class="patent-data-table-td patent-date-value">Jun 16, 1998</td><td class="patent-data-table-td ">Brooks Automation, Inc.</td><td class="patent-data-table-td ">Robot handling apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5788447">US5788447</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 1996</td><td class="patent-data-table-td patent-date-value">Aug 4, 1998</td><td class="patent-data-table-td ">Kokusai Electric Co., Ltd.</td><td class="patent-data-table-td ">Substrate processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5788868">US5788868</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 28, 1996</td><td class="patent-data-table-td patent-date-value">Aug 4, 1998</td><td class="patent-data-table-td ">Dainippon Screen Mfg. Co., Ltd.</td><td class="patent-data-table-td ">Substrate transfer method and interface apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5820679">US5820679</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 1996</td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Fabrication system and method having inter-apparatus transporter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6053980">US6053980</a></td><td class="patent-data-table-td patent-date-value">Sep 4, 1997</td><td class="patent-data-table-td patent-date-value">Apr 25, 2000</td><td class="patent-data-table-td ">Kokusai Electric Co., Ltd.</td><td class="patent-data-table-td ">Substrate processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6099598">US6099598</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 29, 1998</td><td class="patent-data-table-td patent-date-value">Aug 8, 2000</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Fabrication system and fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6174377">US6174377</a></td><td class="patent-data-table-td patent-date-value">Jan 4, 1999</td><td class="patent-data-table-td patent-date-value">Jan 16, 2001</td><td class="patent-data-table-td ">Genus, Inc.</td><td class="patent-data-table-td ">Processing chamber for atomic layer deposition processes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6188935">US6188935</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td patent-date-value">Feb 13, 2001</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Vacuum processing apparatus and semiconductor manufacturing line using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6299722">US6299722</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Oct 9, 2001</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">First gas supply means for supplying an o2 gas; second gas supply means for supplying a halogen-containing gas; switching means for switching supply by the first gas supply means to a gas supply by the second gas supply means</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6301802">US6301802</a></td><td class="patent-data-table-td patent-date-value">Jan 22, 2001</td><td class="patent-data-table-td patent-date-value">Oct 16, 2001</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Vacuum processing apparatus and operating method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6315512">US6315512</a></td><td class="patent-data-table-td patent-date-value">Nov 25, 1998</td><td class="patent-data-table-td patent-date-value">Nov 13, 2001</td><td class="patent-data-table-td ">Mattson Technology, Inc.</td><td class="patent-data-table-td ">Systems and methods for robotic transfer of workpieces between a storage area and a processing chamber</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6340405">US6340405</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1997</td><td class="patent-data-table-td patent-date-value">Jan 22, 2002</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Etching apparatus for manufacturing semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6503365">US6503365</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 26, 1999</td><td class="patent-data-table-td patent-date-value">Jan 7, 2003</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6655891">US6655891</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 25, 2002</td><td class="patent-data-table-td patent-date-value">Dec 2, 2003</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Substrate treatment system, substrate transfer system, and substrate transfer method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6722834">US6722834</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 8, 1997</td><td class="patent-data-table-td patent-date-value">Apr 20, 2004</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Robot blade with dual offset wafer supports</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030017034">US20030017034</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 30, 2001</td><td class="patent-data-table-td patent-date-value">Jan 23, 2003</td><td class="patent-data-table-td ">Davis Jeffrey A.</td><td class="patent-data-table-td ">Automated semiconductor processing system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20030073323">US20030073323</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 19, 2002</td><td class="patent-data-table-td patent-date-value">Apr 17, 2003</td><td class="patent-data-table-td ">Kim Ki-Sang</td><td class="patent-data-table-td ">Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=9TtuBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH07211763A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNELyP2oJ3pJX6_xDEljjoMUdGsltw">JPH07211763A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=9TtuBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DKR%26NR%3D19990025706A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFi-zJVVGJ0XVXQ226cOuA78GO_lg">KR19990025706A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7274429">US7274429</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 10, 2003</td><td class="patent-data-table-td patent-date-value">Sep 25, 2007</td><td class="patent-data-table-td ">Asml Netherlands B.V.</td><td class="patent-data-table-td ">Integrated lithographic fabrication cluster</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7651722">US7651722</a></td><td class="patent-data-table-td patent-date-value">May 21, 2002</td><td class="patent-data-table-td patent-date-value">Jan 26, 2010</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Shortening a cycle time of forming an organic layer of the display and suppressing wasteful consumption of organic materials used for forming the layer.</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7748944">US7748944</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">Crossing Automation, Inc.</td><td class="patent-data-table-td ">Method and apparatus for semiconductor processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8034178">US8034178</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 2004</td><td class="patent-data-table-td patent-date-value">Oct 11, 2011</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Apparatus and method for manufacturing an organic electroluminescence display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110062113">US20110062113</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 13, 2010</td><td class="patent-data-table-td patent-date-value">Mar 17, 2011</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Substrate processing apparatus and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110135429">US20110135429</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 2009</td><td class="patent-data-table-td patent-date-value">Jun 9, 2011</td><td class="patent-data-table-td ">Takuya Machida</td><td class="patent-data-table-td ">Production facility, and production system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130202387">US20130202387</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 3, 2011</td><td class="patent-data-table-td patent-date-value">Aug 8, 2013</td><td class="patent-data-table-td ">Tokyo Electron Limited</td><td class="patent-data-table-td ">Substrate processing system, transfer module, substrate processing method, and method for manufacturing semiconductor element</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S716000">438/716</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S222120">414/222.12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S222070">414/222.07</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S810000">414/810</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S814000">414/814</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc118/defs118.htm&usg=AFQjCNH1HRvq8hmcI7SrNBTGzzsxYtsQnw#C118S719000">118/719</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S941000">414/941</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S808000">414/808</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S937000">414/937</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S939000">414/939</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S935000">414/935</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S689000">438/689</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc156/defs156.htm&usg=AFQjCNElyIjDlJDt4jgTXkV3_cpqPNw9Tg#C156S345320">156/345.32</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S800000">414/800</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc156/defs156.htm&usg=AFQjCNElyIjDlJDt4jgTXkV3_cpqPNw9Tg#C156S345310">156/345.31</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S804000">414/804</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S222010">414/222.01</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S805000">414/805</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S217000">414/217</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S807000">414/807</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc414/defs414.htm&usg=AFQjCNHFUAO0eSdVACMLOhmS4UPj5RVw0w#C414S806000">414/806</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S639000">438/639</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021302000">H01L21/302</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021306000">H01L21/306</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=B65G0001000000">B65G1/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021306500">H01L21/3065</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021000000">H01L21/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021677000">H01L21/677</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S414/141">Y10S414/141</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S414/135">Y10S414/135</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S414/139">Y10S414/139</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S414/137">Y10S414/137</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/67173">H01L21/67173</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/67184">H01L21/67184</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/67167">H01L21/67167</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/67178">H01L21/67178</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=9TtuBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/67161">H01L21/67161</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L21/67S2Z4</span>, <span class="nested-value">H01L21/67S2Z2</span>, <span class="nested-value">H01L21/67S2Z2V</span>, <span class="nested-value">H01L21/67S2Z2C</span>, <span class="nested-value">H01L21/67S2Z2L</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jan 31, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 19, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 1, 7, 19, 31, 35, 41 AND 42 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 2-6, 8-18, 20-30, 32-34, 36-40, 43 AND 44, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100823</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 15, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2CpfIbssCGPMclxar-FOXXsDaL5A\u0026id=9TtuBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U14_I1-yd29uy6ib8If9YWKxd33YA\u0026id=9TtuBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0_o2ao6HoP0C0MWuv-MQua2-KbOA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Multi_chamber_system_having_compact_inst.pdf?id=9TtuBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2MzUHIjFnc8sH9-Qx9uyi6GOnTKA"},"sample_url":"http://www.google.com/patents/reader?id=9TtuBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>