
STM32F103C8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae44  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  0800af50  0800af50  0001af50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b344  0800b344  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b344  0800b344  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b344  0800b344  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b344  0800b344  0001b344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b348  0800b348  0001b348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b34c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bc4  200001e0  0800b52c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000da4  0800b52c  00020da4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024136  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004e6d  00000000  00000000  0004433f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a28  00000000  00000000  000491b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001830  00000000  00000000  0004abd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001abaa  00000000  00000000  0004c408  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000190be  00000000  00000000  00066fb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007c9a1  00000000  00000000  00080070  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fca11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ebc  00000000  00000000  000fca8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001e0 	.word	0x200001e0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800af38 	.word	0x0800af38

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e4 	.word	0x200001e4
 8000148:	0800af38 	.word	0x0800af38

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <EEPROM24XX_IsConnected>:
#endif

size_t _EEPROM_SIZE_KBIT=64;//容量设置
//##########################################################################
bool		EEPROM24XX_IsConnected(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
	#if	(_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
	#endif
	if(HAL_I2C_IsDeviceReady(&_EEPROM24XX_I2C,0xa0,1,100)==HAL_OK)
 8000160:	2364      	movs	r3, #100	; 0x64
 8000162:	2201      	movs	r2, #1
 8000164:	21a0      	movs	r1, #160	; 0xa0
 8000166:	4805      	ldr	r0, [pc, #20]	; (800017c <EEPROM24XX_IsConnected+0x20>)
 8000168:	f002 ff68 	bl	800303c <HAL_I2C_IsDeviceReady>
 800016c:	4603      	mov	r3, r0
 800016e:	2b00      	cmp	r3, #0
 8000170:	d101      	bne.n	8000176 <EEPROM24XX_IsConnected+0x1a>
		return true;
 8000172:	2301      	movs	r3, #1
 8000174:	e000      	b.n	8000178 <EEPROM24XX_IsConnected+0x1c>
	else
		return false;	
 8000176:	2300      	movs	r3, #0
}
 8000178:	4618      	mov	r0, r3
 800017a:	bd80      	pop	{r7, pc}
 800017c:	200004fc 	.word	0x200004fc

08000180 <EEPROM24XX_Save_No_Page>:
//##########################################################################
//不跨页写
static bool		EEPROM24XX_Save_No_Page(uint16_t Address,void *data,size_t size_of_data)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b08a      	sub	sp, #40	; 0x28
 8000184:	af04      	add	r7, sp, #16
 8000186:	4603      	mov	r3, r0
 8000188:	60b9      	str	r1, [r7, #8]
 800018a:	607a      	str	r2, [r7, #4]
 800018c:	81fb      	strh	r3, [r7, #14]
	uint8_t ret=0;
 800018e:	2300      	movs	r3, #0
 8000190:	75fb      	strb	r3, [r7, #23]
	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 8000192:	4b62      	ldr	r3, [pc, #392]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	2b01      	cmp	r3, #1
 8000198:	d003      	beq.n	80001a2 <EEPROM24XX_Save_No_Page+0x22>
 800019a:	4b60      	ldr	r3, [pc, #384]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	2b02      	cmp	r3, #2
 80001a0:	d104      	bne.n	80001ac <EEPROM24XX_Save_No_Page+0x2c>
		{
			if(size_of_data > 8)
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	2b08      	cmp	r3, #8
 80001a6:	d917      	bls.n	80001d8 <EEPROM24XX_Save_No_Page+0x58>
			return false;
 80001a8:	2300      	movs	r3, #0
 80001aa:	e0b3      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
		}
	else if ((_EEPROM_SIZE_KBIT==4) || (_EEPROM_SIZE_KBIT==8) || (_EEPROM_SIZE_KBIT==16))
 80001ac:	4b5b      	ldr	r3, [pc, #364]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	2b04      	cmp	r3, #4
 80001b2:	d007      	beq.n	80001c4 <EEPROM24XX_Save_No_Page+0x44>
 80001b4:	4b59      	ldr	r3, [pc, #356]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	2b08      	cmp	r3, #8
 80001ba:	d003      	beq.n	80001c4 <EEPROM24XX_Save_No_Page+0x44>
 80001bc:	4b57      	ldr	r3, [pc, #348]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	2b10      	cmp	r3, #16
 80001c2:	d104      	bne.n	80001ce <EEPROM24XX_Save_No_Page+0x4e>
		 {
			if(size_of_data > 16)
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	2b10      	cmp	r3, #16
 80001c8:	d906      	bls.n	80001d8 <EEPROM24XX_Save_No_Page+0x58>
			return false;
 80001ca:	2300      	movs	r3, #0
 80001cc:	e0a2      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
		 }
	else
		 {
			if(size_of_data > 32)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	2b20      	cmp	r3, #32
 80001d2:	d901      	bls.n	80001d8 <EEPROM24XX_Save_No_Page+0x58>
			return false;
 80001d4:	2300      	movs	r3, #0
 80001d6:	e09d      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
	
	#if	(_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_RESET);
	#endif
	
	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 80001d8:	4b50      	ldr	r3, [pc, #320]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	2b01      	cmp	r3, #1
 80001de:	d003      	beq.n	80001e8 <EEPROM24XX_Save_No_Page+0x68>
 80001e0:	4b4e      	ldr	r3, [pc, #312]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	2b02      	cmp	r3, #2
 80001e6:	d113      	bne.n	8000210 <EEPROM24XX_Save_No_Page+0x90>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	b29b      	uxth	r3, r3
 80001ec:	89f9      	ldrh	r1, [r7, #14]
 80001ee:	2264      	movs	r2, #100	; 0x64
 80001f0:	9202      	str	r2, [sp, #8]
 80001f2:	9301      	str	r3, [sp, #4]
 80001f4:	68bb      	ldr	r3, [r7, #8]
 80001f6:	9300      	str	r3, [sp, #0]
 80001f8:	2301      	movs	r3, #1
 80001fa:	460a      	mov	r2, r1
 80001fc:	21a0      	movs	r1, #160	; 0xa0
 80001fe:	4848      	ldr	r0, [pc, #288]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 8000200:	f002 fbec 	bl	80029dc <HAL_I2C_Mem_Write>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d17b      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 800020a:	2301      	movs	r3, #1
 800020c:	75fb      	strb	r3, [r7, #23]
 800020e:	e078      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else if	(_EEPROM_SIZE_KBIT==4)
 8000210:	4b42      	ldr	r3, [pc, #264]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	2b04      	cmp	r3, #4
 8000216:	d11d      	bne.n	8000254 <EEPROM24XX_Save_No_Page+0xd4>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0|((Address&0x0100>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 8000218:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800021c:	f003 0302 	and.w	r3, r3, #2
 8000220:	b21b      	sxth	r3, r3
 8000222:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000226:	b21b      	sxth	r3, r3
 8000228:	b299      	uxth	r1, r3
 800022a:	89fb      	ldrh	r3, [r7, #14]
 800022c:	b2db      	uxtb	r3, r3
 800022e:	b298      	uxth	r0, r3
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	b29b      	uxth	r3, r3
 8000234:	2264      	movs	r2, #100	; 0x64
 8000236:	9202      	str	r2, [sp, #8]
 8000238:	9301      	str	r3, [sp, #4]
 800023a:	68bb      	ldr	r3, [r7, #8]
 800023c:	9300      	str	r3, [sp, #0]
 800023e:	2301      	movs	r3, #1
 8000240:	4602      	mov	r2, r0
 8000242:	4837      	ldr	r0, [pc, #220]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 8000244:	f002 fbca 	bl	80029dc <HAL_I2C_Mem_Write>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d159      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 800024e:	2301      	movs	r3, #1
 8000250:	75fb      	strb	r3, [r7, #23]
 8000252:	e056      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else if	(_EEPROM_SIZE_KBIT==8)
 8000254:	4b31      	ldr	r3, [pc, #196]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	2b08      	cmp	r3, #8
 800025a:	d11d      	bne.n	8000298 <EEPROM24XX_Save_No_Page+0x118>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0|((Address&0x0300>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 800025c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000260:	f003 0306 	and.w	r3, r3, #6
 8000264:	b21b      	sxth	r3, r3
 8000266:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800026a:	b21b      	sxth	r3, r3
 800026c:	b299      	uxth	r1, r3
 800026e:	89fb      	ldrh	r3, [r7, #14]
 8000270:	b2db      	uxtb	r3, r3
 8000272:	b298      	uxth	r0, r3
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	b29b      	uxth	r3, r3
 8000278:	2264      	movs	r2, #100	; 0x64
 800027a:	9202      	str	r2, [sp, #8]
 800027c:	9301      	str	r3, [sp, #4]
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	9300      	str	r3, [sp, #0]
 8000282:	2301      	movs	r3, #1
 8000284:	4602      	mov	r2, r0
 8000286:	4826      	ldr	r0, [pc, #152]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 8000288:	f002 fba8 	bl	80029dc <HAL_I2C_Mem_Write>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d137      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 8000292:	2301      	movs	r3, #1
 8000294:	75fb      	strb	r3, [r7, #23]
 8000296:	e034      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else if(_EEPROM_SIZE_KBIT==16)
 8000298:	4b20      	ldr	r3, [pc, #128]	; (800031c <EEPROM24XX_Save_No_Page+0x19c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b10      	cmp	r3, #16
 800029e:	d11d      	bne.n	80002dc <EEPROM24XX_Save_No_Page+0x15c>
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0|((Address&0x0700>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80002a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80002a4:	f003 030e 	and.w	r3, r3, #14
 80002a8:	b21b      	sxth	r3, r3
 80002aa:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80002ae:	b21b      	sxth	r3, r3
 80002b0:	b299      	uxth	r1, r3
 80002b2:	89fb      	ldrh	r3, [r7, #14]
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	b298      	uxth	r0, r3
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	b29b      	uxth	r3, r3
 80002bc:	2264      	movs	r2, #100	; 0x64
 80002be:	9202      	str	r2, [sp, #8]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	9300      	str	r3, [sp, #0]
 80002c6:	2301      	movs	r3, #1
 80002c8:	4602      	mov	r2, r0
 80002ca:	4815      	ldr	r0, [pc, #84]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 80002cc:	f002 fb86 	bl	80029dc <HAL_I2C_Mem_Write>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d115      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 80002d6:	2301      	movs	r3, #1
 80002d8:	75fb      	strb	r3, [r7, #23]
 80002da:	e012      	b.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
		}
	else
		{
			if(HAL_I2C_Mem_Write(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_16BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	b29b      	uxth	r3, r3
 80002e0:	89f9      	ldrh	r1, [r7, #14]
 80002e2:	2264      	movs	r2, #100	; 0x64
 80002e4:	9202      	str	r2, [sp, #8]
 80002e6:	9301      	str	r3, [sp, #4]
 80002e8:	68bb      	ldr	r3, [r7, #8]
 80002ea:	9300      	str	r3, [sp, #0]
 80002ec:	2310      	movs	r3, #16
 80002ee:	460a      	mov	r2, r1
 80002f0:	21a0      	movs	r1, #160	; 0xa0
 80002f2:	480b      	ldr	r0, [pc, #44]	; (8000320 <EEPROM24XX_Save_No_Page+0x1a0>)
 80002f4:	f002 fb72 	bl	80029dc <HAL_I2C_Mem_Write>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d101      	bne.n	8000302 <EEPROM24XX_Save_No_Page+0x182>
 80002fe:	2301      	movs	r3, #1
 8000300:	75fb      	strb	r3, [r7, #23]
		}


	if(ret)
 8000302:	7dfb      	ldrb	r3, [r7, #23]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d004      	beq.n	8000312 <EEPROM24XX_Save_No_Page+0x192>
	{
		#if (_EEPROM_FREERTOS_IS_ENABLE==1)
		osDelay(7);
		#else
		HAL_Delay(7);
 8000308:	2007      	movs	r0, #7
 800030a:	f001 fdf5 	bl	8001ef8 <HAL_Delay>
		#endif
		#if	(_EEPROM_USE_WP_PIN==1)
		HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
		#endif
		return true;
 800030e:	2301      	movs	r3, #1
 8000310:	e000      	b.n	8000314 <EEPROM24XX_Save_No_Page+0x194>
	else
	{
		#if	(_EEPROM_USE_WP_PIN==1)
		HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
		#endif
		return false;		
 8000312:	2300      	movs	r3, #0
	}
}
 8000314:	4618      	mov	r0, r3
 8000316:	3718      	adds	r7, #24
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}
 800031c:	20000000 	.word	0x20000000
 8000320:	200004fc 	.word	0x200004fc

08000324 <EEPROM24XX_Save>:

//##########################################################################
bool		EEPROM24XX_Save(uint16_t Address,void *data,size_t size_of_data)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b08a      	sub	sp, #40	; 0x28
 8000328:	af00      	add	r7, sp, #0
 800032a:	4603      	mov	r3, r0
 800032c:	60b9      	str	r1, [r7, #8]
 800032e:	607a      	str	r2, [r7, #4]
 8000330:	81fb      	strh	r3, [r7, #14]
	bool ret=true;
 8000332:	2301      	movs	r3, #1
 8000334:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	//判断页大小
	size_t page_size=32;
 8000338:	2320      	movs	r3, #32
 800033a:	623b      	str	r3, [r7, #32]
	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 800033c:	4b48      	ldr	r3, [pc, #288]	; (8000460 <EEPROM24XX_Save+0x13c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	2b01      	cmp	r3, #1
 8000342:	d003      	beq.n	800034c <EEPROM24XX_Save+0x28>
 8000344:	4b46      	ldr	r3, [pc, #280]	; (8000460 <EEPROM24XX_Save+0x13c>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2b02      	cmp	r3, #2
 800034a:	d102      	bne.n	8000352 <EEPROM24XX_Save+0x2e>
			{
				page_size = 8;
 800034c:	2308      	movs	r3, #8
 800034e:	623b      	str	r3, [r7, #32]
 8000350:	e010      	b.n	8000374 <EEPROM24XX_Save+0x50>

			}
	else if ((_EEPROM_SIZE_KBIT==4) || (_EEPROM_SIZE_KBIT==8) || (_EEPROM_SIZE_KBIT==16))
 8000352:	4b43      	ldr	r3, [pc, #268]	; (8000460 <EEPROM24XX_Save+0x13c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	2b04      	cmp	r3, #4
 8000358:	d007      	beq.n	800036a <EEPROM24XX_Save+0x46>
 800035a:	4b41      	ldr	r3, [pc, #260]	; (8000460 <EEPROM24XX_Save+0x13c>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2b08      	cmp	r3, #8
 8000360:	d003      	beq.n	800036a <EEPROM24XX_Save+0x46>
 8000362:	4b3f      	ldr	r3, [pc, #252]	; (8000460 <EEPROM24XX_Save+0x13c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b10      	cmp	r3, #16
 8000368:	d102      	bne.n	8000370 <EEPROM24XX_Save+0x4c>
			 {
				page_size = 16;
 800036a:	2310      	movs	r3, #16
 800036c:	623b      	str	r3, [r7, #32]
 800036e:	e001      	b.n	8000374 <EEPROM24XX_Save+0x50>
			 }
	else
			 {
				page_size = 32;
 8000370:	2320      	movs	r3, #32
 8000372:	623b      	str	r3, [r7, #32]
			 }

	size_t data_to_write=size_of_data,data_written=0;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	61fb      	str	r3, [r7, #28]
 8000378:	2300      	movs	r3, #0
 800037a:	61bb      	str	r3, [r7, #24]
	uint8_t * buff=(uint8_t *)data;
 800037c:	68bb      	ldr	r3, [r7, #8]
 800037e:	617b      	str	r3, [r7, #20]

	//写开始一页的数据
	data_written=(Address/page_size+1)*page_size-Address;
 8000380:	89fa      	ldrh	r2, [r7, #14]
 8000382:	6a3b      	ldr	r3, [r7, #32]
 8000384:	fbb2 f3f3 	udiv	r3, r2, r3
 8000388:	3301      	adds	r3, #1
 800038a:	6a3a      	ldr	r2, [r7, #32]
 800038c:	fb02 f203 	mul.w	r2, r2, r3
 8000390:	89fb      	ldrh	r3, [r7, #14]
 8000392:	1ad3      	subs	r3, r2, r3
 8000394:	61bb      	str	r3, [r7, #24]
	if(data_written > data_to_write) data_written=data_to_write;
 8000396:	69ba      	ldr	r2, [r7, #24]
 8000398:	69fb      	ldr	r3, [r7, #28]
 800039a:	429a      	cmp	r2, r3
 800039c:	d901      	bls.n	80003a2 <EEPROM24XX_Save+0x7e>
 800039e:	69fb      	ldr	r3, [r7, #28]
 80003a0:	61bb      	str	r3, [r7, #24]
	ret &= EEPROM24XX_Save_No_Page(Address,buff,data_written);
 80003a2:	89fb      	ldrh	r3, [r7, #14]
 80003a4:	69ba      	ldr	r2, [r7, #24]
 80003a6:	6979      	ldr	r1, [r7, #20]
 80003a8:	4618      	mov	r0, r3
 80003aa:	f7ff fee9 	bl	8000180 <EEPROM24XX_Save_No_Page>
 80003ae:	4603      	mov	r3, r0
 80003b0:	461a      	mov	r2, r3
 80003b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80003b6:	4013      	ands	r3, r2
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	bf14      	ite	ne
 80003bc:	2301      	movne	r3, #1
 80003be:	2300      	moveq	r3, #0
 80003c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	data_to_write-=data_written;
 80003c4:	69fa      	ldr	r2, [r7, #28]
 80003c6:	69bb      	ldr	r3, [r7, #24]
 80003c8:	1ad3      	subs	r3, r2, r3
 80003ca:	61fb      	str	r3, [r7, #28]

	//写中间页
	while(data_to_write>page_size)
 80003cc:	e020      	b.n	8000410 <EEPROM24XX_Save+0xec>
	{
		ret &=EEPROM24XX_Save_No_Page(Address+size_of_data-data_to_write,buff+size_of_data-data_to_write,page_size);
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	b29a      	uxth	r2, r3
 80003d2:	89fb      	ldrh	r3, [r7, #14]
 80003d4:	4413      	add	r3, r2
 80003d6:	b29a      	uxth	r2, r3
 80003d8:	69fb      	ldr	r3, [r7, #28]
 80003da:	b29b      	uxth	r3, r3
 80003dc:	1ad3      	subs	r3, r2, r3
 80003de:	b298      	uxth	r0, r3
 80003e0:	687a      	ldr	r2, [r7, #4]
 80003e2:	69fb      	ldr	r3, [r7, #28]
 80003e4:	1ad3      	subs	r3, r2, r3
 80003e6:	697a      	ldr	r2, [r7, #20]
 80003e8:	4413      	add	r3, r2
 80003ea:	6a3a      	ldr	r2, [r7, #32]
 80003ec:	4619      	mov	r1, r3
 80003ee:	f7ff fec7 	bl	8000180 <EEPROM24XX_Save_No_Page>
 80003f2:	4603      	mov	r3, r0
 80003f4:	461a      	mov	r2, r3
 80003f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80003fa:	4013      	ands	r3, r2
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	bf14      	ite	ne
 8000400:	2301      	movne	r3, #1
 8000402:	2300      	moveq	r3, #0
 8000404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		data_to_write-=page_size;
 8000408:	69fa      	ldr	r2, [r7, #28]
 800040a:	6a3b      	ldr	r3, [r7, #32]
 800040c:	1ad3      	subs	r3, r2, r3
 800040e:	61fb      	str	r3, [r7, #28]
	while(data_to_write>page_size)
 8000410:	69fa      	ldr	r2, [r7, #28]
 8000412:	6a3b      	ldr	r3, [r7, #32]
 8000414:	429a      	cmp	r2, r3
 8000416:	d8da      	bhi.n	80003ce <EEPROM24XX_Save+0xaa>
	}

	//写最后一页
	ret &=EEPROM24XX_Save_No_Page(Address+size_of_data-data_to_write,buff+size_of_data-data_to_write,data_to_write);
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	b29a      	uxth	r2, r3
 800041c:	89fb      	ldrh	r3, [r7, #14]
 800041e:	4413      	add	r3, r2
 8000420:	b29a      	uxth	r2, r3
 8000422:	69fb      	ldr	r3, [r7, #28]
 8000424:	b29b      	uxth	r3, r3
 8000426:	1ad3      	subs	r3, r2, r3
 8000428:	b298      	uxth	r0, r3
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	69fb      	ldr	r3, [r7, #28]
 800042e:	1ad3      	subs	r3, r2, r3
 8000430:	697a      	ldr	r2, [r7, #20]
 8000432:	4413      	add	r3, r2
 8000434:	69fa      	ldr	r2, [r7, #28]
 8000436:	4619      	mov	r1, r3
 8000438:	f7ff fea2 	bl	8000180 <EEPROM24XX_Save_No_Page>
 800043c:	4603      	mov	r3, r0
 800043e:	461a      	mov	r2, r3
 8000440:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000444:	4013      	ands	r3, r2
 8000446:	2b00      	cmp	r3, #0
 8000448:	bf14      	ite	ne
 800044a:	2301      	movne	r3, #1
 800044c:	2300      	moveq	r3, #0
 800044e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return ret;
 8000452:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000456:	4618      	mov	r0, r3
 8000458:	3728      	adds	r7, #40	; 0x28
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	20000000 	.word	0x20000000

08000464 <EEPROM24XX_Load>:

//##########################################################################
bool		EEPROM24XX_Load(uint16_t Address,void *data,size_t size_of_data)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b08a      	sub	sp, #40	; 0x28
 8000468:	af04      	add	r7, sp, #16
 800046a:	4603      	mov	r3, r0
 800046c:	60b9      	str	r1, [r7, #8]
 800046e:	607a      	str	r2, [r7, #4]
 8000470:	81fb      	strh	r3, [r7, #14]

	uint8_t ret=0;
 8000472:	2300      	movs	r3, #0
 8000474:	75fb      	strb	r3, [r7, #23]
	#if	(_EEPROM_USE_WP_PIN==1)
	HAL_GPIO_WritePin(_EEPROM_WP_GPIO,_EEPROM_WP_PIN,GPIO_PIN_SET);
	#endif

	if ((_EEPROM_SIZE_KBIT==1) || (_EEPROM_SIZE_KBIT==2))
 8000476:	4b4f      	ldr	r3, [pc, #316]	; (80005b4 <EEPROM24XX_Load+0x150>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d003      	beq.n	8000486 <EEPROM24XX_Load+0x22>
 800047e:	4b4d      	ldr	r3, [pc, #308]	; (80005b4 <EEPROM24XX_Load+0x150>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	2b02      	cmp	r3, #2
 8000484:	d113      	bne.n	80004ae <EEPROM24XX_Load+0x4a>
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	b29b      	uxth	r3, r3
 800048a:	89f9      	ldrh	r1, [r7, #14]
 800048c:	2264      	movs	r2, #100	; 0x64
 800048e:	9202      	str	r2, [sp, #8]
 8000490:	9301      	str	r3, [sp, #4]
 8000492:	68bb      	ldr	r3, [r7, #8]
 8000494:	9300      	str	r3, [sp, #0]
 8000496:	2301      	movs	r3, #1
 8000498:	460a      	mov	r2, r1
 800049a:	21a0      	movs	r1, #160	; 0xa0
 800049c:	4846      	ldr	r0, [pc, #280]	; (80005b8 <EEPROM24XX_Load+0x154>)
 800049e:	f002 fb97 	bl	8002bd0 <HAL_I2C_Mem_Read>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d17b      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 80004a8:	2301      	movs	r3, #1
 80004aa:	75fb      	strb	r3, [r7, #23]
 80004ac:	e078      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else if (_EEPROM_SIZE_KBIT==4)
 80004ae:	4b41      	ldr	r3, [pc, #260]	; (80005b4 <EEPROM24XX_Load+0x150>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	2b04      	cmp	r3, #4
 80004b4:	d11d      	bne.n	80004f2 <EEPROM24XX_Load+0x8e>
		{
		 	 if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0|((Address&0x0100>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80004b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80004ba:	f003 0302 	and.w	r3, r3, #2
 80004be:	b21b      	sxth	r3, r3
 80004c0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80004c4:	b21b      	sxth	r3, r3
 80004c6:	b299      	uxth	r1, r3
 80004c8:	89fb      	ldrh	r3, [r7, #14]
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	b298      	uxth	r0, r3
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	b29b      	uxth	r3, r3
 80004d2:	2264      	movs	r2, #100	; 0x64
 80004d4:	9202      	str	r2, [sp, #8]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	68bb      	ldr	r3, [r7, #8]
 80004da:	9300      	str	r3, [sp, #0]
 80004dc:	2301      	movs	r3, #1
 80004de:	4602      	mov	r2, r0
 80004e0:	4835      	ldr	r0, [pc, #212]	; (80005b8 <EEPROM24XX_Load+0x154>)
 80004e2:	f002 fb75 	bl	8002bd0 <HAL_I2C_Mem_Read>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d159      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 80004ec:	2301      	movs	r3, #1
 80004ee:	75fb      	strb	r3, [r7, #23]
 80004f0:	e056      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else if (_EEPROM_SIZE_KBIT==8)
 80004f2:	4b30      	ldr	r3, [pc, #192]	; (80005b4 <EEPROM24XX_Load+0x150>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2b08      	cmp	r3, #8
 80004f8:	d11d      	bne.n	8000536 <EEPROM24XX_Load+0xd2>
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0|((Address&0x0300>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 80004fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80004fe:	f003 0306 	and.w	r3, r3, #6
 8000502:	b21b      	sxth	r3, r3
 8000504:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000508:	b21b      	sxth	r3, r3
 800050a:	b299      	uxth	r1, r3
 800050c:	89fb      	ldrh	r3, [r7, #14]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	b298      	uxth	r0, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	b29b      	uxth	r3, r3
 8000516:	2264      	movs	r2, #100	; 0x64
 8000518:	9202      	str	r2, [sp, #8]
 800051a:	9301      	str	r3, [sp, #4]
 800051c:	68bb      	ldr	r3, [r7, #8]
 800051e:	9300      	str	r3, [sp, #0]
 8000520:	2301      	movs	r3, #1
 8000522:	4602      	mov	r2, r0
 8000524:	4824      	ldr	r0, [pc, #144]	; (80005b8 <EEPROM24XX_Load+0x154>)
 8000526:	f002 fb53 	bl	8002bd0 <HAL_I2C_Mem_Read>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d137      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 8000530:	2301      	movs	r3, #1
 8000532:	75fb      	strb	r3, [r7, #23]
 8000534:	e034      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else if (_EEPROM_SIZE_KBIT==16)
 8000536:	4b1f      	ldr	r3, [pc, #124]	; (80005b4 <EEPROM24XX_Load+0x150>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b10      	cmp	r3, #16
 800053c:	d11d      	bne.n	800057a <EEPROM24XX_Load+0x116>
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0|((Address&0x0700>>7)),(Address&0xff),I2C_MEMADD_SIZE_8BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 800053e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000542:	f003 030e 	and.w	r3, r3, #14
 8000546:	b21b      	sxth	r3, r3
 8000548:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800054c:	b21b      	sxth	r3, r3
 800054e:	b299      	uxth	r1, r3
 8000550:	89fb      	ldrh	r3, [r7, #14]
 8000552:	b2db      	uxtb	r3, r3
 8000554:	b298      	uxth	r0, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	b29b      	uxth	r3, r3
 800055a:	2264      	movs	r2, #100	; 0x64
 800055c:	9202      	str	r2, [sp, #8]
 800055e:	9301      	str	r3, [sp, #4]
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	9300      	str	r3, [sp, #0]
 8000564:	2301      	movs	r3, #1
 8000566:	4602      	mov	r2, r0
 8000568:	4813      	ldr	r0, [pc, #76]	; (80005b8 <EEPROM24XX_Load+0x154>)
 800056a:	f002 fb31 	bl	8002bd0 <HAL_I2C_Mem_Read>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d115      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 8000574:	2301      	movs	r3, #1
 8000576:	75fb      	strb	r3, [r7, #23]
 8000578:	e012      	b.n	80005a0 <EEPROM24XX_Load+0x13c>
		}
	else
		{
			if(HAL_I2C_Mem_Read(&_EEPROM24XX_I2C,0xa0,Address,I2C_MEMADD_SIZE_16BIT,(uint8_t*)data,size_of_data,100) == HAL_OK) ret=1;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	b29b      	uxth	r3, r3
 800057e:	89f9      	ldrh	r1, [r7, #14]
 8000580:	2264      	movs	r2, #100	; 0x64
 8000582:	9202      	str	r2, [sp, #8]
 8000584:	9301      	str	r3, [sp, #4]
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	2310      	movs	r3, #16
 800058c:	460a      	mov	r2, r1
 800058e:	21a0      	movs	r1, #160	; 0xa0
 8000590:	4809      	ldr	r0, [pc, #36]	; (80005b8 <EEPROM24XX_Load+0x154>)
 8000592:	f002 fb1d 	bl	8002bd0 <HAL_I2C_Mem_Read>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d101      	bne.n	80005a0 <EEPROM24XX_Load+0x13c>
 800059c:	2301      	movs	r3, #1
 800059e:	75fb      	strb	r3, [r7, #23]
		}


	if(ret)
 80005a0:	7dfb      	ldrb	r3, [r7, #23]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <EEPROM24XX_Load+0x146>
		return true;
 80005a6:	2301      	movs	r3, #1
 80005a8:	e000      	b.n	80005ac <EEPROM24XX_Load+0x148>
	else
		return false;		
 80005aa:	2300      	movs	r3, #0
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3718      	adds	r7, #24
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000000 	.word	0x20000000
 80005b8:	200004fc 	.word	0x200004fc

080005bc <W25qxx_Spi>:
#else
#define	W25qxx_Delay(delay)		HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t	W25qxx_Spi(uint8_t	Data)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af02      	add	r7, sp, #8
 80005c2:	4603      	mov	r3, r0
 80005c4:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
 80005c6:	f107 020f 	add.w	r2, r7, #15
 80005ca:	1df9      	adds	r1, r7, #7
 80005cc:	2364      	movs	r3, #100	; 0x64
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	2301      	movs	r3, #1
 80005d2:	4804      	ldr	r0, [pc, #16]	; (80005e4 <W25qxx_Spi+0x28>)
 80005d4:	f005 f838 	bl	8005648 <HAL_SPI_TransmitReceive>
	return ret;	
 80005d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3710      	adds	r7, #16
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000594 	.word	0x20000594

080005e8 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
  uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	2300      	movs	r3, #0
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	2300      	movs	r3, #0
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	2300      	movs	r3, #0
 80005fc:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80005fe:	2200      	movs	r2, #0
 8000600:	2110      	movs	r1, #16
 8000602:	4813      	ldr	r0, [pc, #76]	; (8000650 <W25qxx_ReadID+0x68>)
 8000604:	f002 f8aa 	bl	800275c <HAL_GPIO_WritePin>
  W25qxx_Spi(0x9F);
 8000608:	209f      	movs	r0, #159	; 0x9f
 800060a:	f7ff ffd7 	bl	80005bc <W25qxx_Spi>
  Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800060e:	20a5      	movs	r0, #165	; 0xa5
 8000610:	f7ff ffd4 	bl	80005bc <W25qxx_Spi>
 8000614:	4603      	mov	r3, r0
 8000616:	60bb      	str	r3, [r7, #8]
  Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000618:	20a5      	movs	r0, #165	; 0xa5
 800061a:	f7ff ffcf 	bl	80005bc <W25qxx_Spi>
 800061e:	4603      	mov	r3, r0
 8000620:	607b      	str	r3, [r7, #4]
  Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000622:	20a5      	movs	r0, #165	; 0xa5
 8000624:	f7ff ffca 	bl	80005bc <W25qxx_Spi>
 8000628:	4603      	mov	r3, r0
 800062a:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2110      	movs	r1, #16
 8000630:	4807      	ldr	r0, [pc, #28]	; (8000650 <W25qxx_ReadID+0x68>)
 8000632:	f002 f893 	bl	800275c <HAL_GPIO_WritePin>
  Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8000636:	68bb      	ldr	r3, [r7, #8]
 8000638:	041a      	lsls	r2, r3, #16
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	021b      	lsls	r3, r3, #8
 800063e:	4313      	orrs	r3, r2
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	4313      	orrs	r3, r2
 8000644:	60fb      	str	r3, [r7, #12]
  return Temp;
 8000646:	68fb      	ldr	r3, [r7, #12]
}
 8000648:	4618      	mov	r0, r3
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40010800 	.word	0x40010800

08000654 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	2110      	movs	r1, #16
 800065e:	4816      	ldr	r0, [pc, #88]	; (80006b8 <W25qxx_ReadUniqID+0x64>)
 8000660:	f002 f87c 	bl	800275c <HAL_GPIO_WritePin>
  W25qxx_Spi(0x4B);
 8000664:	204b      	movs	r0, #75	; 0x4b
 8000666:	f7ff ffa9 	bl	80005bc <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 800066a:	2300      	movs	r3, #0
 800066c:	71fb      	strb	r3, [r7, #7]
 800066e:	e005      	b.n	800067c <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000670:	20a5      	movs	r0, #165	; 0xa5
 8000672:	f7ff ffa3 	bl	80005bc <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	3301      	adds	r3, #1
 800067a:	71fb      	strb	r3, [r7, #7]
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	2b03      	cmp	r3, #3
 8000680:	d9f6      	bls.n	8000670 <W25qxx_ReadUniqID+0x1c>
	for(uint8_t	i=0;i<8;i++)
 8000682:	2300      	movs	r3, #0
 8000684:	71bb      	strb	r3, [r7, #6]
 8000686:	e00b      	b.n	80006a0 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000688:	79bc      	ldrb	r4, [r7, #6]
 800068a:	20a5      	movs	r0, #165	; 0xa5
 800068c:	f7ff ff96 	bl	80005bc <W25qxx_Spi>
 8000690:	4603      	mov	r3, r0
 8000692:	461a      	mov	r2, r3
 8000694:	4b09      	ldr	r3, [pc, #36]	; (80006bc <W25qxx_ReadUniqID+0x68>)
 8000696:	4423      	add	r3, r4
 8000698:	705a      	strb	r2, [r3, #1]
	for(uint8_t	i=0;i<8;i++)
 800069a:	79bb      	ldrb	r3, [r7, #6]
 800069c:	3301      	adds	r3, #1
 800069e:	71bb      	strb	r3, [r7, #6]
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	2b07      	cmp	r3, #7
 80006a4:	d9f0      	bls.n	8000688 <W25qxx_ReadUniqID+0x34>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2110      	movs	r1, #16
 80006aa:	4803      	ldr	r0, [pc, #12]	; (80006b8 <W25qxx_ReadUniqID+0x64>)
 80006ac:	f002 f856 	bl	800275c <HAL_GPIO_WritePin>
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd90      	pop	{r4, r7, pc}
 80006b8:	40010800 	.word	0x40010800
 80006bc:	20000490 	.word	0x20000490

080006c0 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2110      	movs	r1, #16
 80006c8:	4807      	ldr	r0, [pc, #28]	; (80006e8 <W25qxx_WriteEnable+0x28>)
 80006ca:	f002 f847 	bl	800275c <HAL_GPIO_WritePin>
  W25qxx_Spi(0x06);
 80006ce:	2006      	movs	r0, #6
 80006d0:	f7ff ff74 	bl	80005bc <W25qxx_Spi>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80006d4:	2201      	movs	r2, #1
 80006d6:	2110      	movs	r1, #16
 80006d8:	4803      	ldr	r0, [pc, #12]	; (80006e8 <W25qxx_WriteEnable+0x28>)
 80006da:	f002 f83f 	bl	800275c <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80006de:	2001      	movs	r0, #1
 80006e0:	f001 fc0a 	bl	8001ef8 <HAL_Delay>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40010800 	.word	0x40010800

080006ec <W25qxx_ReadStatusRegister>:
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t	SelectStatusRegister_1_2_3)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
	uint8_t	status=0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2110      	movs	r1, #16
 80006fe:	481c      	ldr	r0, [pc, #112]	; (8000770 <W25qxx_ReadStatusRegister+0x84>)
 8000700:	f002 f82c 	bl	800275c <HAL_GPIO_WritePin>
	if(SelectStatusRegister_1_2_3==1)
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d10c      	bne.n	8000724 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800070a:	2005      	movs	r0, #5
 800070c:	f7ff ff56 	bl	80005bc <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8000710:	20a5      	movs	r0, #165	; 0xa5
 8000712:	f7ff ff53 	bl	80005bc <W25qxx_Spi>
 8000716:	4603      	mov	r3, r0
 8000718:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800071a:	4a16      	ldr	r2, [pc, #88]	; (8000774 <W25qxx_ReadStatusRegister+0x88>)
 800071c:	7bfb      	ldrb	r3, [r7, #15]
 800071e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8000722:	e01b      	b.n	800075c <W25qxx_ReadStatusRegister+0x70>
	}
	else if(SelectStatusRegister_1_2_3==2)
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	2b02      	cmp	r3, #2
 8000728:	d10c      	bne.n	8000744 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 800072a:	2035      	movs	r0, #53	; 0x35
 800072c:	f7ff ff46 	bl	80005bc <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8000730:	20a5      	movs	r0, #165	; 0xa5
 8000732:	f7ff ff43 	bl	80005bc <W25qxx_Spi>
 8000736:	4603      	mov	r3, r0
 8000738:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 800073a:	4a0e      	ldr	r2, [pc, #56]	; (8000774 <W25qxx_ReadStatusRegister+0x88>)
 800073c:	7bfb      	ldrb	r3, [r7, #15]
 800073e:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8000742:	e00b      	b.n	800075c <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8000744:	2015      	movs	r0, #21
 8000746:	f7ff ff39 	bl	80005bc <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 800074a:	20a5      	movs	r0, #165	; 0xa5
 800074c:	f7ff ff36 	bl	80005bc <W25qxx_Spi>
 8000750:	4603      	mov	r3, r0
 8000752:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8000754:	4a07      	ldr	r2, [pc, #28]	; (8000774 <W25qxx_ReadStatusRegister+0x88>)
 8000756:	7bfb      	ldrb	r3, [r7, #15]
 8000758:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}	
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 800075c:	2201      	movs	r2, #1
 800075e:	2110      	movs	r1, #16
 8000760:	4803      	ldr	r0, [pc, #12]	; (8000770 <W25qxx_ReadStatusRegister+0x84>)
 8000762:	f001 fffb 	bl	800275c <HAL_GPIO_WritePin>
	return status;
 8000766:	7bfb      	ldrb	r3, [r7, #15]
}
 8000768:	4618      	mov	r0, r3
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	40010800 	.word	0x40010800
 8000774:	20000490 	.word	0x20000490

08000778 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 800077c:	2001      	movs	r0, #1
 800077e:	f001 fbbb 	bl	8001ef8 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2110      	movs	r1, #16
 8000786:	480f      	ldr	r0, [pc, #60]	; (80007c4 <W25qxx_WaitForWriteEnd+0x4c>)
 8000788:	f001 ffe8 	bl	800275c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 800078c:	2005      	movs	r0, #5
 800078e:	f7ff ff15 	bl	80005bc <W25qxx_Spi>
  do
  {
    w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8000792:	20a5      	movs	r0, #165	; 0xa5
 8000794:	f7ff ff12 	bl	80005bc <W25qxx_Spi>
 8000798:	4603      	mov	r3, r0
 800079a:	461a      	mov	r2, r3
 800079c:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <W25qxx_WaitForWriteEnd+0x50>)
 800079e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80007a2:	2001      	movs	r0, #1
 80007a4:	f001 fba8 	bl	8001ef8 <HAL_Delay>
  }
  while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80007a8:	4b07      	ldr	r3, [pc, #28]	; (80007c8 <W25qxx_WaitForWriteEnd+0x50>)
 80007aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80007ae:	f003 0301 	and.w	r3, r3, #1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d1ed      	bne.n	8000792 <W25qxx_WaitForWriteEnd+0x1a>
 HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	2110      	movs	r1, #16
 80007ba:	4802      	ldr	r0, [pc, #8]	; (80007c4 <W25qxx_WaitForWriteEnd+0x4c>)
 80007bc:	f001 ffce 	bl	800275c <HAL_GPIO_WritePin>
}
 80007c0:	bf00      	nop
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	40010800 	.word	0x40010800
 80007c8:	20000490 	.word	0x20000490

080007cc <W25qxx_Init>:
//###################################################################################################################
bool	W25qxx_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
	w25qxx.Lock=1;	
 80007d2:	4b60      	ldr	r3, [pc, #384]	; (8000954 <W25qxx_Init+0x188>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick()<100)
 80007da:	e002      	b.n	80007e2 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 80007dc:	2001      	movs	r0, #1
 80007de:	f001 fb8b 	bl	8001ef8 <HAL_Delay>
	while(HAL_GetTick()<100)
 80007e2:	f001 fb7f 	bl	8001ee4 <HAL_GetTick>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b63      	cmp	r3, #99	; 0x63
 80007ea:	d9f7      	bls.n	80007dc <W25qxx_Init+0x10>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80007ec:	2201      	movs	r2, #1
 80007ee:	2110      	movs	r1, #16
 80007f0:	4859      	ldr	r0, [pc, #356]	; (8000958 <W25qxx_Init+0x18c>)
 80007f2:	f001 ffb3 	bl	800275c <HAL_GPIO_WritePin>
  W25qxx_Delay(100);
 80007f6:	2064      	movs	r0, #100	; 0x64
 80007f8:	f001 fb7e 	bl	8001ef8 <HAL_Delay>
	uint32_t	id;
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx Init Begin...\r\n");
	#endif
	id=W25qxx_ReadID();
 80007fc:	f7ff fef4 	bl	80005e8 <W25qxx_ReadID>
 8000800:	6078      	str	r0, [r7, #4]
	
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx ID:0x%X\r\n",id);
	#endif
	switch(id&0x0000FFFF)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	b29b      	uxth	r3, r3
 8000806:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800080a:	3b11      	subs	r3, #17
 800080c:	2b09      	cmp	r3, #9
 800080e:	d860      	bhi.n	80008d2 <W25qxx_Init+0x106>
 8000810:	a201      	add	r2, pc, #4	; (adr r2, 8000818 <W25qxx_Init+0x4c>)
 8000812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000816:	bf00      	nop
 8000818:	080008c5 	.word	0x080008c5
 800081c:	080008b7 	.word	0x080008b7
 8000820:	080008a9 	.word	0x080008a9
 8000824:	0800089b 	.word	0x0800089b
 8000828:	0800088d 	.word	0x0800088d
 800082c:	0800087f 	.word	0x0800087f
 8000830:	08000871 	.word	0x08000871
 8000834:	08000861 	.word	0x08000861
 8000838:	08000851 	.word	0x08000851
 800083c:	08000841 	.word	0x08000841
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID=W25Q512;
 8000840:	4b44      	ldr	r3, [pc, #272]	; (8000954 <W25qxx_Init+0x188>)
 8000842:	220a      	movs	r2, #10
 8000844:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=1024;
 8000846:	4b43      	ldr	r3, [pc, #268]	; (8000954 <W25qxx_Init+0x188>)
 8000848:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800084c:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q512\r\n");
			#endif
		break;
 800084e:	e046      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4019:	// 	w25q256
			w25qxx.ID=W25Q256;
 8000850:	4b40      	ldr	r3, [pc, #256]	; (8000954 <W25qxx_Init+0x188>)
 8000852:	2209      	movs	r2, #9
 8000854:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=512;
 8000856:	4b3f      	ldr	r3, [pc, #252]	; (8000954 <W25qxx_Init+0x188>)
 8000858:	f44f 7200 	mov.w	r2, #512	; 0x200
 800085c:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q256\r\n");
			#endif
		break;
 800085e:	e03e      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4018:	// 	w25q128
			w25qxx.ID=W25Q128;
 8000860:	4b3c      	ldr	r3, [pc, #240]	; (8000954 <W25qxx_Init+0x188>)
 8000862:	2208      	movs	r2, #8
 8000864:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 8000866:	4b3b      	ldr	r3, [pc, #236]	; (8000954 <W25qxx_Init+0x188>)
 8000868:	f44f 7280 	mov.w	r2, #256	; 0x100
 800086c:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q128\r\n");
			#endif
		break;
 800086e:	e036      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4017:	//	w25q64
			w25qxx.ID=W25Q64;
 8000870:	4b38      	ldr	r3, [pc, #224]	; (8000954 <W25qxx_Init+0x188>)
 8000872:	2207      	movs	r2, #7
 8000874:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=128;
 8000876:	4b37      	ldr	r3, [pc, #220]	; (8000954 <W25qxx_Init+0x188>)
 8000878:	2280      	movs	r2, #128	; 0x80
 800087a:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q64\r\n");
			#endif
		break;
 800087c:	e02f      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4016:	//	w25q32
			w25qxx.ID=W25Q32;
 800087e:	4b35      	ldr	r3, [pc, #212]	; (8000954 <W25qxx_Init+0x188>)
 8000880:	2206      	movs	r2, #6
 8000882:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=64;
 8000884:	4b33      	ldr	r3, [pc, #204]	; (8000954 <W25qxx_Init+0x188>)
 8000886:	2240      	movs	r2, #64	; 0x40
 8000888:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q32\r\n");
			#endif
		break;
 800088a:	e028      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4015:	//	w25q16
			w25qxx.ID=W25Q16;
 800088c:	4b31      	ldr	r3, [pc, #196]	; (8000954 <W25qxx_Init+0x188>)
 800088e:	2205      	movs	r2, #5
 8000890:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=32;
 8000892:	4b30      	ldr	r3, [pc, #192]	; (8000954 <W25qxx_Init+0x188>)
 8000894:	2220      	movs	r2, #32
 8000896:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q16\r\n");
			#endif
		break;
 8000898:	e021      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4014:	//	w25q80
			w25qxx.ID=W25Q80;
 800089a:	4b2e      	ldr	r3, [pc, #184]	; (8000954 <W25qxx_Init+0x188>)
 800089c:	2204      	movs	r2, #4
 800089e:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=16;
 80008a0:	4b2c      	ldr	r3, [pc, #176]	; (8000954 <W25qxx_Init+0x188>)
 80008a2:	2210      	movs	r2, #16
 80008a4:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q80\r\n");
			#endif
		break;
 80008a6:	e01a      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4013:	//	w25q40
			w25qxx.ID=W25Q40;
 80008a8:	4b2a      	ldr	r3, [pc, #168]	; (8000954 <W25qxx_Init+0x188>)
 80008aa:	2203      	movs	r2, #3
 80008ac:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=8;
 80008ae:	4b29      	ldr	r3, [pc, #164]	; (8000954 <W25qxx_Init+0x188>)
 80008b0:	2208      	movs	r2, #8
 80008b2:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q40\r\n");
			#endif
		break;
 80008b4:	e013      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4012:	//	w25q20
			w25qxx.ID=W25Q20;
 80008b6:	4b27      	ldr	r3, [pc, #156]	; (8000954 <W25qxx_Init+0x188>)
 80008b8:	2202      	movs	r2, #2
 80008ba:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=4;
 80008bc:	4b25      	ldr	r3, [pc, #148]	; (8000954 <W25qxx_Init+0x188>)
 80008be:	2204      	movs	r2, #4
 80008c0:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q20\r\n");
			#endif
		break;
 80008c2:	e00c      	b.n	80008de <W25qxx_Init+0x112>
		case 0x4011:	//	w25q10
			w25qxx.ID=W25Q10;
 80008c4:	4b23      	ldr	r3, [pc, #140]	; (8000954 <W25qxx_Init+0x188>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=2;
 80008ca:	4b22      	ldr	r3, [pc, #136]	; (8000954 <W25qxx_Init+0x188>)
 80008cc:	2202      	movs	r2, #2
 80008ce:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q10\r\n");
			#endif
		break;
 80008d0:	e005      	b.n	80008de <W25qxx_Init+0x112>
		default:
				#if (_W25QXX_DEBUG==1)
				printf("w25qxx Unknown ID\r\n");
				#endif
			w25qxx.Lock=0;	
 80008d2:	4b20      	ldr	r3, [pc, #128]	; (8000954 <W25qxx_Init+0x188>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return false;
 80008da:	2300      	movs	r3, #0
 80008dc:	e036      	b.n	800094c <W25qxx_Init+0x180>
				
	}		
	w25qxx.PageSize=256;
 80008de:	4b1d      	ldr	r3, [pc, #116]	; (8000954 <W25qxx_Init+0x188>)
 80008e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008e4:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize=0x1000;
 80008e6:	4b1b      	ldr	r3, [pc, #108]	; (8000954 <W25qxx_Init+0x188>)
 80008e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008ec:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount=w25qxx.BlockCount*16;
 80008ee:	4b19      	ldr	r3, [pc, #100]	; (8000954 <W25qxx_Init+0x188>)
 80008f0:	69db      	ldr	r3, [r3, #28]
 80008f2:	011b      	lsls	r3, r3, #4
 80008f4:	4a17      	ldr	r2, [pc, #92]	; (8000954 <W25qxx_Init+0x188>)
 80008f6:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 80008f8:	4b16      	ldr	r3, [pc, #88]	; (8000954 <W25qxx_Init+0x188>)
 80008fa:	695b      	ldr	r3, [r3, #20]
 80008fc:	4a15      	ldr	r2, [pc, #84]	; (8000954 <W25qxx_Init+0x188>)
 80008fe:	6912      	ldr	r2, [r2, #16]
 8000900:	fb02 f303 	mul.w	r3, r2, r3
 8000904:	4a13      	ldr	r2, [pc, #76]	; (8000954 <W25qxx_Init+0x188>)
 8000906:	8952      	ldrh	r2, [r2, #10]
 8000908:	fbb3 f3f2 	udiv	r3, r3, r2
 800090c:	4a11      	ldr	r2, [pc, #68]	; (8000954 <W25qxx_Init+0x188>)
 800090e:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize=w25qxx.SectorSize*16;
 8000910:	4b10      	ldr	r3, [pc, #64]	; (8000954 <W25qxx_Init+0x188>)
 8000912:	691b      	ldr	r3, [r3, #16]
 8000914:	011b      	lsls	r3, r3, #4
 8000916:	4a0f      	ldr	r2, [pc, #60]	; (8000954 <W25qxx_Init+0x188>)
 8000918:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 800091a:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <W25qxx_Init+0x188>)
 800091c:	695b      	ldr	r3, [r3, #20]
 800091e:	4a0d      	ldr	r2, [pc, #52]	; (8000954 <W25qxx_Init+0x188>)
 8000920:	6912      	ldr	r2, [r2, #16]
 8000922:	fb02 f303 	mul.w	r3, r2, r3
 8000926:	0a9b      	lsrs	r3, r3, #10
 8000928:	4a0a      	ldr	r2, [pc, #40]	; (8000954 <W25qxx_Init+0x188>)
 800092a:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 800092c:	f7ff fe92 	bl	8000654 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8000930:	2001      	movs	r0, #1
 8000932:	f7ff fedb 	bl	80006ec <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8000936:	2002      	movs	r0, #2
 8000938:	f7ff fed8 	bl	80006ec <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800093c:	2003      	movs	r0, #3
 800093e:	f7ff fed5 	bl	80006ec <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n",w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
	#endif
	w25qxx.Lock=0;	
 8000942:	4b04      	ldr	r3, [pc, #16]	; (8000954 <W25qxx_Init+0x188>)
 8000944:	2200      	movs	r2, #0
 8000946:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 800094a:	2301      	movs	r3, #1
}	
 800094c:	4618      	mov	r0, r3
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	20000490 	.word	0x20000490
 8000958:	40010800 	.word	0x40010800

0800095c <W25qxx_WritePage>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void 	W25qxx_WritePage(uint8_t *pBuffer	,uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumByteToWrite_up_to_PageSize)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
 8000968:	603b      	str	r3, [r7, #0]
	while(w25qxx.Lock==1)
 800096a:	e002      	b.n	8000972 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 800096c:	2001      	movs	r0, #1
 800096e:	f001 fac3 	bl	8001ef8 <HAL_Delay>
	while(w25qxx.Lock==1)
 8000972:	4b37      	ldr	r3, [pc, #220]	; (8000a50 <W25qxx_WritePage+0xf4>)
 8000974:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000978:	2b01      	cmp	r3, #1
 800097a:	d0f7      	beq.n	800096c <W25qxx_WritePage+0x10>
	w25qxx.Lock=1;
 800097c:	4b34      	ldr	r3, [pc, #208]	; (8000a50 <W25qxx_WritePage+0xf4>)
 800097e:	2201      	movs	r2, #1
 8000980:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if(((NumByteToWrite_up_to_PageSize+OffsetInByte)>w25qxx.PageSize)||(NumByteToWrite_up_to_PageSize==0))
 8000984:	683a      	ldr	r2, [r7, #0]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4413      	add	r3, r2
 800098a:	4a31      	ldr	r2, [pc, #196]	; (8000a50 <W25qxx_WritePage+0xf4>)
 800098c:	8952      	ldrh	r2, [r2, #10]
 800098e:	4293      	cmp	r3, r2
 8000990:	d802      	bhi.n	8000998 <W25qxx_WritePage+0x3c>
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d105      	bne.n	80009a4 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize=w25qxx.PageSize-OffsetInByte;
 8000998:	4b2d      	ldr	r3, [pc, #180]	; (8000a50 <W25qxx_WritePage+0xf4>)
 800099a:	895b      	ldrh	r3, [r3, #10]
 800099c:	461a      	mov	r2, r3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	603b      	str	r3, [r7, #0]
	if((OffsetInByte+NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80009a4:	687a      	ldr	r2, [r7, #4]
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	4413      	add	r3, r2
 80009aa:	4a29      	ldr	r2, [pc, #164]	; (8000a50 <W25qxx_WritePage+0xf4>)
 80009ac:	8952      	ldrh	r2, [r2, #10]
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d905      	bls.n	80009be <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize-OffsetInByte;
 80009b2:	4b27      	ldr	r3, [pc, #156]	; (8000a50 <W25qxx_WritePage+0xf4>)
 80009b4:	895b      	ldrh	r3, [r3, #10]
 80009b6:	461a      	mov	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	1ad3      	subs	r3, r2, r3
 80009bc:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n",Page_Address,OffsetInByte,NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t	StartTime=HAL_GetTick();
	#endif	
	W25qxx_WaitForWriteEnd();
 80009be:	f7ff fedb 	bl	8000778 <W25qxx_WaitForWriteEnd>
  W25qxx_WriteEnable();
 80009c2:	f7ff fe7d 	bl	80006c0 <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2110      	movs	r1, #16
 80009ca:	4822      	ldr	r0, [pc, #136]	; (8000a54 <W25qxx_WritePage+0xf8>)
 80009cc:	f001 fec6 	bl	800275c <HAL_GPIO_WritePin>
  W25qxx_Spi(0x02);
 80009d0:	2002      	movs	r0, #2
 80009d2:	f7ff fdf3 	bl	80005bc <W25qxx_Spi>
	Page_Address = (Page_Address*w25qxx.PageSize)+OffsetInByte;	
 80009d6:	4b1e      	ldr	r3, [pc, #120]	; (8000a50 <W25qxx_WritePage+0xf4>)
 80009d8:	895b      	ldrh	r3, [r3, #10]
 80009da:	461a      	mov	r2, r3
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	fb03 f302 	mul.w	r3, r3, r2
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	4413      	add	r3, r2
 80009e6:	60bb      	str	r3, [r7, #8]
	if(w25qxx.ID>=W25Q256)
 80009e8:	4b19      	ldr	r3, [pc, #100]	; (8000a50 <W25qxx_WritePage+0xf4>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b08      	cmp	r3, #8
 80009ee:	d905      	bls.n	80009fc <W25qxx_WritePage+0xa0>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	0e1b      	lsrs	r3, r3, #24
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff fde0 	bl	80005bc <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	0c1b      	lsrs	r3, r3, #16
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff fdda 	bl	80005bc <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	0a1b      	lsrs	r3, r3, #8
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fdd4 	bl	80005bc <W25qxx_Spi>
  W25qxx_Spi(Page_Address&0xFF);
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff fdcf 	bl	80005bc <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI,pBuffer,NumByteToWrite_up_to_PageSize,100);	
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	2364      	movs	r3, #100	; 0x64
 8000a24:	68f9      	ldr	r1, [r7, #12]
 8000a26:	480c      	ldr	r0, [pc, #48]	; (8000a58 <W25qxx_WritePage+0xfc>)
 8000a28:	f004 fbd1 	bl	80051ce <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2110      	movs	r1, #16
 8000a30:	4808      	ldr	r0, [pc, #32]	; (8000a54 <W25qxx_WritePage+0xf8>)
 8000a32:	f001 fe93 	bl	800275c <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 8000a36:	f7ff fe9f 	bl	8000778 <W25qxx_WaitForWriteEnd>
	}	
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f001 fa5c 	bl	8001ef8 <HAL_Delay>
	w25qxx.Lock=0;
 8000a40:	4b03      	ldr	r3, [pc, #12]	; (8000a50 <W25qxx_WritePage+0xf4>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000490 	.word	0x20000490
 8000a54:	40010800 	.word	0x40010800
 8000a58:	20000594 	.word	0x20000594

08000a5c <W25qxx_ReadBytes>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t* pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60f8      	str	r0, [r7, #12]
 8000a64:	60b9      	str	r1, [r7, #8]
 8000a66:	607a      	str	r2, [r7, #4]
	while(w25qxx.Lock==1)
 8000a68:	e002      	b.n	8000a70 <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8000a6a:	2001      	movs	r0, #1
 8000a6c:	f001 fa44 	bl	8001ef8 <HAL_Delay>
	while(w25qxx.Lock==1)
 8000a70:	4b23      	ldr	r3, [pc, #140]	; (8000b00 <W25qxx_ReadBytes+0xa4>)
 8000a72:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d0f7      	beq.n	8000a6a <W25qxx_ReadBytes+0xe>
	w25qxx.Lock=1;
 8000a7a:	4b21      	ldr	r3, [pc, #132]	; (8000b00 <W25qxx_ReadBytes+0xa4>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n",ReadAddr,NumByteToRead);
	#endif	
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2110      	movs	r1, #16
 8000a86:	481f      	ldr	r0, [pc, #124]	; (8000b04 <W25qxx_ReadBytes+0xa8>)
 8000a88:	f001 fe68 	bl	800275c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x0B);
 8000a8c:	200b      	movs	r0, #11
 8000a8e:	f7ff fd95 	bl	80005bc <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8000a92:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <W25qxx_ReadBytes+0xa4>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b08      	cmp	r3, #8
 8000a98:	d905      	bls.n	8000aa6 <W25qxx_ReadBytes+0x4a>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	0e1b      	lsrs	r3, r3, #24
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fd8b 	bl	80005bc <W25qxx_Spi>
  W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	0c1b      	lsrs	r3, r3, #16
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fd85 	bl	80005bc <W25qxx_Spi>
  W25qxx_Spi((ReadAddr& 0xFF00) >> 8);
 8000ab2:	68bb      	ldr	r3, [r7, #8]
 8000ab4:	0a1b      	lsrs	r3, r3, #8
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff fd7f 	bl	80005bc <W25qxx_Spi>
  W25qxx_Spi(ReadAddr & 0xFF);
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff fd7a 	bl	80005bc <W25qxx_Spi>
	W25qxx_Spi(0);
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f7ff fd77 	bl	80005bc <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead,2000);	
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000ad6:	68f9      	ldr	r1, [r7, #12]
 8000ad8:	480b      	ldr	r0, [pc, #44]	; (8000b08 <W25qxx_ReadBytes+0xac>)
 8000ada:	f004 fcac 	bl	8005436 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8000ade:	2201      	movs	r2, #1
 8000ae0:	2110      	movs	r1, #16
 8000ae2:	4808      	ldr	r0, [pc, #32]	; (8000b04 <W25qxx_ReadBytes+0xa8>)
 8000ae4:	f001 fe3a 	bl	800275c <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8000ae8:	2001      	movs	r0, #1
 8000aea:	f001 fa05 	bl	8001ef8 <HAL_Delay>
	w25qxx.Lock=0;
 8000aee:	4b04      	ldr	r3, [pc, #16]	; (8000b00 <W25qxx_ReadBytes+0xa4>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	20000490 	.word	0x20000490
 8000b04:	40010800 	.word	0x40010800
 8000b08:	20000594 	.word	0x20000594

08000b0c <eeprom_bin_read>:
 */
#include "EEPROM.h"
#include "eeprom24xx.h"

static void eeprom_bin_read(uint8_t *buf,size_t offset,size_t length)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
	EEPROM24XX_Load(offset,buf,length);
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	68f9      	ldr	r1, [r7, #12]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fc9f 	bl	8000464 <EEPROM24XX_Load>
}
 8000b26:	bf00      	nop
 8000b28:	3710      	adds	r7, #16
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <eeprom_bin_write>:

static void eeprom_bin_write(uint8_t *buf,size_t offset,size_t length)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b084      	sub	sp, #16
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	60f8      	str	r0, [r7, #12]
 8000b36:	60b9      	str	r1, [r7, #8]
 8000b38:	607a      	str	r2, [r7, #4]
	EEPROM24XX_Save(offset,buf,length);
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	68f9      	ldr	r1, [r7, #12]
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff fbee 	bl	8000324 <EEPROM24XX_Save>
}
 8000b48:	bf00      	nop
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <eeprom_bin_register>:
};

extern size_t _EEPROM_SIZE_KBIT;//容量设置

void eeprom_bin_register(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
	VirtualFat_Unregister_RootFile(&eeprom);
 8000b54:	480e      	ldr	r0, [pc, #56]	; (8000b90 <eeprom_bin_register+0x40>)
 8000b56:	f000 fd09 	bl	800156c <VirtualFat_Unregister_RootFile>
	if(!EEPROM24XX_IsConnected()) return;//未连接eeprom
 8000b5a:	f7ff faff 	bl	800015c <EEPROM24XX_IsConnected>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	f083 0301 	eor.w	r3, r3, #1
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d110      	bne.n	8000b8c <eeprom_bin_register+0x3c>
	sprintf(eeprom.FileName,"24X%02d",_EEPROM_SIZE_KBIT);
 8000b6a:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <eeprom_bin_register+0x44>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	461a      	mov	r2, r3
 8000b70:	4909      	ldr	r1, [pc, #36]	; (8000b98 <eeprom_bin_register+0x48>)
 8000b72:	4807      	ldr	r0, [pc, #28]	; (8000b90 <eeprom_bin_register+0x40>)
 8000b74:	f009 fdd8 	bl	800a728 <siprintf>
	eeprom.size=_EEPROM_SIZE_KBIT*1024/8;
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <eeprom_bin_register+0x44>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	029b      	lsls	r3, r3, #10
 8000b7e:	08db      	lsrs	r3, r3, #3
 8000b80:	4a03      	ldr	r2, [pc, #12]	; (8000b90 <eeprom_bin_register+0x40>)
 8000b82:	6153      	str	r3, [r2, #20]
	VirtualFat_Register_RootFile(&eeprom);
 8000b84:	4802      	ldr	r0, [pc, #8]	; (8000b90 <eeprom_bin_register+0x40>)
 8000b86:	f000 fccf 	bl	8001528 <VirtualFat_Register_RootFile>
 8000b8a:	e000      	b.n	8000b8e <eeprom_bin_register+0x3e>
	if(!EEPROM24XX_IsConnected()) return;//未连接eeprom
 8000b8c:	bf00      	nop

}
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000004 	.word	0x20000004
 8000b94:	20000000 	.word	0x20000000
 8000b98:	0800af50 	.word	0x0800af50

08000b9c <NameCmp>:
extern const RC_Info_t RC_Info[];
extern const size_t    RC_Info_Size;

//当待比较的数据相同时返回1
static unsigned char NameCmp(const char * Name1,const char *Name2)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]
    unsigned char ret=1;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	73fb      	strb	r3, [r7, #15]
    size_t i=0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60bb      	str	r3, [r7, #8]
    while(1)
    {
        if(Name1[i]!=Name2[i])
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	781a      	ldrb	r2, [r3, #0]
 8000bb6:	6839      	ldr	r1, [r7, #0]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	440b      	add	r3, r1
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d001      	beq.n	8000bc6 <NameCmp+0x2a>
            ret=0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	73fb      	strb	r3, [r7, #15]
        if(Name1[i]=='\0' || Name2[i]=='\0')
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d009      	beq.n	8000be6 <NameCmp+0x4a>
 8000bd2:	683a      	ldr	r2, [r7, #0]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d003      	beq.n	8000be6 <NameCmp+0x4a>
            break;
        i++;
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	3301      	adds	r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
        if(Name1[i]!=Name2[i])
 8000be4:	e7e3      	b.n	8000bae <NameCmp+0x12>
    }
    return ret;
 8000be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bc80      	pop	{r7}
 8000bf0:	4770      	bx	lr
	...

08000bf4 <FindRCInfoByName>:

//获取指定名称的资源的RC_Info,失败返回NULL
static const RC_Info_t * FindRCInfoByName(const char * Name)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
    const RC_Info_t *ret=NULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60fb      	str	r3, [r7, #12]
    size_t i=0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	60bb      	str	r3, [r7, #8]
    for(i=0;i<RC_Info_Size;i++)
 8000c04:	2300      	movs	r3, #0
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	e017      	b.n	8000c3a <FindRCInfoByName+0x46>
    {
        if(NameCmp(Name,(const char *)&RC_Name[RC_Info[i].name_offset]))
 8000c0a:	4a10      	ldr	r2, [pc, #64]	; (8000c4c <FindRCInfoByName+0x58>)
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	011b      	lsls	r3, r3, #4
 8000c10:	4413      	add	r3, r2
 8000c12:	3308      	adds	r3, #8
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a0e      	ldr	r2, [pc, #56]	; (8000c50 <FindRCInfoByName+0x5c>)
 8000c18:	4413      	add	r3, r2
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff ffbd 	bl	8000b9c <NameCmp>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d005      	beq.n	8000c34 <FindRCInfoByName+0x40>
        {
            ret=&RC_Info[i];
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	011b      	lsls	r3, r3, #4
 8000c2c:	4a07      	ldr	r2, [pc, #28]	; (8000c4c <FindRCInfoByName+0x58>)
 8000c2e:	4413      	add	r3, r2
 8000c30:	60fb      	str	r3, [r7, #12]
            break;
 8000c32:	e006      	b.n	8000c42 <FindRCInfoByName+0x4e>
    for(i=0;i<RC_Info_Size;i++)
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	3301      	adds	r3, #1
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d3e3      	bcc.n	8000c0a <FindRCInfoByName+0x16>
        }
    }

    return ret;
 8000c42:	68fb      	ldr	r3, [r7, #12]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	0800b09c 	.word	0x0800b09c
 8000c50:	0800b2ac 	.word	0x0800b2ac

08000c54 <RCGetSize>:


//通过名称获取资源大小
size_t RCGetSize(const char * name)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
    size_t ret=0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
    const RC_Info_t * info=FindRCInfoByName(name);
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f7ff ffc7 	bl	8000bf4 <FindRCInfoByName>
 8000c66:	60b8      	str	r0, [r7, #8]
    if(info!=NULL)
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d002      	beq.n	8000c74 <RCGetSize+0x20>
    {
        ret=info->data_size;
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 8000c74:	68fb      	ldr	r3, [r7, #12]
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <RCGetHandle>:

//通过名称获取资源指针
const unsigned char * RCGetHandle(const char * name)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
    const unsigned char * ret=NULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60fb      	str	r3, [r7, #12]
    const RC_Info_t * info=FindRCInfoByName(name);
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff ffb1 	bl	8000bf4 <FindRCInfoByName>
 8000c92:	60b8      	str	r0, [r7, #8]
    if(info!=NULL)
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d004      	beq.n	8000ca4 <RCGetHandle+0x24>
    {
        ret=&RC_Data[info->data_offset];
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a04      	ldr	r2, [pc, #16]	; (8000cb0 <RCGetHandle+0x30>)
 8000ca0:	4413      	add	r3, r2
 8000ca2:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	0800b0ac 	.word	0x0800b0ac

08000cb4 <spiflash_bin_read>:
 */
#include "SPIFLASH.h"
#include "w25qxx.h"

static void spiflash_bin_read(uint8_t *buf,size_t offset,size_t length)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
	//W25qxx_Init();
	W25qxx_ReadBytes(buf,offset,length);
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	68b9      	ldr	r1, [r7, #8]
 8000cc4:	68f8      	ldr	r0, [r7, #12]
 8000cc6:	f7ff fec9 	bl	8000a5c <W25qxx_ReadBytes>
}
 8000cca:	bf00      	nop
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <spiflash_bin_write>:

static void spiflash_bin_write(uint8_t *buf,size_t offset,size_t length)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
	//W25qxx_Init();
	//此处未进行擦除操作
	W25qxx_WritePage(buf,offset/w25qxx.PageSize,0,w25qxx.PageSize);
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <spiflash_bin_write+0x48>)
 8000ce2:	895b      	ldrh	r3, [r3, #10]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	fbb3 f1f2 	udiv	r1, r3, r2
 8000cec:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <spiflash_bin_write+0x48>)
 8000cee:	895b      	ldrh	r3, [r3, #10]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	68f8      	ldr	r0, [r7, #12]
 8000cf4:	f7ff fe32 	bl	800095c <W25qxx_WritePage>
	W25qxx_WritePage(buf,offset/w25qxx.PageSize+1,0,w25qxx.PageSize);
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <spiflash_bin_write+0x48>)
 8000cfa:	895b      	ldrh	r3, [r3, #10]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d04:	1c59      	adds	r1, r3, #1
 8000d06:	4b05      	ldr	r3, [pc, #20]	; (8000d1c <spiflash_bin_write+0x48>)
 8000d08:	895b      	ldrh	r3, [r3, #10]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	68f8      	ldr	r0, [r7, #12]
 8000d0e:	f7ff fe25 	bl	800095c <W25qxx_WritePage>

}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000490 	.word	0x20000490

08000d20 <spiflash_bin_register>:
8*1024*1024/8
};


void spiflash_bin_register(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
	VirtualFat_Unregister_RootFile(&spiflash);
 8000d24:	480c      	ldr	r0, [pc, #48]	; (8000d58 <spiflash_bin_register+0x38>)
 8000d26:	f000 fc21 	bl	800156c <VirtualFat_Unregister_RootFile>
	if(!W25qxx_Init())
 8000d2a:	f7ff fd4f 	bl	80007cc <W25qxx_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	f083 0301 	eor.w	r3, r3, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d10c      	bne.n	8000d54 <spiflash_bin_register+0x34>
		return;//未连接spiflash
	if(w25qxx.CapacityInKiloByte!=0)
 8000d3a:	4b08      	ldr	r3, [pc, #32]	; (8000d5c <spiflash_bin_register+0x3c>)
 8000d3c:	6a1b      	ldr	r3, [r3, #32]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d004      	beq.n	8000d4c <spiflash_bin_register+0x2c>
	{
		spiflash.size=w25qxx.CapacityInKiloByte*1024;
 8000d42:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <spiflash_bin_register+0x3c>)
 8000d44:	6a1b      	ldr	r3, [r3, #32]
 8000d46:	029b      	lsls	r3, r3, #10
 8000d48:	4a03      	ldr	r2, [pc, #12]	; (8000d58 <spiflash_bin_register+0x38>)
 8000d4a:	6153      	str	r3, [r2, #20]
	}
	VirtualFat_Register_RootFile(&spiflash);
 8000d4c:	4802      	ldr	r0, [pc, #8]	; (8000d58 <spiflash_bin_register+0x38>)
 8000d4e:	f000 fbeb 	bl	8001528 <VirtualFat_Register_RootFile>
 8000d52:	e000      	b.n	8000d56 <spiflash_bin_register+0x36>
		return;//未连接spiflash
 8000d54:	bf00      	nop

}
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	2000001c 	.word	0x2000001c
 8000d5c:	20000490 	.word	0x20000490

08000d60 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d64:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000d68:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <__NVIC_SystemReset+0x20>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000d70:	4903      	ldr	r1, [pc, #12]	; (8000d80 <__NVIC_SystemReset+0x20>)
 8000d72:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_SystemReset+0x24>)
 8000d74:	4313      	orrs	r3, r2
 8000d76:	60cb      	str	r3, [r1, #12]
 8000d78:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <__NVIC_SystemReset+0x1c>
 8000d80:	e000ed00 	.word	0xe000ed00
 8000d84:	05fa0004 	.word	0x05fa0004

08000d88 <fsinfo_txt_read>:
//显示VirtualFat信息文件fsinfo.txt

static int8_t errorlevel=0;

static void fsinfo_txt_read(uint8_t *buf,size_t offset,size_t length)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b088      	sub	sp, #32
 8000d8c:	af02      	add	r7, sp, #8
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
	//memset(buf,' ',length);
	{//添加UTF-8 BOM头,以便在windows下打开
		buf[0]=0xef;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	22ef      	movs	r2, #239	; 0xef
 8000d98:	701a      	strb	r2, [r3, #0]
		buf[1]=0xbb;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	22bb      	movs	r2, #187	; 0xbb
 8000da0:	701a      	strb	r2, [r3, #0]
		buf[2]=0xbf;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	3302      	adds	r3, #2
 8000da6:	22bf      	movs	r2, #191	; 0xbf
 8000da8:	701a      	strb	r2, [r3, #0]
	}
	sprintf((char *)buf+3,
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	1cd8      	adds	r0, r3, #3
 8000dae:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <fsinfo_txt_read+0x6c>)
 8000db0:	f993 3000 	ldrsb.w	r3, [r3]
 8000db4:	9300      	str	r3, [sp, #0]
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <fsinfo_txt_read+0x70>)
 8000db8:	4a10      	ldr	r2, [pc, #64]	; (8000dfc <fsinfo_txt_read+0x74>)
 8000dba:	4911      	ldr	r1, [pc, #68]	; (8000e00 <fsinfo_txt_read+0x78>)
 8000dbc:	f009 fcb4 	bl	800a728 <siprintf>
    在cmd控制台中进入虚拟优盘目录并键入: echo 命令  > FSINFO.TXT\r\n\
当前可用的命令:\r\n\
RESET\t重启单片机\n\r\
		","FAT16","何亚红",errorlevel);
	{//用空格填充文本，防止在某些文本编辑器上出现异常
		for(size_t i=0;i<length;i++)
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]
 8000dc4:	e00d      	b.n	8000de2 <fsinfo_txt_read+0x5a>
		{
			if(buf[i]=='\0')
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	4413      	add	r3, r2
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d104      	bne.n	8000ddc <fsinfo_txt_read+0x54>
				buf[i]=' ';
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	2220      	movs	r2, #32
 8000dda:	701a      	strb	r2, [r3, #0]
		for(size_t i=0;i<length;i++)
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	3301      	adds	r3, #1
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	697a      	ldr	r2, [r7, #20]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d3ed      	bcc.n	8000dc6 <fsinfo_txt_read+0x3e>
		}
	}

}
 8000dea:	bf00      	nop
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	2000020c 	.word	0x2000020c
 8000df8:	0800af58 	.word	0x0800af58
 8000dfc:	0800af64 	.word	0x0800af64
 8000e00:	0800af6c 	.word	0x0800af6c

08000e04 <fsinfo_cmd_compare>:

//成功返回1,比较是否写入某命令
static uint8_t fsinfo_cmd_compare(uint8_t *buf,uint8_t *cmd)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
	uint8_t ret=1;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	73fb      	strb	r3, [r7, #15]
	for(size_t i=0;i<strlen((char *)cmd);i++)
 8000e12:	2300      	movs	r3, #0
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	e00e      	b.n	8000e36 <fsinfo_cmd_compare+0x32>
	{
		if(buf[i]!=cmd[i])
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	781a      	ldrb	r2, [r3, #0]
 8000e20:	6839      	ldr	r1, [r7, #0]
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	440b      	add	r3, r1
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d001      	beq.n	8000e30 <fsinfo_cmd_compare+0x2c>
			ret=0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	73fb      	strb	r3, [r7, #15]
	for(size_t i=0;i<strlen((char *)cmd);i++)
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	3301      	adds	r3, #1
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	6838      	ldr	r0, [r7, #0]
 8000e38:	f7ff f988 	bl	800014c <strlen>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d3e9      	bcc.n	8000e18 <fsinfo_cmd_compare+0x14>
	}
	return ret;
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
	...

08000e50 <fsinfo_txt_write>:

static void fsinfo_txt_write(uint8_t *buf,size_t offset,size_t length)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
	errorlevel=-1;
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <fsinfo_txt_write+0x44>)
 8000e5e:	22ff      	movs	r2, #255	; 0xff
 8000e60:	701a      	strb	r2, [r3, #0]
	if(buf[0]==0)
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d103      	bne.n	8000e72 <fsinfo_txt_write+0x22>
	{
		errorlevel=-2;
 8000e6a:	4b0a      	ldr	r3, [pc, #40]	; (8000e94 <fsinfo_txt_write+0x44>)
 8000e6c:	22fe      	movs	r2, #254	; 0xfe
 8000e6e:	701a      	strb	r2, [r3, #0]
				NVIC_SystemReset();
#endif
			}
		}
	}
}
 8000e70:	e00b      	b.n	8000e8a <fsinfo_txt_write+0x3a>
		if(fsinfo_cmd_compare(buf,(uint8_t *)"RESET"))//执行复位指令
 8000e72:	4909      	ldr	r1, [pc, #36]	; (8000e98 <fsinfo_txt_write+0x48>)
 8000e74:	68f8      	ldr	r0, [r7, #12]
 8000e76:	f7ff ffc5 	bl	8000e04 <fsinfo_cmd_compare>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d004      	beq.n	8000e8a <fsinfo_txt_write+0x3a>
			errorlevel=0;
 8000e80:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <fsinfo_txt_write+0x44>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	701a      	strb	r2, [r3, #0]
				NVIC_SystemReset();
 8000e86:	f7ff ff6b 	bl	8000d60 <__NVIC_SystemReset>
}
 8000e8a:	bf00      	nop
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	2000020c 	.word	0x2000020c
 8000e98:	0800b034 	.word	0x0800b034

08000e9c <init_fatfs>:
};

#endif

static void init_fatfs(FAT_BPB *bpb)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
	//以下均是FAT16的计算方式
	FAT1_START=bpb->BPB_RsvdSecCnt[0]+bpb->BPB_RsvdSecCnt[1]*256;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	7b9b      	ldrb	r3, [r3, #14]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	7bdb      	ldrb	r3, [r3, #15]
 8000eae:	021b      	lsls	r3, r3, #8
 8000eb0:	4413      	add	r3, r2
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	4b1d      	ldr	r3, [pc, #116]	; (8000f2c <init_fatfs+0x90>)
 8000eb6:	601a      	str	r2, [r3, #0]
	FAT2_START=FAT1_START+bpb->BPB_FATSz16[0]+bpb->BPB_FATSz16[1]*256;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	7d9b      	ldrb	r3, [r3, #22]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b1b      	ldr	r3, [pc, #108]	; (8000f2c <init_fatfs+0x90>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	7dd2      	ldrb	r2, [r2, #23]
 8000ec8:	0212      	lsls	r2, r2, #8
 8000eca:	4413      	add	r3, r2
 8000ecc:	4a18      	ldr	r2, [pc, #96]	; (8000f30 <init_fatfs+0x94>)
 8000ece:	6013      	str	r3, [r2, #0]
	RootDir_START=FAT2_START*2-FAT1_START;
 8000ed0:	4b17      	ldr	r3, [pc, #92]	; (8000f30 <init_fatfs+0x94>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	005a      	lsls	r2, r3, #1
 8000ed6:	4b15      	ldr	r3, [pc, #84]	; (8000f2c <init_fatfs+0x90>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	4a15      	ldr	r2, [pc, #84]	; (8000f34 <init_fatfs+0x98>)
 8000ede:	6013      	str	r3, [r2, #0]
	FileData_START=RootDir_START+(bpb->BPB_RootEntCnt[0]+bpb->BPB_RootEntCnt[1]*256)*32/(bpb->BPB_BytsPerSec[0]+bpb->BPB_BytsPerSec[1]*256);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	7c5b      	ldrb	r3, [r3, #17]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	7c9b      	ldrb	r3, [r3, #18]
 8000eea:	021b      	lsls	r3, r3, #8
 8000eec:	4413      	add	r3, r2
 8000eee:	015a      	lsls	r2, r3, #5
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7adb      	ldrb	r3, [r3, #11]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	7b1b      	ldrb	r3, [r3, #12]
 8000efa:	021b      	lsls	r3, r3, #8
 8000efc:	440b      	add	r3, r1
 8000efe:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f02:	461a      	mov	r2, r3
 8000f04:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <init_fatfs+0x98>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4413      	add	r3, r2
 8000f0a:	4a0b      	ldr	r2, [pc, #44]	; (8000f38 <init_fatfs+0x9c>)
 8000f0c:	6013      	str	r3, [r2, #0]
#ifdef FAT16_FSINFO_TXT
	VirtualFat_Unregister_RootFile(&fsinfo);
 8000f0e:	480b      	ldr	r0, [pc, #44]	; (8000f3c <init_fatfs+0xa0>)
 8000f10:	f000 fb2c 	bl	800156c <VirtualFat_Unregister_RootFile>
	VirtualFat_Register_RootFile(&fsinfo);
 8000f14:	4809      	ldr	r0, [pc, #36]	; (8000f3c <init_fatfs+0xa0>)
 8000f16:	f000 fb07 	bl	8001528 <VirtualFat_Register_RootFile>
#endif

#ifdef EEPROM_H_
	eeprom_bin_register();
 8000f1a:	f7ff fe19 	bl	8000b50 <eeprom_bin_register>
#endif

#ifdef SPIFLASH_H_
	spiflash_bin_register();
 8000f1e:	f7ff feff 	bl	8000d20 <spiflash_bin_register>
#endif
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000034 	.word	0x20000034
 8000f30:	20000038 	.word	0x20000038
 8000f34:	2000003c 	.word	0x2000003c
 8000f38:	20000040 	.word	0x20000040
 8000f3c:	20000044 	.word	0x20000044

08000f40 <read_fat_fatfs>:

//处理FAT表
//fat_offset为fat表中的扇区偏移
static void read_fat_fatfs(uint32_t fat_offset,uint8_t *buf)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	; 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
	if(fat_offset==0)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d10e      	bne.n	8000f6e <read_fat_fatfs+0x2e>
	{
		{//处理特殊的项
			//FAT表第一项与第二项
			buf[0]=0xf8;
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	22f8      	movs	r2, #248	; 0xf8
 8000f54:	701a      	strb	r2, [r3, #0]
			buf[1]=0xff;
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	22ff      	movs	r2, #255	; 0xff
 8000f5c:	701a      	strb	r2, [r3, #0]
			buf[2]=0xff;
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	3302      	adds	r3, #2
 8000f62:	22ff      	movs	r2, #255	; 0xff
 8000f64:	701a      	strb	r2, [r3, #0]
			buf[3]=0xff;
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	3303      	adds	r3, #3
 8000f6a:	22ff      	movs	r2, #255	; 0xff
 8000f6c:	701a      	strb	r2, [r3, #0]
		}
	}
	{//填写文件的FAT表
		size_t fat_start_index=	512*fat_offset/2;//FAT16计算当前FAT扇区起始的簇号
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	025b      	lsls	r3, r3, #9
 8000f72:	085b      	lsrs	r3, r3, #1
 8000f74:	60fb      	str	r3, [r7, #12]
		size_t file_start=2;//文件起始簇号
 8000f76:	2302      	movs	r3, #2
 8000f78:	61fb      	str	r3, [r7, #28]
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61bb      	str	r3, [r7, #24]
 8000f7e:	e07b      	b.n	8001078 <read_fat_fatfs+0x138>
		{
			if(root_file_list[i]!=NULL && root_file_list[i]->size!=0)//虚拟文件有效
 8000f80:	4a41      	ldr	r2, [pc, #260]	; (8001088 <read_fat_fatfs+0x148>)
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d072      	beq.n	8001072 <read_fat_fatfs+0x132>
 8000f8c:	4a3e      	ldr	r2, [pc, #248]	; (8001088 <read_fat_fatfs+0x148>)
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d06b      	beq.n	8001072 <read_fat_fatfs+0x132>
			{
				//计算FAT占用的簇大小
				size_t file_size=root_file_list[i]->size/512;
 8000f9a:	4a3b      	ldr	r2, [pc, #236]	; (8001088 <read_fat_fatfs+0x148>)
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	0a5b      	lsrs	r3, r3, #9
 8000fa6:	617b      	str	r3, [r7, #20]
				size_t file_current=0;//当前的簇
 8000fa8:	2300      	movs	r3, #0
 8000faa:	613b      	str	r3, [r7, #16]
				if(root_file_list[i]->size%512 !=0)
 8000fac:	4a36      	ldr	r2, [pc, #216]	; (8001088 <read_fat_fatfs+0x148>)
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <read_fat_fatfs+0x84>
				{
					file_size+=1;
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	617b      	str	r3, [r7, #20]
				}
				for(file_current=0;file_current<file_size;file_current++)
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	613b      	str	r3, [r7, #16]
 8000fc8:	e04b      	b.n	8001062 <read_fat_fatfs+0x122>
				{

					if(file_start+file_current>=fat_start_index)//文件的FAT在当前扇区有数据
 8000fca:	69fa      	ldr	r2, [r7, #28]
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	4413      	add	r3, r2
 8000fd0:	68fa      	ldr	r2, [r7, #12]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d842      	bhi.n	800105c <read_fat_fatfs+0x11c>
					{
						if((file_start+file_current-fat_start_index)<512/2)//文件数据未超出当前扇区
 8000fd6:	69fa      	ldr	r2, [r7, #28]
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	441a      	add	r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2bff      	cmp	r3, #255	; 0xff
 8000fe2:	d83b      	bhi.n	800105c <read_fat_fatfs+0x11c>
						{
							if(file_current!=file_size-1)//是否为文件结束
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d021      	beq.n	8001032 <read_fat_fatfs+0xf2>
							{//指向下一簇
								buf[(file_start+file_current-fat_start_index)*2]=(file_start+file_current+1)&0xff;
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	b2da      	uxtb	r2, r3
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	4413      	add	r3, r2
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	69f9      	ldr	r1, [r7, #28]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	4419      	add	r1, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	1acb      	subs	r3, r1, r3
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	6839      	ldr	r1, [r7, #0]
 8001008:	440b      	add	r3, r1
 800100a:	3201      	adds	r2, #1
 800100c:	b2d2      	uxtb	r2, r2
 800100e:	701a      	strb	r2, [r3, #0]
								buf[(file_start+file_current-fat_start_index)*2+1]=((file_start+file_current+1)&0xff00)>>8;
 8001010:	69fa      	ldr	r2, [r7, #28]
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	4413      	add	r3, r2
 8001016:	3301      	adds	r3, #1
 8001018:	0a19      	lsrs	r1, r3, #8
 800101a:	69fa      	ldr	r2, [r7, #28]
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	441a      	add	r2, r3
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	3301      	adds	r3, #1
 8001028:	683a      	ldr	r2, [r7, #0]
 800102a:	4413      	add	r3, r2
 800102c:	b2ca      	uxtb	r2, r1
 800102e:	701a      	strb	r2, [r3, #0]
 8001030:	e014      	b.n	800105c <read_fat_fatfs+0x11c>
							}
							else
							{//文件结束
								buf[(file_start+file_current-fat_start_index)*2]=0xff;
 8001032:	69fa      	ldr	r2, [r7, #28]
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	441a      	add	r2, r3
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	683a      	ldr	r2, [r7, #0]
 8001040:	4413      	add	r3, r2
 8001042:	22ff      	movs	r2, #255	; 0xff
 8001044:	701a      	strb	r2, [r3, #0]
								buf[(file_start+file_current-fat_start_index)*2+1]=0xff;
 8001046:	69fa      	ldr	r2, [r7, #28]
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	441a      	add	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	3301      	adds	r3, #1
 8001054:	683a      	ldr	r2, [r7, #0]
 8001056:	4413      	add	r3, r2
 8001058:	22ff      	movs	r2, #255	; 0xff
 800105a:	701a      	strb	r2, [r3, #0]
				for(file_current=0;file_current<file_size;file_current++)
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	3301      	adds	r3, #1
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	429a      	cmp	r2, r3
 8001068:	d3af      	bcc.n	8000fca <read_fat_fatfs+0x8a>
							}
						}
					}

				}
				file_start+=file_size;
 800106a:	69fa      	ldr	r2, [r7, #28]
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	4413      	add	r3, r2
 8001070:	61fb      	str	r3, [r7, #28]
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	3301      	adds	r3, #1
 8001076:	61bb      	str	r3, [r7, #24]
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2b03      	cmp	r3, #3
 800107c:	d980      	bls.n	8000f80 <read_fat_fatfs+0x40>


			}
		}
	}
}
 800107e:	bf00      	nop
 8001080:	3724      	adds	r7, #36	; 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	bc80      	pop	{r7}
 8001086:	4770      	bx	lr
 8001088:	200001fc 	.word	0x200001fc

0800108c <read_rootdir_fatfs>:


//处理根目录
//rootdir_offset为扇区偏移
static void read_rootdir_fatfs(uint32_t rootdir_offset,uint8_t *buf)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	if(rootdir_offset==0)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d11c      	bne.n	80010d6 <read_rootdir_fatfs+0x4a>
	{
		{//设置卷标
			FAT_DIR *p=(FAT_DIR *)&(buf[0]);
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	613b      	str	r3, [r7, #16]
			{
				//文件名用0x20填充
				memset(p->DIR_Name,0x20,sizeof(p->DIR_Name));
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	220b      	movs	r2, #11
 80010a4:	2120      	movs	r1, #32
 80010a6:	4618      	mov	r0, r3
 80010a8:	f009 fb35 	bl	800a716 <memset>
				//设置文件名
				memcpy(p->DIR_Name,FAT16_Volume_ID,sizeof(FAT16_Volume_ID)>11?11:sizeof(FAT16_Volume_ID));
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	2208      	movs	r2, #8
 80010b0:	496a      	ldr	r1, [pc, #424]	; (800125c <read_rootdir_fatfs+0x1d0>)
 80010b2:	4618      	mov	r0, r3
 80010b4:	f009 fb24 	bl	800a700 <memcpy>

				p->DIR_Att=0x08;
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	2208      	movs	r2, #8
 80010bc:	72da      	strb	r2, [r3, #11]

				p->DIR_WrtDat[0]=0x94;
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	2294      	movs	r2, #148	; 0x94
 80010c2:	761a      	strb	r2, [r3, #24]
				p->DIR_WrtDat[1]=0x50;
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	2250      	movs	r2, #80	; 0x50
 80010c8:	765a      	strb	r2, [r3, #25]
				p->DIR_WrtTime[0]=0x29;
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	2229      	movs	r2, #41	; 0x29
 80010ce:	759a      	strb	r2, [r3, #22]
				p->DIR_WrtTime[1]=0x53;
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	2253      	movs	r2, #83	; 0x53
 80010d4:	75da      	strb	r2, [r3, #23]

		}

	}
	{//填写文件
		size_t rootdir_start_index=512*rootdir_offset/32;//当前扇区文件偏移
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	025b      	lsls	r3, r3, #9
 80010da:	095b      	lsrs	r3, r3, #5
 80010dc:	60fb      	str	r3, [r7, #12]
		size_t rootdir_start=1;//起始文件偏移
 80010de:	2301      	movs	r3, #1
 80010e0:	627b      	str	r3, [r7, #36]	; 0x24
		size_t fat_start=2;//起始文件簇
 80010e2:	2302      	movs	r3, #2
 80010e4:	623b      	str	r3, [r7, #32]
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
 80010ea:	e0af      	b.n	800124c <read_rootdir_fatfs+0x1c0>
		{

			if(root_file_list[i]==NULL || root_file_list[i]->size==0)
 80010ec:	4a5c      	ldr	r2, [pc, #368]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	f000 80a5 	beq.w	8001244 <read_rootdir_fatfs+0x1b8>
 80010fa:	4a59      	ldr	r2, [pc, #356]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	2b00      	cmp	r3, #0
 8001106:	f000 809d 	beq.w	8001244 <read_rootdir_fatfs+0x1b8>
				continue;

			if(rootdir_start>=rootdir_start_index)//文件属于当前扇区
 800110a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	429a      	cmp	r2, r3
 8001110:	d37d      	bcc.n	800120e <read_rootdir_fatfs+0x182>
			{
				if((rootdir_start-rootdir_start_index)<512/32)//文件未超出当前扇区
 8001112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b0f      	cmp	r3, #15
 800111a:	d878      	bhi.n	800120e <read_rootdir_fatfs+0x182>
				{
					FAT_DIR *p=(FAT_DIR *)&(buf[(rootdir_start-rootdir_start_index)*32]);
 800111c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	015b      	lsls	r3, r3, #5
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	4413      	add	r3, r2
 8001128:	60bb      	str	r3, [r7, #8]
					{//设置文件属性
						//设置文件名
						memset(p->DIR_Name,0x20,11);
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	220b      	movs	r2, #11
 800112e:	2120      	movs	r1, #32
 8001130:	4618      	mov	r0, r3
 8001132:	f009 faf0 	bl	800a716 <memset>

						{//设置文件名
							for(uint8_t j=0;j<11;j++)
 8001136:	2300      	movs	r3, #0
 8001138:	76fb      	strb	r3, [r7, #27]
 800113a:	e02d      	b.n	8001198 <read_rootdir_fatfs+0x10c>
							{
								if(j<8)
 800113c:	7efb      	ldrb	r3, [r7, #27]
 800113e:	2b07      	cmp	r3, #7
 8001140:	d811      	bhi.n	8001166 <read_rootdir_fatfs+0xda>
								{
									if(root_file_list[i]->FileName[j]!='\0')
 8001142:	4a47      	ldr	r2, [pc, #284]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800114a:	7efb      	ldrb	r3, [r7, #27]
 800114c:	5cd3      	ldrb	r3, [r2, r3]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d01f      	beq.n	8001192 <read_rootdir_fatfs+0x106>
									{
										p->DIR_Name[j]=root_file_list[i]->FileName[j];
 8001152:	4a43      	ldr	r2, [pc, #268]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800115a:	7efa      	ldrb	r2, [r7, #27]
 800115c:	7efb      	ldrb	r3, [r7, #27]
 800115e:	5c89      	ldrb	r1, [r1, r2]
 8001160:	68ba      	ldr	r2, [r7, #8]
 8001162:	54d1      	strb	r1, [r2, r3]
 8001164:	e015      	b.n	8001192 <read_rootdir_fatfs+0x106>
									}
								}
								else
								{
									if(root_file_list[i]->FileName_sub[j-8]!='\0')
 8001166:	4a3e      	ldr	r2, [pc, #248]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800116e:	7efb      	ldrb	r3, [r7, #27]
 8001170:	3b08      	subs	r3, #8
 8001172:	4413      	add	r3, r2
 8001174:	7a1b      	ldrb	r3, [r3, #8]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d00b      	beq.n	8001192 <read_rootdir_fatfs+0x106>
									{
											p->DIR_Name[j]=root_file_list[i]->FileName_sub[j-8];
 800117a:	4a39      	ldr	r2, [pc, #228]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001182:	7efb      	ldrb	r3, [r7, #27]
 8001184:	f1a3 0208 	sub.w	r2, r3, #8
 8001188:	7efb      	ldrb	r3, [r7, #27]
 800118a:	440a      	add	r2, r1
 800118c:	7a11      	ldrb	r1, [r2, #8]
 800118e:	68ba      	ldr	r2, [r7, #8]
 8001190:	54d1      	strb	r1, [r2, r3]
							for(uint8_t j=0;j<11;j++)
 8001192:	7efb      	ldrb	r3, [r7, #27]
 8001194:	3301      	adds	r3, #1
 8001196:	76fb      	strb	r3, [r7, #27]
 8001198:	7efb      	ldrb	r3, [r7, #27]
 800119a:	2b0a      	cmp	r3, #10
 800119c:	d9ce      	bls.n	800113c <read_rootdir_fatfs+0xb0>
									}
								}
							};
						}
						{//设置文件属性
							p->DIR_Att=0x20;
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	2220      	movs	r2, #32
 80011a2:	72da      	strb	r2, [r3, #11]

							//p->DIR_NTRes=0x18;

							p->DIR_CrtTimeTenth=0x7f;
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	227f      	movs	r2, #127	; 0x7f
 80011a8:	735a      	strb	r2, [r3, #13]

							p->DIR_CrtTime[0]=0xa2;
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	22a2      	movs	r2, #162	; 0xa2
 80011ae:	739a      	strb	r2, [r3, #14]

							p->DIR_CrtTime[1]=0x58;
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	2258      	movs	r2, #88	; 0x58
 80011b4:	73da      	strb	r2, [r3, #15]

							p->DIR_CrtDate[0]=0x95;
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	2295      	movs	r2, #149	; 0x95
 80011ba:	741a      	strb	r2, [r3, #16]

							p->DIR_CrtDate[1]=0x50;
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	2250      	movs	r2, #80	; 0x50
 80011c0:	745a      	strb	r2, [r3, #17]

							p->DIR_WrtTime[0]=0x71;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	2271      	movs	r2, #113	; 0x71
 80011c6:	759a      	strb	r2, [r3, #22]
							p->DIR_WrtTime[1]=0x5a;
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	225a      	movs	r2, #90	; 0x5a
 80011cc:	75da      	strb	r2, [r3, #23]

							memcpy(p->DIR_LstAccDate,p->DIR_CrtDate,2);
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	3312      	adds	r3, #18
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	3210      	adds	r2, #16
 80011d6:	8812      	ldrh	r2, [r2, #0]
 80011d8:	b292      	uxth	r2, r2
 80011da:	801a      	strh	r2, [r3, #0]
							memcpy(p->DIR_WrtDat,p->DIR_CrtDate,2);
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	3318      	adds	r3, #24
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	3210      	adds	r2, #16
 80011e4:	8812      	ldrh	r2, [r2, #0]
 80011e6:	b292      	uxth	r2, r2
 80011e8:	801a      	strh	r2, [r3, #0]


						}

						{//设置文件起始簇
							p->DIR_FstClusLO[0]=fat_start&0xff;
 80011ea:	6a3b      	ldr	r3, [r7, #32]
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	769a      	strb	r2, [r3, #26]
							p->DIR_FstClusLO[1]=(fat_start&0xff00)>>8;
 80011f2:	6a3b      	ldr	r3, [r7, #32]
 80011f4:	0a1b      	lsrs	r3, r3, #8
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	76da      	strb	r2, [r3, #27]
						}
						{//设置文件大小
							memcpy(p->DIR_FileSize,&root_file_list[i]->size,4);
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	331c      	adds	r3, #28
 8001200:	4917      	ldr	r1, [pc, #92]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 8001202:	69fa      	ldr	r2, [r7, #28]
 8001204:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001208:	3214      	adds	r2, #20
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	601a      	str	r2, [r3, #0]

					}
				}
			}
			{//增加fat计数
				size_t fat_size=root_file_list[i]->size/512;
 800120e:	4a14      	ldr	r2, [pc, #80]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001216:	695b      	ldr	r3, [r3, #20]
 8001218:	0a5b      	lsrs	r3, r3, #9
 800121a:	617b      	str	r3, [r7, #20]
				if(root_file_list[i]->size%512!=0)
 800121c:	4a10      	ldr	r2, [pc, #64]	; (8001260 <read_rootdir_fatfs+0x1d4>)
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001224:	695b      	ldr	r3, [r3, #20]
 8001226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800122a:	2b00      	cmp	r3, #0
 800122c:	d002      	beq.n	8001234 <read_rootdir_fatfs+0x1a8>
					fat_size+=1;
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	3301      	adds	r3, #1
 8001232:	617b      	str	r3, [r7, #20]
				fat_start+=fat_size;
 8001234:	6a3a      	ldr	r2, [r7, #32]
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	4413      	add	r3, r2
 800123a:	623b      	str	r3, [r7, #32]
			}
			rootdir_start++;
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	3301      	adds	r3, #1
 8001240:	627b      	str	r3, [r7, #36]	; 0x24
 8001242:	e000      	b.n	8001246 <read_rootdir_fatfs+0x1ba>
				continue;
 8001244:	bf00      	nop
		for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3301      	adds	r3, #1
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	2b03      	cmp	r3, #3
 8001250:	f67f af4c 	bls.w	80010ec <read_rootdir_fatfs+0x60>
		}
	}

}
 8001254:	bf00      	nop
 8001256:	3728      	adds	r7, #40	; 0x28
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	0800b03c 	.word	0x0800b03c
 8001260:	200001fc 	.word	0x200001fc

08001264 <read_filedata_fatfs>:

//处理数据文件
//filedata_offset为扇区偏移

static void read_filedata_fatfs(uint32_t filedata_offset,uint8_t *buf)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
	size_t file_blk_start=0;//文件数据区起始
 800126e:	2300      	movs	r3, #0
 8001270:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	e044      	b.n	8001302 <read_filedata_fatfs+0x9e>
	{
		if(root_file_list[i]!=NULL && root_file_list[i]->size!=0)
 8001278:	4a25      	ldr	r2, [pc, #148]	; (8001310 <read_filedata_fatfs+0xac>)
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d03b      	beq.n	80012fc <read_filedata_fatfs+0x98>
 8001284:	4a22      	ldr	r2, [pc, #136]	; (8001310 <read_filedata_fatfs+0xac>)
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d034      	beq.n	80012fc <read_filedata_fatfs+0x98>
		{
			size_t file_blk_size=root_file_list[i]->size/512;
 8001292:	4a1f      	ldr	r2, [pc, #124]	; (8001310 <read_filedata_fatfs+0xac>)
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	0a5b      	lsrs	r3, r3, #9
 800129e:	60fb      	str	r3, [r7, #12]
			if(root_file_list[i]->size%512 !=0)
 80012a0:	4a1b      	ldr	r2, [pc, #108]	; (8001310 <read_filedata_fatfs+0xac>)
 80012a2:	693b      	ldr	r3, [r7, #16]
 80012a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d002      	beq.n	80012b8 <read_filedata_fatfs+0x54>
				file_blk_size++;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	3301      	adds	r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
			if(file_blk_start<=filedata_offset && (file_blk_start+file_blk_size)>filedata_offset)
 80012b8:	697a      	ldr	r2, [r7, #20]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d819      	bhi.n	80012f4 <read_filedata_fatfs+0x90>
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	4413      	add	r3, r2
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d213      	bcs.n	80012f4 <read_filedata_fatfs+0x90>
			{//此块在文件内
				if(root_file_list[i]->read !=NULL)
 80012cc:	4a10      	ldr	r2, [pc, #64]	; (8001310 <read_filedata_fatfs+0xac>)
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d00c      	beq.n	80012f4 <read_filedata_fatfs+0x90>
				{
					root_file_list[i]->read(buf,512*(filedata_offset-file_blk_start),512);
 80012da:	4a0d      	ldr	r2, [pc, #52]	; (8001310 <read_filedata_fatfs+0xac>)
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	1a8a      	subs	r2, r1, r2
 80012ea:	0251      	lsls	r1, r2, #9
 80012ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012f0:	6838      	ldr	r0, [r7, #0]
 80012f2:	4798      	blx	r3
				}
			}
			file_blk_start+=file_blk_size;
 80012f4:	697a      	ldr	r2, [r7, #20]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	4413      	add	r3, r2
 80012fa:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	3301      	adds	r3, #1
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	2b03      	cmp	r3, #3
 8001306:	d9b7      	bls.n	8001278 <read_filedata_fatfs+0x14>
		}
	}
}
 8001308:	bf00      	nop
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	200001fc 	.word	0x200001fc

08001314 <write_filedata_fatfs>:

static void write_filedata_fatfs(uint32_t filedata_offset,uint8_t *buf)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]

size_t file_blk_start=0;//文件数据区起始
 800131e:	2300      	movs	r3, #0
 8001320:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
 8001326:	e044      	b.n	80013b2 <write_filedata_fatfs+0x9e>
	{
		if(root_file_list[i]!=NULL && root_file_list[i]->size!=0)
 8001328:	4a25      	ldr	r2, [pc, #148]	; (80013c0 <write_filedata_fatfs+0xac>)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d03b      	beq.n	80013ac <write_filedata_fatfs+0x98>
 8001334:	4a22      	ldr	r2, [pc, #136]	; (80013c0 <write_filedata_fatfs+0xac>)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d034      	beq.n	80013ac <write_filedata_fatfs+0x98>
		{
			size_t file_blk_size=root_file_list[i]->size/512;
 8001342:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <write_filedata_fatfs+0xac>)
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800134a:	695b      	ldr	r3, [r3, #20]
 800134c:	0a5b      	lsrs	r3, r3, #9
 800134e:	60fb      	str	r3, [r7, #12]
			if(root_file_list[i]->size%512 !=0)
 8001350:	4a1b      	ldr	r2, [pc, #108]	; (80013c0 <write_filedata_fatfs+0xac>)
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <write_filedata_fatfs+0x54>
				file_blk_size++;
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3301      	adds	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
			if(file_blk_start<=filedata_offset && (file_blk_start+file_blk_size)>filedata_offset)
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	429a      	cmp	r2, r3
 800136e:	d819      	bhi.n	80013a4 <write_filedata_fatfs+0x90>
 8001370:	697a      	ldr	r2, [r7, #20]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4413      	add	r3, r2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	d213      	bcs.n	80013a4 <write_filedata_fatfs+0x90>
			{//此块在文件内
				if(root_file_list[i]->write !=NULL)
 800137c:	4a10      	ldr	r2, [pc, #64]	; (80013c0 <write_filedata_fatfs+0xac>)
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001384:	691b      	ldr	r3, [r3, #16]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d00c      	beq.n	80013a4 <write_filedata_fatfs+0x90>
				{
					root_file_list[i]->write(buf,512*(filedata_offset-file_blk_start),512);
 800138a:	4a0d      	ldr	r2, [pc, #52]	; (80013c0 <write_filedata_fatfs+0xac>)
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	6879      	ldr	r1, [r7, #4]
 8001396:	697a      	ldr	r2, [r7, #20]
 8001398:	1a8a      	subs	r2, r1, r2
 800139a:	0251      	lsls	r1, r2, #9
 800139c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013a0:	6838      	ldr	r0, [r7, #0]
 80013a2:	4798      	blx	r3
				}
			}
			file_blk_start+=file_blk_size;
 80013a4:	697a      	ldr	r2, [r7, #20]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	4413      	add	r3, r2
 80013aa:	617b      	str	r3, [r7, #20]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	3301      	adds	r3, #1
 80013b0:	613b      	str	r3, [r7, #16]
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d9b7      	bls.n	8001328 <write_filedata_fatfs+0x14>
		}
	}
}
 80013b8:	bf00      	nop
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	200001fc 	.word	0x200001fc

080013c4 <VirtualFat_Init>:

//定义初始化函数，一般由STORAGE_Init_FS调用
uint8_t VirtualFat_Init(uint8_t lun)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
	//加载FAT16_DBR.bin
	if(RCGetSize("FAT16_DBR.bin"))
 80013ce:	4809      	ldr	r0, [pc, #36]	; (80013f4 <VirtualFat_Init+0x30>)
 80013d0:	f7ff fc40 	bl	8000c54 <RCGetSize>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d006      	beq.n	80013e8 <VirtualFat_Init+0x24>
	{
		init_fatfs((FAT_BPB *)RCGetHandle("FAT16_DBR.bin"));
 80013da:	4806      	ldr	r0, [pc, #24]	; (80013f4 <VirtualFat_Init+0x30>)
 80013dc:	f7ff fc50 	bl	8000c80 <RCGetHandle>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fd5a 	bl	8000e9c <init_fatfs>
	}
	return 0;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	0800b044 	.word	0x0800b044

080013f8 <VirtualFat_Read>:
//定义读函数,一般由STORAGE_Read_FS调用
uint8_t VirtualFat_Read(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 80013f8:	b590      	push	{r4, r7, lr}
 80013fa:	b087      	sub	sp, #28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	461a      	mov	r2, r3
 8001404:	4603      	mov	r3, r0
 8001406:	73fb      	strb	r3, [r7, #15]
 8001408:	4613      	mov	r3, r2
 800140a:	81bb      	strh	r3, [r7, #12]
	//清空buf
	memset(buf,0,blk_len*STORAGE_BLK_SIZ);
 800140c:	89bb      	ldrh	r3, [r7, #12]
 800140e:	025b      	lsls	r3, r3, #9
 8001410:	461a      	mov	r2, r3
 8001412:	2100      	movs	r1, #0
 8001414:	68b8      	ldr	r0, [r7, #8]
 8001416:	f009 f97e 	bl	800a716 <memset>

	//处理引导扇区与保留扇区
	if(blk_addr<FAT1_START)
 800141a:	4b2f      	ldr	r3, [pc, #188]	; (80014d8 <VirtualFat_Read+0xe0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	429a      	cmp	r2, r3
 8001422:	d215      	bcs.n	8001450 <VirtualFat_Read+0x58>
	{  //返回DBR
		if(blk_addr==0)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d112      	bne.n	8001450 <VirtualFat_Read+0x58>
		{
		//加载FAT16_DBR.bin
		if(RCGetSize("FAT16_DBR.bin"))
 800142a:	482c      	ldr	r0, [pc, #176]	; (80014dc <VirtualFat_Read+0xe4>)
 800142c:	f7ff fc12 	bl	8000c54 <RCGetSize>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d00c      	beq.n	8001450 <VirtualFat_Read+0x58>
			{
				memcpy(buf,RCGetHandle("FAT16_DBR.bin"),RCGetSize("FAT16_DBR.bin"));
 8001436:	4829      	ldr	r0, [pc, #164]	; (80014dc <VirtualFat_Read+0xe4>)
 8001438:	f7ff fc22 	bl	8000c80 <RCGetHandle>
 800143c:	4604      	mov	r4, r0
 800143e:	4827      	ldr	r0, [pc, #156]	; (80014dc <VirtualFat_Read+0xe4>)
 8001440:	f7ff fc08 	bl	8000c54 <RCGetSize>
 8001444:	4603      	mov	r3, r0
 8001446:	461a      	mov	r2, r3
 8001448:	4621      	mov	r1, r4
 800144a:	68b8      	ldr	r0, [r7, #8]
 800144c:	f009 f958 	bl	800a700 <memcpy>
			}
		}
	}

	//处理FAT表
	if(blk_addr>=FAT1_START && blk_addr<RootDir_START)
 8001450:	4b21      	ldr	r3, [pc, #132]	; (80014d8 <VirtualFat_Read+0xe0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	429a      	cmp	r2, r3
 8001458:	d31a      	bcc.n	8001490 <VirtualFat_Read+0x98>
 800145a:	4b21      	ldr	r3, [pc, #132]	; (80014e0 <VirtualFat_Read+0xe8>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	429a      	cmp	r2, r3
 8001462:	d215      	bcs.n	8001490 <VirtualFat_Read+0x98>
	{
		uint32_t fat_offset=blk_addr-FAT1_START;
 8001464:	4b1c      	ldr	r3, [pc, #112]	; (80014d8 <VirtualFat_Read+0xe0>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	617b      	str	r3, [r7, #20]
		if(blk_addr>=FAT2_START)
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <VirtualFat_Read+0xec>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	429a      	cmp	r2, r3
 8001476:	d307      	bcc.n	8001488 <VirtualFat_Read+0x90>
				 fat_offset-=(FAT2_START-FAT1_START);
 8001478:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <VirtualFat_Read+0xe0>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <VirtualFat_Read+0xec>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	4413      	add	r3, r2
 8001486:	617b      	str	r3, [r7, #20]
		read_fat_fatfs(fat_offset,buf);
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	6978      	ldr	r0, [r7, #20]
 800148c:	f7ff fd58 	bl	8000f40 <read_fat_fatfs>
	}

	//处理根目录
	if(blk_addr >=RootDir_START && blk_addr <FileData_START)
 8001490:	4b13      	ldr	r3, [pc, #76]	; (80014e0 <VirtualFat_Read+0xe8>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	429a      	cmp	r2, r3
 8001498:	d30c      	bcc.n	80014b4 <VirtualFat_Read+0xbc>
 800149a:	4b13      	ldr	r3, [pc, #76]	; (80014e8 <VirtualFat_Read+0xf0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d207      	bcs.n	80014b4 <VirtualFat_Read+0xbc>
	{
		read_rootdir_fatfs(blk_addr-RootDir_START,buf);
 80014a4:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <VirtualFat_Read+0xe8>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	68b9      	ldr	r1, [r7, #8]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff fdec 	bl	800108c <read_rootdir_fatfs>
	}

	//处理文件数据
	if(blk_addr>=FileData_START)
 80014b4:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <VirtualFat_Read+0xf0>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d307      	bcc.n	80014ce <VirtualFat_Read+0xd6>
	{
		 read_filedata_fatfs(blk_addr-FileData_START,buf);
 80014be:	4b0a      	ldr	r3, [pc, #40]	; (80014e8 <VirtualFat_Read+0xf0>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	68b9      	ldr	r1, [r7, #8]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fecb 	bl	8001264 <read_filedata_fatfs>
	}
	return 0;
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	371c      	adds	r7, #28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd90      	pop	{r4, r7, pc}
 80014d8:	20000034 	.word	0x20000034
 80014dc:	0800b044 	.word	0x0800b044
 80014e0:	2000003c 	.word	0x2000003c
 80014e4:	20000038 	.word	0x20000038
 80014e8:	20000040 	.word	0x20000040

080014ec <VirtualFat_Write>:

//定义写函数，一般由STORAGE_Write_FS调用
uint8_t VirtualFat_Write(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60b9      	str	r1, [r7, #8]
 80014f4:	607a      	str	r2, [r7, #4]
 80014f6:	461a      	mov	r2, r3
 80014f8:	4603      	mov	r3, r0
 80014fa:	73fb      	strb	r3, [r7, #15]
 80014fc:	4613      	mov	r3, r2
 80014fe:	81bb      	strh	r3, [r7, #12]
	//处理文件数据
	if(blk_addr>=FileData_START)
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <VirtualFat_Write+0x38>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	429a      	cmp	r2, r3
 8001508:	d307      	bcc.n	800151a <VirtualFat_Write+0x2e>
	{
		write_filedata_fatfs(blk_addr-FileData_START,buf);
 800150a:	4b06      	ldr	r3, [pc, #24]	; (8001524 <VirtualFat_Write+0x38>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	68b9      	ldr	r1, [r7, #8]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fefd 	bl	8001314 <write_filedata_fatfs>
	}
	return 0;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000040 	.word	0x20000040

08001528 <VirtualFat_Register_RootFile>:

//注册与反注册根目录文件
//成功返回1
//file指针所指的文件必须长期有效，不可使用局部非静态变量
uint8_t VirtualFat_Register_RootFile(VirtualFat_File * file)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	e00f      	b.n	8001556 <VirtualFat_Register_RootFile+0x2e>
	{
		if(root_file_list[i]==NULL)
 8001536:	4a0c      	ldr	r2, [pc, #48]	; (8001568 <VirtualFat_Register_RootFile+0x40>)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d106      	bne.n	8001550 <VirtualFat_Register_RootFile+0x28>
		{
			root_file_list[i]=file;
 8001542:	4909      	ldr	r1, [pc, #36]	; (8001568 <VirtualFat_Register_RootFile+0x40>)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return 1;
 800154c:	2301      	movs	r3, #1
 800154e:	e006      	b.n	800155e <VirtualFat_Register_RootFile+0x36>
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3301      	adds	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	2b03      	cmp	r3, #3
 800155a:	d9ec      	bls.n	8001536 <VirtualFat_Register_RootFile+0xe>
		}
	}
	return 0;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	200001fc 	.word	0x200001fc

0800156c <VirtualFat_Unregister_RootFile>:
uint8_t VirtualFat_Unregister_RootFile(VirtualFat_File * file)
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	e010      	b.n	800159c <VirtualFat_Unregister_RootFile+0x30>
		{
			if(root_file_list[i]==file)
 800157a:	4a0d      	ldr	r2, [pc, #52]	; (80015b0 <VirtualFat_Unregister_RootFile+0x44>)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	d106      	bne.n	8001596 <VirtualFat_Unregister_RootFile+0x2a>
			{
				root_file_list[i]=NULL;
 8001588:	4a09      	ldr	r2, [pc, #36]	; (80015b0 <VirtualFat_Unregister_RootFile+0x44>)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2100      	movs	r1, #0
 800158e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				return 1;
 8001592:	2301      	movs	r3, #1
 8001594:	e006      	b.n	80015a4 <VirtualFat_Unregister_RootFile+0x38>
	for(size_t i=0;i<FAT16_Root_File_Number;i++)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	3301      	adds	r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d9eb      	bls.n	800157a <VirtualFat_Unregister_RootFile+0xe>
			}
		}
	return 0;
 80015a2:	2300      	movs	r3, #0
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	200001fc 	.word	0x200001fc

080015b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	{//复位时断??USB连接,再重新连接USB
		{
		  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]

		  /* GPIO Ports Clock Enable */
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c6:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <main+0x90>)
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	4a1e      	ldr	r2, [pc, #120]	; (8001644 <main+0x90>)
 80015cc:	f043 0304 	orr.w	r3, r3, #4
 80015d0:	6193      	str	r3, [r2, #24]
 80015d2:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <main+0x90>)
 80015d4:	699b      	ldr	r3, [r3, #24]
 80015d6:	f003 0304 	and.w	r3, r3, #4
 80015da:	603b      	str	r3, [r7, #0]
 80015dc:	683b      	ldr	r3, [r7, #0]

		  /*Configure GPIO pin Output Level */
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80015e4:	4818      	ldr	r0, [pc, #96]	; (8001648 <main+0x94>)
 80015e6:	f001 f8b9 	bl	800275c <HAL_GPIO_WritePin>

		  /*Configure GPIO pins : PA11 PA12 */
		  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80015ea:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80015ee:	607b      	str	r3, [r7, #4]
		  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	60bb      	str	r3, [r7, #8]
		  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015f4:	2302      	movs	r3, #2
 80015f6:	60fb      	str	r3, [r7, #12]
		  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f8:	2302      	movs	r3, #2
 80015fa:	613b      	str	r3, [r7, #16]
		  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fc:	1d3b      	adds	r3, r7, #4
 80015fe:	4619      	mov	r1, r3
 8001600:	4811      	ldr	r0, [pc, #68]	; (8001648 <main+0x94>)
 8001602:	f000 ff51 	bl	80024a8 <HAL_GPIO_Init>

		  /*Configure GPIO pin Output Level */
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800160c:	480e      	ldr	r0, [pc, #56]	; (8001648 <main+0x94>)
 800160e:	f001 f8a5 	bl	800275c <HAL_GPIO_WritePin>

		}
		{//延时??
			uint32_t count=48000000/100;
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <main+0x98>)
 8001614:	617b      	str	r3, [r7, #20]
			while(count--);
 8001616:	bf00      	nop
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	1e5a      	subs	r2, r3, #1
 800161c:	617a      	str	r2, [r7, #20]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1fa      	bne.n	8001618 <main+0x64>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001622:	f000 fc37 	bl	8001e94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001626:	f000 f813 	bl	8001650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162a:	f000 f92f 	bl	800188c <MX_GPIO_Init>
  MX_DMA_Init();
 800162e:	f000 f907 	bl	8001840 <MX_DMA_Init>
  MX_I2C1_Init();
 8001632:	f000 f865 	bl	8001700 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001636:	f000 f8a3 	bl	8001780 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800163a:	f000 f8d7 	bl	80017ec <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 800163e:	f008 fbdb 	bl	8009df8 <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001642:	e7fe      	b.n	8001642 <main+0x8e>
 8001644:	40021000 	.word	0x40021000
 8001648:	40010800 	.word	0x40010800
 800164c:	00075300 	.word	0x00075300

08001650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b094      	sub	sp, #80	; 0x50
 8001654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001656:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800165a:	2228      	movs	r2, #40	; 0x28
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f009 f859 	bl	800a716 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001680:	2302      	movs	r3, #2
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001684:	2301      	movs	r3, #1
 8001686:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001688:	2310      	movs	r3, #16
 800168a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800168c:	2302      	movs	r3, #2
 800168e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001690:	2300      	movs	r3, #0
 8001692:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001694:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8001698:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800169a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800169e:	4618      	mov	r0, r3
 80016a0:	f003 f832 	bl	8004708 <HAL_RCC_OscConfig>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80016aa:	f000 f93f 	bl	800192c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016ae:	230f      	movs	r3, #15
 80016b0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016b2:	2302      	movs	r3, #2
 80016b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016c0:	2300      	movs	r3, #0
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2101      	movs	r1, #1
 80016ca:	4618      	mov	r0, r3
 80016cc:	f003 fa9c 	bl	8004c08 <HAL_RCC_ClockConfig>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80016d6:	f000 f929 	bl	800192c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80016da:	2310      	movs	r3, #16
 80016dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80016de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016e2:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	4618      	mov	r0, r3
 80016e8:	f003 fc5a 	bl	8004fa0 <HAL_RCCEx_PeriphCLKConfig>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80016f2:	f000 f91b 	bl	800192c <Error_Handler>
  }
}
 80016f6:	bf00      	nop
 80016f8:	3750      	adds	r7, #80	; 0x50
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  __HAL_RCC_I2C1_CLK_ENABLE();
 8001706:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <MX_I2C1_Init+0x70>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	4a19      	ldr	r2, [pc, #100]	; (8001770 <MX_I2C1_Init+0x70>)
 800170c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001710:	61d3      	str	r3, [r2, #28]
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <MX_I2C1_Init+0x70>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800171e:	4b15      	ldr	r3, [pc, #84]	; (8001774 <MX_I2C1_Init+0x74>)
 8001720:	4a15      	ldr	r2, [pc, #84]	; (8001778 <MX_I2C1_Init+0x78>)
 8001722:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001724:	4b13      	ldr	r3, [pc, #76]	; (8001774 <MX_I2C1_Init+0x74>)
 8001726:	4a15      	ldr	r2, [pc, #84]	; (800177c <MX_I2C1_Init+0x7c>)
 8001728:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800172a:	4b12      	ldr	r3, [pc, #72]	; (8001774 <MX_I2C1_Init+0x74>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001730:	4b10      	ldr	r3, [pc, #64]	; (8001774 <MX_I2C1_Init+0x74>)
 8001732:	2200      	movs	r2, #0
 8001734:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001736:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <MX_I2C1_Init+0x74>)
 8001738:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800173c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800173e:	4b0d      	ldr	r3, [pc, #52]	; (8001774 <MX_I2C1_Init+0x74>)
 8001740:	2200      	movs	r2, #0
 8001742:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001744:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <MX_I2C1_Init+0x74>)
 8001746:	2200      	movs	r2, #0
 8001748:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800174a:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <MX_I2C1_Init+0x74>)
 800174c:	2200      	movs	r2, #0
 800174e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001750:	4b08      	ldr	r3, [pc, #32]	; (8001774 <MX_I2C1_Init+0x74>)
 8001752:	2200      	movs	r2, #0
 8001754:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001756:	4807      	ldr	r0, [pc, #28]	; (8001774 <MX_I2C1_Init+0x74>)
 8001758:	f001 f818 	bl	800278c <HAL_I2C_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_I2C1_Init+0x66>
  {
    Error_Handler();
 8001762:	f000 f8e3 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	200004fc 	.word	0x200004fc
 8001778:	40005400 	.word	0x40005400
 800177c:	000186a0 	.word	0x000186a0

08001780 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001784:	4b17      	ldr	r3, [pc, #92]	; (80017e4 <MX_SPI1_Init+0x64>)
 8001786:	4a18      	ldr	r2, [pc, #96]	; (80017e8 <MX_SPI1_Init+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800178a:	4b16      	ldr	r3, [pc, #88]	; (80017e4 <MX_SPI1_Init+0x64>)
 800178c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001790:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <MX_SPI1_Init+0x64>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001798:	4b12      	ldr	r3, [pc, #72]	; (80017e4 <MX_SPI1_Init+0x64>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017a4:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017b2:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017b4:	2210      	movs	r2, #16
 80017b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017b8:	4b0a      	ldr	r3, [pc, #40]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c4:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017ca:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017cc:	220a      	movs	r2, #10
 80017ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017d0:	4804      	ldr	r0, [pc, #16]	; (80017e4 <MX_SPI1_Init+0x64>)
 80017d2:	f003 fc9b 	bl	800510c <HAL_SPI_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017dc:	f000 f8a6 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000594 	.word	0x20000594
 80017e8:	40013000 	.word	0x40013000

080017ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017f0:	4b11      	ldr	r3, [pc, #68]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 80017f2:	4a12      	ldr	r2, [pc, #72]	; (800183c <MX_USART2_UART_Init+0x50>)
 80017f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017f6:	4b10      	ldr	r3, [pc, #64]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 80017f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017fe:	4b0e      	ldr	r3, [pc, #56]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001804:	4b0c      	ldr	r3, [pc, #48]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 8001806:	2200      	movs	r2, #0
 8001808:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800180a:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 800180c:	2200      	movs	r2, #0
 800180e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001810:	4b09      	ldr	r3, [pc, #36]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 8001812:	220c      	movs	r2, #12
 8001814:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001816:	4b08      	ldr	r3, [pc, #32]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 8001818:	f44f 7240 	mov.w	r2, #768	; 0x300
 800181c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800181e:	4b06      	ldr	r3, [pc, #24]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001824:	4804      	ldr	r0, [pc, #16]	; (8001838 <MX_USART2_UART_Init+0x4c>)
 8001826:	f004 fb83 	bl	8005f30 <HAL_UART_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8001830:	f000 f87c 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200005ec 	.word	0x200005ec
 800183c:	40004400 	.word	0x40004400

08001840 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001846:	4b10      	ldr	r3, [pc, #64]	; (8001888 <MX_DMA_Init+0x48>)
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	4a0f      	ldr	r2, [pc, #60]	; (8001888 <MX_DMA_Init+0x48>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	6153      	str	r3, [r2, #20]
 8001852:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <MX_DMA_Init+0x48>)
 8001854:	695b      	ldr	r3, [r3, #20]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	2010      	movs	r0, #16
 8001864:	f000 fc1f 	bl	80020a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001868:	2010      	movs	r0, #16
 800186a:	f000 fc38 	bl	80020de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2100      	movs	r1, #0
 8001872:	2011      	movs	r0, #17
 8001874:	f000 fc17 	bl	80020a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001878:	2011      	movs	r0, #17
 800187a:	f000 fc30 	bl	80020de <HAL_NVIC_EnableIRQ>

}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000

0800188c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001892:	f107 0308 	add.w	r3, r7, #8
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a0:	4b17      	ldr	r3, [pc, #92]	; (8001900 <MX_GPIO_Init+0x74>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	4a16      	ldr	r2, [pc, #88]	; (8001900 <MX_GPIO_Init+0x74>)
 80018a6:	f043 0304 	orr.w	r3, r3, #4
 80018aa:	6193      	str	r3, [r2, #24]
 80018ac:	4b14      	ldr	r3, [pc, #80]	; (8001900 <MX_GPIO_Init+0x74>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <MX_GPIO_Init+0x74>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	4a10      	ldr	r2, [pc, #64]	; (8001900 <MX_GPIO_Init+0x74>)
 80018be:	f043 0308 	orr.w	r3, r3, #8
 80018c2:	6193      	str	r3, [r2, #24]
 80018c4:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <MX_GPIO_Init+0x74>)
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0308 	and.w	r3, r3, #8
 80018cc:	603b      	str	r3, [r7, #0]
 80018ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80018d0:	2201      	movs	r2, #1
 80018d2:	2110      	movs	r1, #16
 80018d4:	480b      	ldr	r0, [pc, #44]	; (8001904 <MX_GPIO_Init+0x78>)
 80018d6:	f000 ff41 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018da:	2310      	movs	r3, #16
 80018dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018de:	2301      	movs	r3, #1
 80018e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0308 	add.w	r3, r7, #8
 80018ee:	4619      	mov	r1, r3
 80018f0:	4804      	ldr	r0, [pc, #16]	; (8001904 <MX_GPIO_Init+0x78>)
 80018f2:	f000 fdd9 	bl	80024a8 <HAL_GPIO_Init>

}
 80018f6:	bf00      	nop
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000
 8001904:	40010800 	.word	0x40010800

08001908 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a04      	ldr	r2, [pc, #16]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d101      	bne.n	800191e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800191a:	f000 fad1 	bl	8001ec0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40000800 	.word	0x40000800

0800192c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800193e:	4b15      	ldr	r3, [pc, #84]	; (8001994 <HAL_MspInit+0x5c>)
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	4a14      	ldr	r2, [pc, #80]	; (8001994 <HAL_MspInit+0x5c>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6193      	str	r3, [r2, #24]
 800194a:	4b12      	ldr	r3, [pc, #72]	; (8001994 <HAL_MspInit+0x5c>)
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	60bb      	str	r3, [r7, #8]
 8001954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001956:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <HAL_MspInit+0x5c>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	4a0e      	ldr	r2, [pc, #56]	; (8001994 <HAL_MspInit+0x5c>)
 800195c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001960:	61d3      	str	r3, [r2, #28]
 8001962:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <HAL_MspInit+0x5c>)
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800196e:	4b0a      	ldr	r3, [pc, #40]	; (8001998 <HAL_MspInit+0x60>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	4a04      	ldr	r2, [pc, #16]	; (8001998 <HAL_MspInit+0x60>)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	40021000 	.word	0x40021000
 8001998:	40010000 	.word	0x40010000

0800199c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b088      	sub	sp, #32
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0310 	add.w	r3, r7, #16
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a15      	ldr	r2, [pc, #84]	; (8001a0c <HAL_I2C_MspInit+0x70>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d123      	bne.n	8001a04 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	4b14      	ldr	r3, [pc, #80]	; (8001a10 <HAL_I2C_MspInit+0x74>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	4a13      	ldr	r2, [pc, #76]	; (8001a10 <HAL_I2C_MspInit+0x74>)
 80019c2:	f043 0308 	orr.w	r3, r3, #8
 80019c6:	6193      	str	r3, [r2, #24]
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HAL_I2C_MspInit+0x74>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	f003 0308 	and.w	r3, r3, #8
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019d4:	23c0      	movs	r3, #192	; 0xc0
 80019d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019d8:	2312      	movs	r3, #18
 80019da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019dc:	2303      	movs	r3, #3
 80019de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e0:	f107 0310 	add.w	r3, r7, #16
 80019e4:	4619      	mov	r1, r3
 80019e6:	480b      	ldr	r0, [pc, #44]	; (8001a14 <HAL_I2C_MspInit+0x78>)
 80019e8:	f000 fd5e 	bl	80024a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019ec:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <HAL_I2C_MspInit+0x74>)
 80019ee:	69db      	ldr	r3, [r3, #28]
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <HAL_I2C_MspInit+0x74>)
 80019f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019f6:	61d3      	str	r3, [r2, #28]
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <HAL_I2C_MspInit+0x74>)
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a04:	bf00      	nop
 8001a06:	3720      	adds	r7, #32
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40005400 	.word	0x40005400
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40010c00 	.word	0x40010c00

08001a18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a1b      	ldr	r2, [pc, #108]	; (8001aa0 <HAL_SPI_MspInit+0x88>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d12f      	bne.n	8001a98 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a38:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <HAL_SPI_MspInit+0x8c>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	4a19      	ldr	r2, [pc, #100]	; (8001aa4 <HAL_SPI_MspInit+0x8c>)
 8001a3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a42:	6193      	str	r3, [r2, #24]
 8001a44:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <HAL_SPI_MspInit+0x8c>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <HAL_SPI_MspInit+0x8c>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a13      	ldr	r2, [pc, #76]	; (8001aa4 <HAL_SPI_MspInit+0x8c>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <HAL_SPI_MspInit+0x8c>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a68:	23a0      	movs	r3, #160	; 0xa0
 8001a6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	4619      	mov	r1, r3
 8001a7a:	480b      	ldr	r0, [pc, #44]	; (8001aa8 <HAL_SPI_MspInit+0x90>)
 8001a7c:	f000 fd14 	bl	80024a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a80:	2340      	movs	r3, #64	; 0x40
 8001a82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	4619      	mov	r1, r3
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <HAL_SPI_MspInit+0x90>)
 8001a94:	f000 fd08 	bl	80024a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001a98:	bf00      	nop
 8001a9a:	3720      	adds	r7, #32
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40013000 	.word	0x40013000
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40010800 	.word	0x40010800

08001aac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0310 	add.w	r3, r7, #16
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a4c      	ldr	r2, [pc, #304]	; (8001bf8 <HAL_UART_MspInit+0x14c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	f040 8091 	bne.w	8001bf0 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ace:	4b4b      	ldr	r3, [pc, #300]	; (8001bfc <HAL_UART_MspInit+0x150>)
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	4a4a      	ldr	r2, [pc, #296]	; (8001bfc <HAL_UART_MspInit+0x150>)
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad8:	61d3      	str	r3, [r2, #28]
 8001ada:	4b48      	ldr	r3, [pc, #288]	; (8001bfc <HAL_UART_MspInit+0x150>)
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae6:	4b45      	ldr	r3, [pc, #276]	; (8001bfc <HAL_UART_MspInit+0x150>)
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	4a44      	ldr	r2, [pc, #272]	; (8001bfc <HAL_UART_MspInit+0x150>)
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	6193      	str	r3, [r2, #24]
 8001af2:	4b42      	ldr	r3, [pc, #264]	; (8001bfc <HAL_UART_MspInit+0x150>)
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	f003 0304 	and.w	r3, r3, #4
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001afe:	2301      	movs	r3, #1
 8001b00:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	4619      	mov	r1, r3
 8001b10:	483b      	ldr	r0, [pc, #236]	; (8001c00 <HAL_UART_MspInit+0x154>)
 8001b12:	f000 fcc9 	bl	80024a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001b16:	2306      	movs	r3, #6
 8001b18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b22:	f107 0310 	add.w	r3, r7, #16
 8001b26:	4619      	mov	r1, r3
 8001b28:	4835      	ldr	r0, [pc, #212]	; (8001c00 <HAL_UART_MspInit+0x154>)
 8001b2a:	f000 fcbd 	bl	80024a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b2e:	2308      	movs	r3, #8
 8001b30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3a:	f107 0310 	add.w	r3, r7, #16
 8001b3e:	4619      	mov	r1, r3
 8001b40:	482f      	ldr	r0, [pc, #188]	; (8001c00 <HAL_UART_MspInit+0x154>)
 8001b42:	f000 fcb1 	bl	80024a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001b46:	4b2f      	ldr	r3, [pc, #188]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b48:	4a2f      	ldr	r2, [pc, #188]	; (8001c08 <HAL_UART_MspInit+0x15c>)
 8001b4a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b4c:	4b2d      	ldr	r3, [pc, #180]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b52:	4b2c      	ldr	r3, [pc, #176]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b58:	4b2a      	ldr	r3, [pc, #168]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b5a:	2280      	movs	r2, #128	; 0x80
 8001b5c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b5e:	4b29      	ldr	r3, [pc, #164]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b64:	4b27      	ldr	r3, [pc, #156]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001b6a:	4b26      	ldr	r3, [pc, #152]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001b70:	4b24      	ldr	r3, [pc, #144]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b72:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001b76:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001b78:	4822      	ldr	r0, [pc, #136]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b7a:	f000 fabf 	bl	80020fc <HAL_DMA_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 8001b84:	f7ff fed2 	bl	800192c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a1e      	ldr	r2, [pc, #120]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b8c:	635a      	str	r2, [r3, #52]	; 0x34
 8001b8e:	4a1d      	ldr	r2, [pc, #116]	; (8001c04 <HAL_UART_MspInit+0x158>)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001b94:	4b1d      	ldr	r3, [pc, #116]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001b96:	4a1e      	ldr	r2, [pc, #120]	; (8001c10 <HAL_UART_MspInit+0x164>)
 8001b98:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001b9c:	2210      	movs	r2, #16
 8001b9e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ba0:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ba6:	4b19      	ldr	r3, [pc, #100]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001ba8:	2280      	movs	r2, #128	; 0x80
 8001baa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bac:	4b17      	ldr	r3, [pc, #92]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bb2:	4b16      	ldr	r3, [pc, #88]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001bb8:	4b14      	ldr	r3, [pc, #80]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bbe:	4b13      	ldr	r3, [pc, #76]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001bc4:	4811      	ldr	r0, [pc, #68]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001bc6:	f000 fa99 	bl	80020fc <HAL_DMA_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8001bd0:	f7ff feac 	bl	800192c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4a0d      	ldr	r2, [pc, #52]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001bd8:	631a      	str	r2, [r3, #48]	; 0x30
 8001bda:	4a0c      	ldr	r2, [pc, #48]	; (8001c0c <HAL_UART_MspInit+0x160>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2026      	movs	r0, #38	; 0x26
 8001be6:	f000 fa5e 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bea:	2026      	movs	r0, #38	; 0x26
 8001bec:	f000 fa77 	bl	80020de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bf0:	bf00      	nop
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40004400 	.word	0x40004400
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40010800 	.word	0x40010800
 8001c04:	200004b8 	.word	0x200004b8
 8001c08:	4002006c 	.word	0x4002006c
 8001c0c:	20000550 	.word	0x20000550
 8001c10:	40020080 	.word	0x40020080

08001c14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08c      	sub	sp, #48	; 0x30
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8001c24:	2200      	movs	r2, #0
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	201e      	movs	r0, #30
 8001c2a:	f000 fa3c 	bl	80020a6 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8001c2e:	201e      	movs	r0, #30
 8001c30:	f000 fa55 	bl	80020de <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001c34:	4b1f      	ldr	r3, [pc, #124]	; (8001cb4 <HAL_InitTick+0xa0>)
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	4a1e      	ldr	r2, [pc, #120]	; (8001cb4 <HAL_InitTick+0xa0>)
 8001c3a:	f043 0304 	orr.w	r3, r3, #4
 8001c3e:	61d3      	str	r3, [r2, #28]
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <HAL_InitTick+0xa0>)
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c4c:	f107 0210 	add.w	r2, r7, #16
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	4611      	mov	r1, r2
 8001c56:	4618      	mov	r0, r3
 8001c58:	f003 f954 	bl	8004f04 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001c5c:	f003 f92a 	bl	8004eb4 <HAL_RCC_GetPCLK1Freq>
 8001c60:	4603      	mov	r3, r0
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c68:	4a13      	ldr	r2, [pc, #76]	; (8001cb8 <HAL_InitTick+0xa4>)
 8001c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6e:	0c9b      	lsrs	r3, r3, #18
 8001c70:	3b01      	subs	r3, #1
 8001c72:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001c74:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <HAL_InitTick+0xa8>)
 8001c76:	4a12      	ldr	r2, [pc, #72]	; (8001cc0 <HAL_InitTick+0xac>)
 8001c78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8001c7a:	4b10      	ldr	r3, [pc, #64]	; (8001cbc <HAL_InitTick+0xa8>)
 8001c7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c80:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001c82:	4a0e      	ldr	r2, [pc, #56]	; (8001cbc <HAL_InitTick+0xa8>)
 8001c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c86:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <HAL_InitTick+0xa8>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8e:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <HAL_InitTick+0xa8>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001c94:	4809      	ldr	r0, [pc, #36]	; (8001cbc <HAL_InitTick+0xa8>)
 8001c96:	f003 ff53 	bl	8005b40 <HAL_TIM_Base_Init>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d104      	bne.n	8001caa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001ca0:	4806      	ldr	r0, [pc, #24]	; (8001cbc <HAL_InitTick+0xa8>)
 8001ca2:	f003 ff81 	bl	8005ba8 <HAL_TIM_Base_Start_IT>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	e000      	b.n	8001cac <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3730      	adds	r7, #48	; 0x30
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	431bde83 	.word	0x431bde83
 8001cbc:	2000062c 	.word	0x2000062c
 8001cc0:	40000800 	.word	0x40000800

08001cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd4:	e7fe      	b.n	8001cd4 <HardFault_Handler+0x4>

08001cd6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cda:	e7fe      	b.n	8001cda <MemManage_Handler+0x4>

08001cdc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce0:	e7fe      	b.n	8001ce0 <BusFault_Handler+0x4>

08001ce2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce6:	e7fe      	b.n	8001ce6 <UsageFault_Handler+0x4>

08001ce8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr

08001cf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr

08001d00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d04:	bf00      	nop
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr

08001d0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001d1c:	4802      	ldr	r0, [pc, #8]	; (8001d28 <DMA1_Channel6_IRQHandler+0x10>)
 8001d1e:	f000 fabd 	bl	800229c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200004b8 	.word	0x200004b8

08001d2c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001d30:	4802      	ldr	r0, [pc, #8]	; (8001d3c <DMA1_Channel7_IRQHandler+0x10>)
 8001d32:	f000 fab3 	bl	800229c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000550 	.word	0x20000550

08001d40 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001d44:	4802      	ldr	r0, [pc, #8]	; (8001d50 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001d46:	f001 fed8 	bl	8003afa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000b34 	.word	0x20000b34

08001d54 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001d58:	4802      	ldr	r0, [pc, #8]	; (8001d64 <TIM4_IRQHandler+0x10>)
 8001d5a:	f003 ff48 	bl	8005bee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	2000062c 	.word	0x2000062c

08001d68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  if(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_IDLE))
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <USART2_IRQHandler+0x1c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	2b10      	cmp	r3, #16
 8001d78:	d102      	bne.n	8001d80 <USART2_IRQHandler+0x18>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d7a:	4802      	ldr	r0, [pc, #8]	; (8001d84 <USART2_IRQHandler+0x1c>)
 8001d7c:	f004 f926 	bl	8005fcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	200005ec 	.word	0x200005ec

08001d88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <_sbrk+0x50>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d102      	bne.n	8001d9e <_sbrk+0x16>
		heap_end = &end;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <_sbrk+0x50>)
 8001d9a:	4a10      	ldr	r2, [pc, #64]	; (8001ddc <_sbrk+0x54>)
 8001d9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <_sbrk+0x50>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <_sbrk+0x50>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4413      	add	r3, r2
 8001dac:	466a      	mov	r2, sp
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d907      	bls.n	8001dc2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001db2:	f008 fc7b 	bl	800a6ac <__errno>
 8001db6:	4602      	mov	r2, r0
 8001db8:	230c      	movs	r3, #12
 8001dba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc0:	e006      	b.n	8001dd0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001dc2:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <_sbrk+0x50>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	4a03      	ldr	r2, [pc, #12]	; (8001dd8 <_sbrk+0x50>)
 8001dcc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000210 	.word	0x20000210
 8001ddc:	20000da8 	.word	0x20000da8

08001de0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001de4:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <SystemInit+0x5c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a14      	ldr	r2, [pc, #80]	; (8001e3c <SystemInit+0x5c>)
 8001dea:	f043 0301 	orr.w	r3, r3, #1
 8001dee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001df0:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <SystemInit+0x5c>)
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	4911      	ldr	r1, [pc, #68]	; (8001e3c <SystemInit+0x5c>)
 8001df6:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <SystemInit+0x60>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <SystemInit+0x5c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0e      	ldr	r2, [pc, #56]	; (8001e3c <SystemInit+0x5c>)
 8001e02:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e0a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <SystemInit+0x5c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <SystemInit+0x5c>)
 8001e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e16:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001e18:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <SystemInit+0x5c>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	4a07      	ldr	r2, [pc, #28]	; (8001e3c <SystemInit+0x5c>)
 8001e1e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001e22:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001e24:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <SystemInit+0x5c>)
 8001e26:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001e2a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001e2c:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <SystemInit+0x64>)
 8001e2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e32:	609a      	str	r2, [r3, #8]
#endif 
}
 8001e34:	bf00      	nop
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	f8ff0000 	.word	0xf8ff0000
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e48:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e4a:	e003      	b.n	8001e54 <LoopCopyDataInit>

08001e4c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	; (8001e7c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e4e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e50:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e52:	3104      	adds	r1, #4

08001e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e54:	480a      	ldr	r0, [pc, #40]	; (8001e80 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e56:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e58:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e5a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e5c:	d3f6      	bcc.n	8001e4c <CopyDataInit>
  ldr r2, =_sbss
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	; (8001e88 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e60:	e002      	b.n	8001e68 <LoopFillZerobss>

08001e62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e64:	f842 3b04 	str.w	r3, [r2], #4

08001e68 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e6a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e6c:	d3f9      	bcc.n	8001e62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e6e:	f7ff ffb7 	bl	8001de0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e72:	f008 fc21 	bl	800a6b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e76:	f7ff fb9d 	bl	80015b4 <main>
  bx lr
 8001e7a:	4770      	bx	lr
  ldr r3, =_sidata
 8001e7c:	0800b34c 	.word	0x0800b34c
  ldr r0, =_sdata
 8001e80:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e84:	200001e0 	.word	0x200001e0
  ldr r2, =_sbss
 8001e88:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8001e8c:	20000da4 	.word	0x20000da4

08001e90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e90:	e7fe      	b.n	8001e90 <ADC1_2_IRQHandler>
	...

08001e94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e98:	4b08      	ldr	r3, [pc, #32]	; (8001ebc <HAL_Init+0x28>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a07      	ldr	r2, [pc, #28]	; (8001ebc <HAL_Init+0x28>)
 8001e9e:	f043 0310 	orr.w	r3, r3, #16
 8001ea2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea4:	2003      	movs	r0, #3
 8001ea6:	f000 f8f3 	bl	8002090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f7ff feb2 	bl	8001c14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eb0:	f7ff fd42 	bl	8001938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40022000 	.word	0x40022000

08001ec0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_IncTick+0x1c>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <HAL_IncTick+0x20>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	4a03      	ldr	r2, [pc, #12]	; (8001ee0 <HAL_IncTick+0x20>)
 8001ed2:	6013      	str	r3, [r2, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr
 8001edc:	20000064 	.word	0x20000064
 8001ee0:	2000066c 	.word	0x2000066c

08001ee4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee8:	4b02      	ldr	r3, [pc, #8]	; (8001ef4 <HAL_GetTick+0x10>)
 8001eea:	681b      	ldr	r3, [r3, #0]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr
 8001ef4:	2000066c 	.word	0x2000066c

08001ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f00:	f7ff fff0 	bl	8001ee4 <HAL_GetTick>
 8001f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f10:	d005      	beq.n	8001f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f12:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_Delay+0x40>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f1e:	bf00      	nop
 8001f20:	f7ff ffe0 	bl	8001ee4 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d8f7      	bhi.n	8001f20 <HAL_Delay+0x28>
  {
  }
}
 8001f30:	bf00      	nop
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000064 	.word	0x20000064

08001f3c <__NVIC_SetPriorityGrouping>:
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f58:	4013      	ands	r3, r2
 8001f5a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6e:	4a04      	ldr	r2, [pc, #16]	; (8001f80 <__NVIC_SetPriorityGrouping+0x44>)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	60d3      	str	r3, [r2, #12]
}
 8001f74:	bf00      	nop
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <__NVIC_GetPriorityGrouping>:
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <__NVIC_GetPriorityGrouping+0x18>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	f003 0307 	and.w	r3, r3, #7
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <__NVIC_EnableIRQ>:
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	db0b      	blt.n	8001fca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	f003 021f 	and.w	r2, r3, #31
 8001fb8:	4906      	ldr	r1, [pc, #24]	; (8001fd4 <__NVIC_EnableIRQ+0x34>)
 8001fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fbe:	095b      	lsrs	r3, r3, #5
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8001fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr
 8001fd4:	e000e100 	.word	0xe000e100

08001fd8 <__NVIC_SetPriority>:
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	db0a      	blt.n	8002002 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	490c      	ldr	r1, [pc, #48]	; (8002024 <__NVIC_SetPriority+0x4c>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	0112      	lsls	r2, r2, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002000:	e00a      	b.n	8002018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4908      	ldr	r1, [pc, #32]	; (8002028 <__NVIC_SetPriority+0x50>)
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	3b04      	subs	r3, #4
 8002010:	0112      	lsls	r2, r2, #4
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	440b      	add	r3, r1
 8002016:	761a      	strb	r2, [r3, #24]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000e100 	.word	0xe000e100
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <NVIC_EncodePriority>:
{
 800202c:	b480      	push	{r7}
 800202e:	b089      	sub	sp, #36	; 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f1c3 0307 	rsb	r3, r3, #7
 8002046:	2b04      	cmp	r3, #4
 8002048:	bf28      	it	cs
 800204a:	2304      	movcs	r3, #4
 800204c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3304      	adds	r3, #4
 8002052:	2b06      	cmp	r3, #6
 8002054:	d902      	bls.n	800205c <NVIC_EncodePriority+0x30>
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	3b03      	subs	r3, #3
 800205a:	e000      	b.n	800205e <NVIC_EncodePriority+0x32>
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002060:	f04f 32ff 	mov.w	r2, #4294967295
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	401a      	ands	r2, r3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002074:	f04f 31ff 	mov.w	r1, #4294967295
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	43d9      	mvns	r1, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	4313      	orrs	r3, r2
}
 8002086:	4618      	mov	r0, r3
 8002088:	3724      	adds	r7, #36	; 0x24
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff ff4f 	bl	8001f3c <__NVIC_SetPriorityGrouping>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	4603      	mov	r3, r0
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020b8:	f7ff ff64 	bl	8001f84 <__NVIC_GetPriorityGrouping>
 80020bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	6978      	ldr	r0, [r7, #20]
 80020c4:	f7ff ffb2 	bl	800202c <NVIC_EncodePriority>
 80020c8:	4602      	mov	r2, r0
 80020ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff ff81 	bl	8001fd8 <__NVIC_SetPriority>
}
 80020d6:	bf00      	nop
 80020d8:	3718      	adds	r7, #24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b082      	sub	sp, #8
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	4603      	mov	r3, r0
 80020e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff ff57 	bl	8001fa0 <__NVIC_EnableIRQ>
}
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e043      	b.n	800219a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	4b22      	ldr	r3, [pc, #136]	; (80021a4 <HAL_DMA_Init+0xa8>)
 800211a:	4413      	add	r3, r2
 800211c:	4a22      	ldr	r2, [pc, #136]	; (80021a8 <HAL_DMA_Init+0xac>)
 800211e:	fba2 2303 	umull	r2, r3, r2, r3
 8002122:	091b      	lsrs	r3, r3, #4
 8002124:	009a      	lsls	r2, r3, #2
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a1f      	ldr	r2, [pc, #124]	; (80021ac <HAL_DMA_Init+0xb0>)
 800212e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2202      	movs	r2, #2
 8002134:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002146:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800214a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002154:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002160:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800216c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	4313      	orrs	r3, r2
 8002178:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr
 80021a4:	bffdfff8 	.word	0xbffdfff8
 80021a8:	cccccccd 	.word	0xcccccccd
 80021ac:	40020000 	.word	0x40020000

080021b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021b8:	2300      	movs	r3, #0
 80021ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d005      	beq.n	80021d2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2204      	movs	r2, #4
 80021ca:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
 80021d0:	e051      	b.n	8002276 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f022 020e 	bic.w	r2, r2, #14
 80021e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f022 0201 	bic.w	r2, r2, #1
 80021f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a22      	ldr	r2, [pc, #136]	; (8002280 <HAL_DMA_Abort_IT+0xd0>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d029      	beq.n	8002250 <HAL_DMA_Abort_IT+0xa0>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a20      	ldr	r2, [pc, #128]	; (8002284 <HAL_DMA_Abort_IT+0xd4>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d022      	beq.n	800224c <HAL_DMA_Abort_IT+0x9c>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a1f      	ldr	r2, [pc, #124]	; (8002288 <HAL_DMA_Abort_IT+0xd8>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d01a      	beq.n	8002246 <HAL_DMA_Abort_IT+0x96>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a1d      	ldr	r2, [pc, #116]	; (800228c <HAL_DMA_Abort_IT+0xdc>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d012      	beq.n	8002240 <HAL_DMA_Abort_IT+0x90>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a1c      	ldr	r2, [pc, #112]	; (8002290 <HAL_DMA_Abort_IT+0xe0>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d00a      	beq.n	800223a <HAL_DMA_Abort_IT+0x8a>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a1a      	ldr	r2, [pc, #104]	; (8002294 <HAL_DMA_Abort_IT+0xe4>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d102      	bne.n	8002234 <HAL_DMA_Abort_IT+0x84>
 800222e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002232:	e00e      	b.n	8002252 <HAL_DMA_Abort_IT+0xa2>
 8002234:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002238:	e00b      	b.n	8002252 <HAL_DMA_Abort_IT+0xa2>
 800223a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800223e:	e008      	b.n	8002252 <HAL_DMA_Abort_IT+0xa2>
 8002240:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002244:	e005      	b.n	8002252 <HAL_DMA_Abort_IT+0xa2>
 8002246:	f44f 7380 	mov.w	r3, #256	; 0x100
 800224a:	e002      	b.n	8002252 <HAL_DMA_Abort_IT+0xa2>
 800224c:	2310      	movs	r3, #16
 800224e:	e000      	b.n	8002252 <HAL_DMA_Abort_IT+0xa2>
 8002250:	2301      	movs	r3, #1
 8002252:	4a11      	ldr	r2, [pc, #68]	; (8002298 <HAL_DMA_Abort_IT+0xe8>)
 8002254:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2201      	movs	r2, #1
 800225a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	4798      	blx	r3
    } 
  }
  return status;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40020008 	.word	0x40020008
 8002284:	4002001c 	.word	0x4002001c
 8002288:	40020030 	.word	0x40020030
 800228c:	40020044 	.word	0x40020044
 8002290:	40020058 	.word	0x40020058
 8002294:	4002006c 	.word	0x4002006c
 8002298:	40020000 	.word	0x40020000

0800229c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b8:	2204      	movs	r2, #4
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d04f      	beq.n	8002364 <HAL_DMA_IRQHandler+0xc8>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f003 0304 	and.w	r3, r3, #4
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d04a      	beq.n	8002364 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0320 	and.w	r3, r3, #32
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d107      	bne.n	80022ec <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0204 	bic.w	r2, r2, #4
 80022ea:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a66      	ldr	r2, [pc, #408]	; (800248c <HAL_DMA_IRQHandler+0x1f0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d029      	beq.n	800234a <HAL_DMA_IRQHandler+0xae>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a65      	ldr	r2, [pc, #404]	; (8002490 <HAL_DMA_IRQHandler+0x1f4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d022      	beq.n	8002346 <HAL_DMA_IRQHandler+0xaa>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a63      	ldr	r2, [pc, #396]	; (8002494 <HAL_DMA_IRQHandler+0x1f8>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d01a      	beq.n	8002340 <HAL_DMA_IRQHandler+0xa4>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a62      	ldr	r2, [pc, #392]	; (8002498 <HAL_DMA_IRQHandler+0x1fc>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d012      	beq.n	800233a <HAL_DMA_IRQHandler+0x9e>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a60      	ldr	r2, [pc, #384]	; (800249c <HAL_DMA_IRQHandler+0x200>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d00a      	beq.n	8002334 <HAL_DMA_IRQHandler+0x98>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a5f      	ldr	r2, [pc, #380]	; (80024a0 <HAL_DMA_IRQHandler+0x204>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d102      	bne.n	800232e <HAL_DMA_IRQHandler+0x92>
 8002328:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800232c:	e00e      	b.n	800234c <HAL_DMA_IRQHandler+0xb0>
 800232e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002332:	e00b      	b.n	800234c <HAL_DMA_IRQHandler+0xb0>
 8002334:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002338:	e008      	b.n	800234c <HAL_DMA_IRQHandler+0xb0>
 800233a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800233e:	e005      	b.n	800234c <HAL_DMA_IRQHandler+0xb0>
 8002340:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002344:	e002      	b.n	800234c <HAL_DMA_IRQHandler+0xb0>
 8002346:	2340      	movs	r3, #64	; 0x40
 8002348:	e000      	b.n	800234c <HAL_DMA_IRQHandler+0xb0>
 800234a:	2304      	movs	r3, #4
 800234c:	4a55      	ldr	r2, [pc, #340]	; (80024a4 <HAL_DMA_IRQHandler+0x208>)
 800234e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 8094 	beq.w	8002482 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002362:	e08e      	b.n	8002482 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	2202      	movs	r2, #2
 800236a:	409a      	lsls	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4013      	ands	r3, r2
 8002370:	2b00      	cmp	r3, #0
 8002372:	d056      	beq.n	8002422 <HAL_DMA_IRQHandler+0x186>
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d051      	beq.n	8002422 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0320 	and.w	r3, r3, #32
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10b      	bne.n	80023a4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 020a 	bic.w	r2, r2, #10
 800239a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a38      	ldr	r2, [pc, #224]	; (800248c <HAL_DMA_IRQHandler+0x1f0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d029      	beq.n	8002402 <HAL_DMA_IRQHandler+0x166>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a37      	ldr	r2, [pc, #220]	; (8002490 <HAL_DMA_IRQHandler+0x1f4>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d022      	beq.n	80023fe <HAL_DMA_IRQHandler+0x162>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a35      	ldr	r2, [pc, #212]	; (8002494 <HAL_DMA_IRQHandler+0x1f8>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d01a      	beq.n	80023f8 <HAL_DMA_IRQHandler+0x15c>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a34      	ldr	r2, [pc, #208]	; (8002498 <HAL_DMA_IRQHandler+0x1fc>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d012      	beq.n	80023f2 <HAL_DMA_IRQHandler+0x156>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a32      	ldr	r2, [pc, #200]	; (800249c <HAL_DMA_IRQHandler+0x200>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d00a      	beq.n	80023ec <HAL_DMA_IRQHandler+0x150>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a31      	ldr	r2, [pc, #196]	; (80024a0 <HAL_DMA_IRQHandler+0x204>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d102      	bne.n	80023e6 <HAL_DMA_IRQHandler+0x14a>
 80023e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023e4:	e00e      	b.n	8002404 <HAL_DMA_IRQHandler+0x168>
 80023e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023ea:	e00b      	b.n	8002404 <HAL_DMA_IRQHandler+0x168>
 80023ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023f0:	e008      	b.n	8002404 <HAL_DMA_IRQHandler+0x168>
 80023f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023f6:	e005      	b.n	8002404 <HAL_DMA_IRQHandler+0x168>
 80023f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023fc:	e002      	b.n	8002404 <HAL_DMA_IRQHandler+0x168>
 80023fe:	2320      	movs	r3, #32
 8002400:	e000      	b.n	8002404 <HAL_DMA_IRQHandler+0x168>
 8002402:	2302      	movs	r3, #2
 8002404:	4a27      	ldr	r2, [pc, #156]	; (80024a4 <HAL_DMA_IRQHandler+0x208>)
 8002406:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002414:	2b00      	cmp	r3, #0
 8002416:	d034      	beq.n	8002482 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002420:	e02f      	b.n	8002482 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	2208      	movs	r2, #8
 8002428:	409a      	lsls	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	4013      	ands	r3, r2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d028      	beq.n	8002484 <HAL_DMA_IRQHandler+0x1e8>
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	f003 0308 	and.w	r3, r3, #8
 8002438:	2b00      	cmp	r3, #0
 800243a:	d023      	beq.n	8002484 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 020e 	bic.w	r2, r2, #14
 800244a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002454:	2101      	movs	r1, #1
 8002456:	fa01 f202 	lsl.w	r2, r1, r2
 800245a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2201      	movs	r2, #1
 8002460:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002476:	2b00      	cmp	r3, #0
 8002478:	d004      	beq.n	8002484 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	4798      	blx	r3
    }
  }
  return;
 8002482:	bf00      	nop
 8002484:	bf00      	nop
}
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40020008 	.word	0x40020008
 8002490:	4002001c 	.word	0x4002001c
 8002494:	40020030 	.word	0x40020030
 8002498:	40020044 	.word	0x40020044
 800249c:	40020058 	.word	0x40020058
 80024a0:	4002006c 	.word	0x4002006c
 80024a4:	40020000 	.word	0x40020000

080024a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b08b      	sub	sp, #44	; 0x2c
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024b2:	2300      	movs	r3, #0
 80024b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024b6:	2300      	movs	r3, #0
 80024b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ba:	e127      	b.n	800270c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024bc:	2201      	movs	r2, #1
 80024be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	69fa      	ldr	r2, [r7, #28]
 80024cc:	4013      	ands	r3, r2
 80024ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	f040 8116 	bne.w	8002706 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b12      	cmp	r3, #18
 80024e0:	d034      	beq.n	800254c <HAL_GPIO_Init+0xa4>
 80024e2:	2b12      	cmp	r3, #18
 80024e4:	d80d      	bhi.n	8002502 <HAL_GPIO_Init+0x5a>
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d02b      	beq.n	8002542 <HAL_GPIO_Init+0x9a>
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d804      	bhi.n	80024f8 <HAL_GPIO_Init+0x50>
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d031      	beq.n	8002556 <HAL_GPIO_Init+0xae>
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d01c      	beq.n	8002530 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024f6:	e048      	b.n	800258a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	d043      	beq.n	8002584 <HAL_GPIO_Init+0xdc>
 80024fc:	2b11      	cmp	r3, #17
 80024fe:	d01b      	beq.n	8002538 <HAL_GPIO_Init+0x90>
          break;
 8002500:	e043      	b.n	800258a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002502:	4a89      	ldr	r2, [pc, #548]	; (8002728 <HAL_GPIO_Init+0x280>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d026      	beq.n	8002556 <HAL_GPIO_Init+0xae>
 8002508:	4a87      	ldr	r2, [pc, #540]	; (8002728 <HAL_GPIO_Init+0x280>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d806      	bhi.n	800251c <HAL_GPIO_Init+0x74>
 800250e:	4a87      	ldr	r2, [pc, #540]	; (800272c <HAL_GPIO_Init+0x284>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d020      	beq.n	8002556 <HAL_GPIO_Init+0xae>
 8002514:	4a86      	ldr	r2, [pc, #536]	; (8002730 <HAL_GPIO_Init+0x288>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d01d      	beq.n	8002556 <HAL_GPIO_Init+0xae>
          break;
 800251a:	e036      	b.n	800258a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800251c:	4a85      	ldr	r2, [pc, #532]	; (8002734 <HAL_GPIO_Init+0x28c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d019      	beq.n	8002556 <HAL_GPIO_Init+0xae>
 8002522:	4a85      	ldr	r2, [pc, #532]	; (8002738 <HAL_GPIO_Init+0x290>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d016      	beq.n	8002556 <HAL_GPIO_Init+0xae>
 8002528:	4a84      	ldr	r2, [pc, #528]	; (800273c <HAL_GPIO_Init+0x294>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d013      	beq.n	8002556 <HAL_GPIO_Init+0xae>
          break;
 800252e:	e02c      	b.n	800258a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	623b      	str	r3, [r7, #32]
          break;
 8002536:	e028      	b.n	800258a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	3304      	adds	r3, #4
 800253e:	623b      	str	r3, [r7, #32]
          break;
 8002540:	e023      	b.n	800258a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	3308      	adds	r3, #8
 8002548:	623b      	str	r3, [r7, #32]
          break;
 800254a:	e01e      	b.n	800258a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	330c      	adds	r3, #12
 8002552:	623b      	str	r3, [r7, #32]
          break;
 8002554:	e019      	b.n	800258a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d102      	bne.n	8002564 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800255e:	2304      	movs	r3, #4
 8002560:	623b      	str	r3, [r7, #32]
          break;
 8002562:	e012      	b.n	800258a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d105      	bne.n	8002578 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800256c:	2308      	movs	r3, #8
 800256e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	69fa      	ldr	r2, [r7, #28]
 8002574:	611a      	str	r2, [r3, #16]
          break;
 8002576:	e008      	b.n	800258a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002578:	2308      	movs	r3, #8
 800257a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	69fa      	ldr	r2, [r7, #28]
 8002580:	615a      	str	r2, [r3, #20]
          break;
 8002582:	e002      	b.n	800258a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002584:	2300      	movs	r3, #0
 8002586:	623b      	str	r3, [r7, #32]
          break;
 8002588:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	2bff      	cmp	r3, #255	; 0xff
 800258e:	d801      	bhi.n	8002594 <HAL_GPIO_Init+0xec>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	e001      	b.n	8002598 <HAL_GPIO_Init+0xf0>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3304      	adds	r3, #4
 8002598:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	2bff      	cmp	r3, #255	; 0xff
 800259e:	d802      	bhi.n	80025a6 <HAL_GPIO_Init+0xfe>
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	e002      	b.n	80025ac <HAL_GPIO_Init+0x104>
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	3b08      	subs	r3, #8
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	210f      	movs	r1, #15
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ba:	43db      	mvns	r3, r3
 80025bc:	401a      	ands	r2, r3
 80025be:	6a39      	ldr	r1, [r7, #32]
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	fa01 f303 	lsl.w	r3, r1, r3
 80025c6:	431a      	orrs	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 8096 	beq.w	8002706 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025da:	4b59      	ldr	r3, [pc, #356]	; (8002740 <HAL_GPIO_Init+0x298>)
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	4a58      	ldr	r2, [pc, #352]	; (8002740 <HAL_GPIO_Init+0x298>)
 80025e0:	f043 0301 	orr.w	r3, r3, #1
 80025e4:	6193      	str	r3, [r2, #24]
 80025e6:	4b56      	ldr	r3, [pc, #344]	; (8002740 <HAL_GPIO_Init+0x298>)
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025f2:	4a54      	ldr	r2, [pc, #336]	; (8002744 <HAL_GPIO_Init+0x29c>)
 80025f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f6:	089b      	lsrs	r3, r3, #2
 80025f8:	3302      	adds	r3, #2
 80025fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025fe:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002602:	f003 0303 	and.w	r3, r3, #3
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	220f      	movs	r2, #15
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43db      	mvns	r3, r3
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4013      	ands	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4b      	ldr	r2, [pc, #300]	; (8002748 <HAL_GPIO_Init+0x2a0>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d013      	beq.n	8002646 <HAL_GPIO_Init+0x19e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a4a      	ldr	r2, [pc, #296]	; (800274c <HAL_GPIO_Init+0x2a4>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d00d      	beq.n	8002642 <HAL_GPIO_Init+0x19a>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a49      	ldr	r2, [pc, #292]	; (8002750 <HAL_GPIO_Init+0x2a8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d007      	beq.n	800263e <HAL_GPIO_Init+0x196>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a48      	ldr	r2, [pc, #288]	; (8002754 <HAL_GPIO_Init+0x2ac>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d101      	bne.n	800263a <HAL_GPIO_Init+0x192>
 8002636:	2303      	movs	r3, #3
 8002638:	e006      	b.n	8002648 <HAL_GPIO_Init+0x1a0>
 800263a:	2304      	movs	r3, #4
 800263c:	e004      	b.n	8002648 <HAL_GPIO_Init+0x1a0>
 800263e:	2302      	movs	r3, #2
 8002640:	e002      	b.n	8002648 <HAL_GPIO_Init+0x1a0>
 8002642:	2301      	movs	r3, #1
 8002644:	e000      	b.n	8002648 <HAL_GPIO_Init+0x1a0>
 8002646:	2300      	movs	r3, #0
 8002648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800264a:	f002 0203 	and.w	r2, r2, #3
 800264e:	0092      	lsls	r2, r2, #2
 8002650:	4093      	lsls	r3, r2
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	4313      	orrs	r3, r2
 8002656:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002658:	493a      	ldr	r1, [pc, #232]	; (8002744 <HAL_GPIO_Init+0x29c>)
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	089b      	lsrs	r3, r3, #2
 800265e:	3302      	adds	r3, #2
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d006      	beq.n	8002680 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002672:	4b39      	ldr	r3, [pc, #228]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	4938      	ldr	r1, [pc, #224]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	4313      	orrs	r3, r2
 800267c:	600b      	str	r3, [r1, #0]
 800267e:	e006      	b.n	800268e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002680:	4b35      	ldr	r3, [pc, #212]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	43db      	mvns	r3, r3
 8002688:	4933      	ldr	r1, [pc, #204]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 800268a:	4013      	ands	r3, r2
 800268c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d006      	beq.n	80026a8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800269a:	4b2f      	ldr	r3, [pc, #188]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 800269c:	685a      	ldr	r2, [r3, #4]
 800269e:	492e      	ldr	r1, [pc, #184]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	604b      	str	r3, [r1, #4]
 80026a6:	e006      	b.n	80026b6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026a8:	4b2b      	ldr	r3, [pc, #172]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	43db      	mvns	r3, r3
 80026b0:	4929      	ldr	r1, [pc, #164]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026b2:	4013      	ands	r3, r2
 80026b4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d006      	beq.n	80026d0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026c2:	4b25      	ldr	r3, [pc, #148]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	4924      	ldr	r1, [pc, #144]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	608b      	str	r3, [r1, #8]
 80026ce:	e006      	b.n	80026de <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80026d0:	4b21      	ldr	r3, [pc, #132]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	43db      	mvns	r3, r3
 80026d8:	491f      	ldr	r1, [pc, #124]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026da:	4013      	ands	r3, r2
 80026dc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d006      	beq.n	80026f8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026ea:	4b1b      	ldr	r3, [pc, #108]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026ec:	68da      	ldr	r2, [r3, #12]
 80026ee:	491a      	ldr	r1, [pc, #104]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	60cb      	str	r3, [r1, #12]
 80026f6:	e006      	b.n	8002706 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026f8:	4b17      	ldr	r3, [pc, #92]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	43db      	mvns	r3, r3
 8002700:	4915      	ldr	r1, [pc, #84]	; (8002758 <HAL_GPIO_Init+0x2b0>)
 8002702:	4013      	ands	r3, r2
 8002704:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	3301      	adds	r3, #1
 800270a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002712:	fa22 f303 	lsr.w	r3, r2, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	f47f aed0 	bne.w	80024bc <HAL_GPIO_Init+0x14>
  }
}
 800271c:	bf00      	nop
 800271e:	372c      	adds	r7, #44	; 0x2c
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	10210000 	.word	0x10210000
 800272c:	10110000 	.word	0x10110000
 8002730:	10120000 	.word	0x10120000
 8002734:	10310000 	.word	0x10310000
 8002738:	10320000 	.word	0x10320000
 800273c:	10220000 	.word	0x10220000
 8002740:	40021000 	.word	0x40021000
 8002744:	40010000 	.word	0x40010000
 8002748:	40010800 	.word	0x40010800
 800274c:	40010c00 	.word	0x40010c00
 8002750:	40011000 	.word	0x40011000
 8002754:	40011400 	.word	0x40011400
 8002758:	40010400 	.word	0x40010400

0800275c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
 8002768:	4613      	mov	r3, r2
 800276a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800276c:	787b      	ldrb	r3, [r7, #1]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002772:	887a      	ldrh	r2, [r7, #2]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002778:	e003      	b.n	8002782 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800277a:	887b      	ldrh	r3, [r7, #2]
 800277c:	041a      	lsls	r2, r3, #16
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	611a      	str	r2, [r3, #16]
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr

0800278c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e10f      	b.n	80029be <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff f8f2 	bl	800199c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2224      	movs	r2, #36	; 0x24
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 0201 	bic.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027d0:	f002 fb70 	bl	8004eb4 <HAL_RCC_GetPCLK1Freq>
 80027d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	4a7b      	ldr	r2, [pc, #492]	; (80029c8 <HAL_I2C_Init+0x23c>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d807      	bhi.n	80027f0 <HAL_I2C_Init+0x64>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	4a7a      	ldr	r2, [pc, #488]	; (80029cc <HAL_I2C_Init+0x240>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	bf94      	ite	ls
 80027e8:	2301      	movls	r3, #1
 80027ea:	2300      	movhi	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	e006      	b.n	80027fe <HAL_I2C_Init+0x72>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	4a77      	ldr	r2, [pc, #476]	; (80029d0 <HAL_I2C_Init+0x244>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	bf94      	ite	ls
 80027f8:	2301      	movls	r3, #1
 80027fa:	2300      	movhi	r3, #0
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e0db      	b.n	80029be <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4a72      	ldr	r2, [pc, #456]	; (80029d4 <HAL_I2C_Init+0x248>)
 800280a:	fba2 2303 	umull	r2, r3, r2, r3
 800280e:	0c9b      	lsrs	r3, r3, #18
 8002810:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	430a      	orrs	r2, r1
 8002824:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	4a64      	ldr	r2, [pc, #400]	; (80029c8 <HAL_I2C_Init+0x23c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d802      	bhi.n	8002840 <HAL_I2C_Init+0xb4>
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	3301      	adds	r3, #1
 800283e:	e009      	b.n	8002854 <HAL_I2C_Init+0xc8>
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002846:	fb02 f303 	mul.w	r3, r2, r3
 800284a:	4a63      	ldr	r2, [pc, #396]	; (80029d8 <HAL_I2C_Init+0x24c>)
 800284c:	fba2 2303 	umull	r2, r3, r2, r3
 8002850:	099b      	lsrs	r3, r3, #6
 8002852:	3301      	adds	r3, #1
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6812      	ldr	r2, [r2, #0]
 8002858:	430b      	orrs	r3, r1
 800285a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002866:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	4956      	ldr	r1, [pc, #344]	; (80029c8 <HAL_I2C_Init+0x23c>)
 8002870:	428b      	cmp	r3, r1
 8002872:	d80d      	bhi.n	8002890 <HAL_I2C_Init+0x104>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	1e59      	subs	r1, r3, #1
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002882:	3301      	adds	r3, #1
 8002884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002888:	2b04      	cmp	r3, #4
 800288a:	bf38      	it	cc
 800288c:	2304      	movcc	r3, #4
 800288e:	e04f      	b.n	8002930 <HAL_I2C_Init+0x1a4>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d111      	bne.n	80028bc <HAL_I2C_Init+0x130>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	1e58      	subs	r0, r3, #1
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6859      	ldr	r1, [r3, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	440b      	add	r3, r1
 80028a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028aa:	3301      	adds	r3, #1
 80028ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bf0c      	ite	eq
 80028b4:	2301      	moveq	r3, #1
 80028b6:	2300      	movne	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	e012      	b.n	80028e2 <HAL_I2C_Init+0x156>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1e58      	subs	r0, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6859      	ldr	r1, [r3, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	440b      	add	r3, r1
 80028ca:	0099      	lsls	r1, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80028d2:	3301      	adds	r3, #1
 80028d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d8:	2b00      	cmp	r3, #0
 80028da:	bf0c      	ite	eq
 80028dc:	2301      	moveq	r3, #1
 80028de:	2300      	movne	r3, #0
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <HAL_I2C_Init+0x15e>
 80028e6:	2301      	movs	r3, #1
 80028e8:	e022      	b.n	8002930 <HAL_I2C_Init+0x1a4>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10e      	bne.n	8002910 <HAL_I2C_Init+0x184>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	1e58      	subs	r0, r3, #1
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6859      	ldr	r1, [r3, #4]
 80028fa:	460b      	mov	r3, r1
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	440b      	add	r3, r1
 8002900:	fbb0 f3f3 	udiv	r3, r0, r3
 8002904:	3301      	adds	r3, #1
 8002906:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800290a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800290e:	e00f      	b.n	8002930 <HAL_I2C_Init+0x1a4>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	1e58      	subs	r0, r3, #1
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6859      	ldr	r1, [r3, #4]
 8002918:	460b      	mov	r3, r1
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	0099      	lsls	r1, r3, #2
 8002920:	440b      	add	r3, r1
 8002922:	fbb0 f3f3 	udiv	r3, r0, r3
 8002926:	3301      	adds	r3, #1
 8002928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800292c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002930:	6879      	ldr	r1, [r7, #4]
 8002932:	6809      	ldr	r1, [r1, #0]
 8002934:	4313      	orrs	r3, r2
 8002936:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69da      	ldr	r2, [r3, #28]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800295e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6911      	ldr	r1, [r2, #16]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	68d2      	ldr	r2, [r2, #12]
 800296a:	4311      	orrs	r1, r2
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	430b      	orrs	r3, r1
 8002972:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	000186a0 	.word	0x000186a0
 80029cc:	001e847f 	.word	0x001e847f
 80029d0:	003d08ff 	.word	0x003d08ff
 80029d4:	431bde83 	.word	0x431bde83
 80029d8:	10624dd3 	.word	0x10624dd3

080029dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af02      	add	r7, sp, #8
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	4608      	mov	r0, r1
 80029e6:	4611      	mov	r1, r2
 80029e8:	461a      	mov	r2, r3
 80029ea:	4603      	mov	r3, r0
 80029ec:	817b      	strh	r3, [r7, #10]
 80029ee:	460b      	mov	r3, r1
 80029f0:	813b      	strh	r3, [r7, #8]
 80029f2:	4613      	mov	r3, r2
 80029f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029f6:	f7ff fa75 	bl	8001ee4 <HAL_GetTick>
 80029fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b20      	cmp	r3, #32
 8002a06:	f040 80d9 	bne.w	8002bbc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	2319      	movs	r3, #25
 8002a10:	2201      	movs	r2, #1
 8002a12:	496d      	ldr	r1, [pc, #436]	; (8002bc8 <HAL_I2C_Mem_Write+0x1ec>)
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 fd8d 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002a20:	2302      	movs	r3, #2
 8002a22:	e0cc      	b.n	8002bbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d101      	bne.n	8002a32 <HAL_I2C_Mem_Write+0x56>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	e0c5      	b.n	8002bbe <HAL_I2C_Mem_Write+0x1e2>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2201      	movs	r2, #1
 8002a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0301 	and.w	r3, r3, #1
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d007      	beq.n	8002a58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 0201 	orr.w	r2, r2, #1
 8002a56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2221      	movs	r2, #33	; 0x21
 8002a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2240      	movs	r2, #64	; 0x40
 8002a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6a3a      	ldr	r2, [r7, #32]
 8002a82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4a4d      	ldr	r2, [pc, #308]	; (8002bcc <HAL_I2C_Mem_Write+0x1f0>)
 8002a98:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a9a:	88f8      	ldrh	r0, [r7, #6]
 8002a9c:	893a      	ldrh	r2, [r7, #8]
 8002a9e:	8979      	ldrh	r1, [r7, #10]
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	68f8      	ldr	r0, [r7, #12]
 8002aac:	f000 fbe8 	bl	8003280 <I2C_RequestMemoryWrite>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d052      	beq.n	8002b5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e081      	b.n	8002bbe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 fe0e 	bl	80036e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00d      	beq.n	8002ae6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d107      	bne.n	8002ae2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ae0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e06b      	b.n	8002bbe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	781a      	ldrb	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b04      	cmp	r3, #4
 8002b22:	d11b      	bne.n	8002b5c <HAL_I2C_Mem_Write+0x180>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d017      	beq.n	8002b5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b30:	781a      	ldrb	r2, [r3, #0]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3c:	1c5a      	adds	r2, r3, #1
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b46:	3b01      	subs	r3, #1
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	3b01      	subs	r3, #1
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1aa      	bne.n	8002aba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 fdfa 	bl	8003762 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00d      	beq.n	8002b90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b78:	2b04      	cmp	r3, #4
 8002b7a:	d107      	bne.n	8002b8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e016      	b.n	8002bbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	e000      	b.n	8002bbe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002bbc:	2302      	movs	r3, #2
  }
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3718      	adds	r7, #24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	00100002 	.word	0x00100002
 8002bcc:	ffff0000 	.word	0xffff0000

08002bd0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08c      	sub	sp, #48	; 0x30
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	4608      	mov	r0, r1
 8002bda:	4611      	mov	r1, r2
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	817b      	strh	r3, [r7, #10]
 8002be2:	460b      	mov	r3, r1
 8002be4:	813b      	strh	r3, [r7, #8]
 8002be6:	4613      	mov	r3, r2
 8002be8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bea:	f7ff f97b 	bl	8001ee4 <HAL_GetTick>
 8002bee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b20      	cmp	r3, #32
 8002bfa:	f040 8218 	bne.w	800302e <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	2319      	movs	r3, #25
 8002c04:	2201      	movs	r2, #1
 8002c06:	4981      	ldr	r1, [pc, #516]	; (8002e0c <HAL_I2C_Mem_Read+0x23c>)
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 fc93 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002c14:	2302      	movs	r3, #2
 8002c16:	e20b      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d101      	bne.n	8002c26 <HAL_I2C_Mem_Read+0x56>
 8002c22:	2302      	movs	r3, #2
 8002c24:	e204      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d007      	beq.n	8002c4c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f042 0201 	orr.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2222      	movs	r2, #34	; 0x22
 8002c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2240      	movs	r2, #64	; 0x40
 8002c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002c7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4a61      	ldr	r2, [pc, #388]	; (8002e10 <HAL_I2C_Mem_Read+0x240>)
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c8e:	88f8      	ldrh	r0, [r7, #6]
 8002c90:	893a      	ldrh	r2, [r7, #8]
 8002c92:	8979      	ldrh	r1, [r7, #10]
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	9301      	str	r3, [sp, #4]
 8002c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f000 fb78 	bl	8003394 <I2C_RequestMemoryRead>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e1c0      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d113      	bne.n	8002cde <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	623b      	str	r3, [r7, #32]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	623b      	str	r3, [r7, #32]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	623b      	str	r3, [r7, #32]
 8002cca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	e194      	b.n	8003008 <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d11d      	bne.n	8002d22 <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cf4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf6:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	61fb      	str	r3, [r7, #28]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	61fb      	str	r3, [r7, #28]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	61fb      	str	r3, [r7, #28]
 8002d0c:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d1c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d1e:	b662      	cpsie	i
 8002d20:	e172      	b.n	8003008 <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d11d      	bne.n	8002d66 <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d38:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d3a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	61bb      	str	r3, [r7, #24]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	61bb      	str	r3, [r7, #24]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	61bb      	str	r3, [r7, #24]
 8002d50:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d60:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d62:	b662      	cpsie	i
 8002d64:	e150      	b.n	8003008 <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d74:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d76:	2300      	movs	r3, #0
 8002d78:	617b      	str	r3, [r7, #20]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002d8c:	e13c      	b.n	8003008 <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d92:	2b03      	cmp	r3, #3
 8002d94:	f200 80f5 	bhi.w	8002f82 <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d123      	bne.n	8002de8 <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 fd1d 	bl	80037e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e13d      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	691a      	ldr	r2, [r3, #16]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbe:	b2d2      	uxtb	r2, r2
 8002dc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	1c5a      	adds	r2, r3, #1
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	3b01      	subs	r3, #1
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002de6:	e10f      	b.n	8003008 <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d150      	bne.n	8002e92 <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df6:	2200      	movs	r2, #0
 8002df8:	4906      	ldr	r1, [pc, #24]	; (8002e14 <HAL_I2C_Mem_Read+0x244>)
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f000 fb9a 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d008      	beq.n	8002e18 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e112      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
 8002e0a:	bf00      	nop
 8002e0c:	00100002 	.word	0x00100002
 8002e10:	ffff0000 	.word	0xffff0000
 8002e14:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002e18:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e28:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	691a      	ldr	r2, [r3, #16]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e46:	3b01      	subs	r3, #1
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	3b01      	subs	r3, #1
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e5c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	691a      	ldr	r2, [r3, #16]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e70:	1c5a      	adds	r2, r3, #1
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	b29a      	uxth	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e90:	e0ba      	b.n	8003008 <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e98:	2200      	movs	r2, #0
 8002e9a:	4967      	ldr	r1, [pc, #412]	; (8003038 <HAL_I2C_Mem_Read+0x468>)
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 fb49 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e0c1      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002eba:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ebc:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed0:	1c5a      	adds	r2, r3, #1
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eda:	3b01      	subs	r3, #1
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	494f      	ldr	r1, [pc, #316]	; (8003038 <HAL_I2C_Mem_Read+0x468>)
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 fb1a 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e092      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f18:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	b2d2      	uxtb	r2, r2
 8002f26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f36:	3b01      	subs	r3, #1
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	3b01      	subs	r3, #1
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f4c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	691a      	ldr	r2, [r3, #16]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f80:	e042      	b.n	8003008 <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f000 fc2c 	bl	80037e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e04c      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	691a      	ldr	r2, [r3, #16]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d118      	bne.n	8003008 <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	691a      	ldr	r2, [r3, #16]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe0:	b2d2      	uxtb	r2, r2
 8002fe2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe8:	1c5a      	adds	r2, r3, #1
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	3b01      	subs	r3, #1
 8003002:	b29a      	uxth	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300c:	2b00      	cmp	r3, #0
 800300e:	f47f aebe 	bne.w	8002d8e <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800302a:	2300      	movs	r3, #0
 800302c:	e000      	b.n	8003030 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 800302e:	2302      	movs	r3, #2
  }
}
 8003030:	4618      	mov	r0, r3
 8003032:	3728      	adds	r7, #40	; 0x28
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	00010004 	.word	0x00010004

0800303c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b08a      	sub	sp, #40	; 0x28
 8003040:	af02      	add	r7, sp, #8
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	607a      	str	r2, [r7, #4]
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	460b      	mov	r3, r1
 800304a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800304c:	f7fe ff4a 	bl	8001ee4 <HAL_GetTick>
 8003050:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003052:	2301      	movs	r3, #1
 8003054:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b20      	cmp	r3, #32
 8003060:	f040 8105 	bne.w	800326e <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	2319      	movs	r3, #25
 800306a:	2201      	movs	r2, #1
 800306c:	4982      	ldr	r1, [pc, #520]	; (8003278 <HAL_I2C_IsDeviceReady+0x23c>)
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 fa60 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800307a:	2302      	movs	r3, #2
 800307c:	e0f8      	b.n	8003270 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_I2C_IsDeviceReady+0x50>
 8003088:	2302      	movs	r3, #2
 800308a:	e0f1      	b.n	8003270 <HAL_I2C_IsDeviceReady+0x234>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d007      	beq.n	80030b2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0201 	orr.w	r2, r2, #1
 80030b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2224      	movs	r2, #36	; 0x24
 80030c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4a6a      	ldr	r2, [pc, #424]	; (800327c <HAL_I2C_IsDeviceReady+0x240>)
 80030d4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80030e4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 fa1e 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e0b6      	b.n	8003270 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003102:	897b      	ldrh	r3, [r7, #10]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	461a      	mov	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003110:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003112:	f7fe fee7 	bl	8001ee4 <HAL_GetTick>
 8003116:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	695b      	ldr	r3, [r3, #20]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b02      	cmp	r3, #2
 8003124:	bf0c      	ite	eq
 8003126:	2301      	moveq	r3, #1
 8003128:	2300      	movne	r3, #0
 800312a:	b2db      	uxtb	r3, r3
 800312c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800313c:	bf0c      	ite	eq
 800313e:	2301      	moveq	r3, #1
 8003140:	2300      	movne	r3, #0
 8003142:	b2db      	uxtb	r3, r3
 8003144:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003146:	e025      	b.n	8003194 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003148:	f7fe fecc 	bl	8001ee4 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	429a      	cmp	r2, r3
 8003156:	d302      	bcc.n	800315e <HAL_I2C_IsDeviceReady+0x122>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d103      	bne.n	8003166 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	22a0      	movs	r2, #160	; 0xa0
 8003162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	695b      	ldr	r3, [r3, #20]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b02      	cmp	r3, #2
 8003172:	bf0c      	ite	eq
 8003174:	2301      	moveq	r3, #1
 8003176:	2300      	movne	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800318a:	bf0c      	ite	eq
 800318c:	2301      	moveq	r3, #1
 800318e:	2300      	movne	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2ba0      	cmp	r3, #160	; 0xa0
 800319e:	d005      	beq.n	80031ac <HAL_I2C_IsDeviceReady+0x170>
 80031a0:	7dfb      	ldrb	r3, [r7, #23]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d102      	bne.n	80031ac <HAL_I2C_IsDeviceReady+0x170>
 80031a6:	7dbb      	ldrb	r3, [r7, #22]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0cd      	beq.n	8003148 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2220      	movs	r2, #32
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d129      	bne.n	8003216 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031d0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031d2:	2300      	movs	r3, #0
 80031d4:	613b      	str	r3, [r7, #16]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	2319      	movs	r3, #25
 80031ee:	2201      	movs	r2, #1
 80031f0:	4921      	ldr	r1, [pc, #132]	; (8003278 <HAL_I2C_IsDeviceReady+0x23c>)
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f99e 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e036      	b.n	8003270 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003212:	2300      	movs	r3, #0
 8003214:	e02c      	b.n	8003270 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003224:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800322e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	2319      	movs	r3, #25
 8003236:	2201      	movs	r2, #1
 8003238:	490f      	ldr	r1, [pc, #60]	; (8003278 <HAL_I2C_IsDeviceReady+0x23c>)
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	f000 f97a 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e012      	b.n	8003270 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	3301      	adds	r3, #1
 800324e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	429a      	cmp	r2, r3
 8003256:	f4ff af3e 	bcc.w	80030d6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2220      	movs	r2, #32
 800325e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e000      	b.n	8003270 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 800326e:	2302      	movs	r3, #2
  }
}
 8003270:	4618      	mov	r0, r3
 8003272:	3720      	adds	r7, #32
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	00100002 	.word	0x00100002
 800327c:	ffff0000 	.word	0xffff0000

08003280 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	4608      	mov	r0, r1
 800328a:	4611      	mov	r1, r2
 800328c:	461a      	mov	r2, r3
 800328e:	4603      	mov	r3, r0
 8003290:	817b      	strh	r3, [r7, #10]
 8003292:	460b      	mov	r3, r1
 8003294:	813b      	strh	r3, [r7, #8]
 8003296:	4613      	mov	r3, r2
 8003298:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f93c 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e05f      	b.n	8003386 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032c6:	897b      	ldrh	r3, [r7, #10]
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	6a3a      	ldr	r2, [r7, #32]
 80032da:	492d      	ldr	r1, [pc, #180]	; (8003390 <I2C_RequestMemoryWrite+0x110>)
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 f980 	bl	80035e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e04c      	b.n	8003386 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ec:	2300      	movs	r3, #0
 80032ee:	617b      	str	r3, [r7, #20]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003304:	6a39      	ldr	r1, [r7, #32]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 f9ea 	bl	80036e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00d      	beq.n	800332e <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003316:	2b04      	cmp	r3, #4
 8003318:	d107      	bne.n	800332a <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003328:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e02b      	b.n	8003386 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d105      	bne.n	8003340 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003334:	893b      	ldrh	r3, [r7, #8]
 8003336:	b2da      	uxtb	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	611a      	str	r2, [r3, #16]
 800333e:	e021      	b.n	8003384 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003340:	893b      	ldrh	r3, [r7, #8]
 8003342:	0a1b      	lsrs	r3, r3, #8
 8003344:	b29b      	uxth	r3, r3
 8003346:	b2da      	uxtb	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800334e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003350:	6a39      	ldr	r1, [r7, #32]
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 f9c4 	bl	80036e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00d      	beq.n	800337a <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	2b04      	cmp	r3, #4
 8003364:	d107      	bne.n	8003376 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003374:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e005      	b.n	8003386 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800337a:	893b      	ldrh	r3, [r7, #8]
 800337c:	b2da      	uxtb	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	00010002 	.word	0x00010002

08003394 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b088      	sub	sp, #32
 8003398:	af02      	add	r7, sp, #8
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	4608      	mov	r0, r1
 800339e:	4611      	mov	r1, r2
 80033a0:	461a      	mov	r2, r3
 80033a2:	4603      	mov	r3, r0
 80033a4:	817b      	strh	r3, [r7, #10]
 80033a6:	460b      	mov	r3, r1
 80033a8:	813b      	strh	r3, [r7, #8]
 80033aa:	4613      	mov	r3, r2
 80033ac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033bc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 f8aa 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e09e      	b.n	8003528 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033ea:	897b      	ldrh	r3, [r7, #10]
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	461a      	mov	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	6a3a      	ldr	r2, [r7, #32]
 80033fe:	494c      	ldr	r1, [pc, #304]	; (8003530 <I2C_RequestMemoryRead+0x19c>)
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 f8ee 	bl	80035e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e08b      	b.n	8003528 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003410:	2300      	movs	r3, #0
 8003412:	617b      	str	r3, [r7, #20]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	617b      	str	r3, [r7, #20]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	617b      	str	r3, [r7, #20]
 8003424:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003428:	6a39      	ldr	r1, [r7, #32]
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f958 	bl	80036e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00d      	beq.n	8003452 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	2b04      	cmp	r3, #4
 800343c:	d107      	bne.n	800344e <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800344c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e06a      	b.n	8003528 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d105      	bne.n	8003464 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003458:	893b      	ldrh	r3, [r7, #8]
 800345a:	b2da      	uxtb	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	611a      	str	r2, [r3, #16]
 8003462:	e021      	b.n	80034a8 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003464:	893b      	ldrh	r3, [r7, #8]
 8003466:	0a1b      	lsrs	r3, r3, #8
 8003468:	b29b      	uxth	r3, r3
 800346a:	b2da      	uxtb	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003474:	6a39      	ldr	r1, [r7, #32]
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 f932 	bl	80036e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00d      	beq.n	800349e <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	2b04      	cmp	r3, #4
 8003488:	d107      	bne.n	800349a <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003498:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e044      	b.n	8003528 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800349e:	893b      	ldrh	r3, [r7, #8]
 80034a0:	b2da      	uxtb	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034aa:	6a39      	ldr	r1, [r7, #32]
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 f917 	bl	80036e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00d      	beq.n	80034d4 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	2b04      	cmp	r3, #4
 80034be:	d107      	bne.n	80034d0 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ce:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e029      	b.n	8003528 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034e2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	6a3b      	ldr	r3, [r7, #32]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f000 f81f 	bl	8003534 <I2C_WaitOnFlagUntilTimeout>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d001      	beq.n	8003500 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e013      	b.n	8003528 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003500:	897b      	ldrh	r3, [r7, #10]
 8003502:	b2db      	uxtb	r3, r3
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	b2da      	uxtb	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003512:	6a3a      	ldr	r2, [r7, #32]
 8003514:	4906      	ldr	r1, [pc, #24]	; (8003530 <I2C_RequestMemoryRead+0x19c>)
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f863 	bl	80035e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	00010002 	.word	0x00010002

08003534 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	603b      	str	r3, [r7, #0]
 8003540:	4613      	mov	r3, r2
 8003542:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003544:	e025      	b.n	8003592 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354c:	d021      	beq.n	8003592 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800354e:	f7fe fcc9 	bl	8001ee4 <HAL_GetTick>
 8003552:	4602      	mov	r2, r0
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	429a      	cmp	r2, r3
 800355c:	d302      	bcc.n	8003564 <I2C_WaitOnFlagUntilTimeout+0x30>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d116      	bne.n	8003592 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2220      	movs	r2, #32
 800356e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	f043 0220 	orr.w	r2, r3, #32
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e023      	b.n	80035da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	0c1b      	lsrs	r3, r3, #16
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b01      	cmp	r3, #1
 800359a:	d10d      	bne.n	80035b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	43da      	mvns	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	4013      	ands	r3, r2
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	bf0c      	ite	eq
 80035ae:	2301      	moveq	r3, #1
 80035b0:	2300      	movne	r3, #0
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	461a      	mov	r2, r3
 80035b6:	e00c      	b.n	80035d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	43da      	mvns	r2, r3
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	4013      	ands	r3, r2
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	bf0c      	ite	eq
 80035ca:	2301      	moveq	r3, #1
 80035cc:	2300      	movne	r3, #0
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	461a      	mov	r2, r3
 80035d2:	79fb      	ldrb	r3, [r7, #7]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d0b6      	beq.n	8003546 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b084      	sub	sp, #16
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	60f8      	str	r0, [r7, #12]
 80035ea:	60b9      	str	r1, [r7, #8]
 80035ec:	607a      	str	r2, [r7, #4]
 80035ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035f0:	e051      	b.n	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003600:	d123      	bne.n	800364a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003610:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800361a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2220      	movs	r2, #32
 8003626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	f043 0204 	orr.w	r2, r3, #4
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e046      	b.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003650:	d021      	beq.n	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003652:	f7fe fc47 	bl	8001ee4 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	429a      	cmp	r2, r3
 8003660:	d302      	bcc.n	8003668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d116      	bne.n	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2220      	movs	r2, #32
 8003672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f043 0220 	orr.w	r2, r3, #32
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e020      	b.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	0c1b      	lsrs	r3, r3, #16
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b01      	cmp	r3, #1
 800369e:	d10c      	bne.n	80036ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	43da      	mvns	r2, r3
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	4013      	ands	r3, r2
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	bf14      	ite	ne
 80036b2:	2301      	movne	r3, #1
 80036b4:	2300      	moveq	r3, #0
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	e00b      	b.n	80036d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	43da      	mvns	r2, r3
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	4013      	ands	r3, r2
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	bf14      	ite	ne
 80036cc:	2301      	movne	r3, #1
 80036ce:	2300      	moveq	r3, #0
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d18d      	bne.n	80035f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036ec:	e02d      	b.n	800374a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 f8ce 	bl	8003890 <I2C_IsAcknowledgeFailed>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e02d      	b.n	800375a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003704:	d021      	beq.n	800374a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003706:	f7fe fbed 	bl	8001ee4 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	429a      	cmp	r2, r3
 8003714:	d302      	bcc.n	800371c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d116      	bne.n	800374a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2220      	movs	r2, #32
 8003726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	f043 0220 	orr.w	r2, r3, #32
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e007      	b.n	800375a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003754:	2b80      	cmp	r3, #128	; 0x80
 8003756:	d1ca      	bne.n	80036ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3710      	adds	r7, #16
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b084      	sub	sp, #16
 8003766:	af00      	add	r7, sp, #0
 8003768:	60f8      	str	r0, [r7, #12]
 800376a:	60b9      	str	r1, [r7, #8]
 800376c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800376e:	e02d      	b.n	80037cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 f88d 	bl	8003890 <I2C_IsAcknowledgeFailed>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e02d      	b.n	80037dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003786:	d021      	beq.n	80037cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003788:	f7fe fbac 	bl	8001ee4 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	429a      	cmp	r2, r3
 8003796:	d302      	bcc.n	800379e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d116      	bne.n	80037cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2220      	movs	r2, #32
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b8:	f043 0220 	orr.w	r2, r3, #32
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e007      	b.n	80037dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b04      	cmp	r3, #4
 80037d8:	d1ca      	bne.n	8003770 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037f0:	e042      	b.n	8003878 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	f003 0310 	and.w	r3, r3, #16
 80037fc:	2b10      	cmp	r3, #16
 80037fe:	d119      	bne.n	8003834 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f06f 0210 	mvn.w	r2, #16
 8003808:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2220      	movs	r2, #32
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e029      	b.n	8003888 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003834:	f7fe fb56 	bl	8001ee4 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	68ba      	ldr	r2, [r7, #8]
 8003840:	429a      	cmp	r2, r3
 8003842:	d302      	bcc.n	800384a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d116      	bne.n	8003878 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2220      	movs	r2, #32
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f043 0220 	orr.w	r2, r3, #32
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e007      	b.n	8003888 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003882:	2b40      	cmp	r3, #64	; 0x40
 8003884:	d1b5      	bne.n	80037f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038a6:	d11b      	bne.n	80038e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80038b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038cc:	f043 0204 	orr.w	r2, r3, #4
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e000      	b.n	80038e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bc80      	pop	{r7}
 80038ea:	4770      	bx	lr

080038ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038ee:	b08b      	sub	sp, #44	; 0x2c
 80038f0:	af06      	add	r7, sp, #24
 80038f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e0d3      	b.n	8003aa6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f006 fc18 	bl	800a148 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2203      	movs	r2, #3
 800391c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	f002 fe88 	bl	800663a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	687e      	ldr	r6, [r7, #4]
 8003932:	466d      	mov	r5, sp
 8003934:	f106 0410 	add.w	r4, r6, #16
 8003938:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800393a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800393c:	6823      	ldr	r3, [r4, #0]
 800393e:	602b      	str	r3, [r5, #0]
 8003940:	1d33      	adds	r3, r6, #4
 8003942:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003944:	6838      	ldr	r0, [r7, #0]
 8003946:	f002 fe51 	bl	80065ec <USB_CoreInit>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d005      	beq.n	800395c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e0a4      	b.n	8003aa6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2100      	movs	r1, #0
 8003962:	4618      	mov	r0, r3
 8003964:	f002 fe85 	bl	8006672 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003968:	2300      	movs	r3, #0
 800396a:	73fb      	strb	r3, [r7, #15]
 800396c:	e035      	b.n	80039da <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800396e:	7bfb      	ldrb	r3, [r7, #15]
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	015b      	lsls	r3, r3, #5
 8003974:	4413      	add	r3, r2
 8003976:	3329      	adds	r3, #41	; 0x29
 8003978:	2201      	movs	r2, #1
 800397a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800397c:	7bfb      	ldrb	r3, [r7, #15]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	015b      	lsls	r3, r3, #5
 8003982:	4413      	add	r3, r2
 8003984:	3328      	adds	r3, #40	; 0x28
 8003986:	7bfa      	ldrb	r2, [r7, #15]
 8003988:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800398a:	7bfb      	ldrb	r3, [r7, #15]
 800398c:	7bfa      	ldrb	r2, [r7, #15]
 800398e:	b291      	uxth	r1, r2
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	015b      	lsls	r3, r3, #5
 8003994:	4413      	add	r3, r2
 8003996:	3336      	adds	r3, #54	; 0x36
 8003998:	460a      	mov	r2, r1
 800399a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	015b      	lsls	r3, r3, #5
 80039a2:	4413      	add	r3, r2
 80039a4:	332b      	adds	r3, #43	; 0x2b
 80039a6:	2200      	movs	r2, #0
 80039a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80039aa:	7bfb      	ldrb	r3, [r7, #15]
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	015b      	lsls	r3, r3, #5
 80039b0:	4413      	add	r3, r2
 80039b2:	3338      	adds	r3, #56	; 0x38
 80039b4:	2200      	movs	r2, #0
 80039b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	015b      	lsls	r3, r3, #5
 80039be:	4413      	add	r3, r2
 80039c0:	333c      	adds	r3, #60	; 0x3c
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039c6:	7bfb      	ldrb	r3, [r7, #15]
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	3302      	adds	r3, #2
 80039cc:	015b      	lsls	r3, r3, #5
 80039ce:	4413      	add	r3, r2
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	3301      	adds	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
 80039da:	7bfa      	ldrb	r2, [r7, #15]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d3c4      	bcc.n	800396e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039e4:	2300      	movs	r3, #0
 80039e6:	73fb      	strb	r3, [r7, #15]
 80039e8:	e031      	b.n	8003a4e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	015b      	lsls	r3, r3, #5
 80039f0:	4413      	add	r3, r2
 80039f2:	f203 1329 	addw	r3, r3, #297	; 0x129
 80039f6:	2200      	movs	r2, #0
 80039f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	015b      	lsls	r3, r3, #5
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003a06:	7bfa      	ldrb	r2, [r7, #15]
 8003a08:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	015b      	lsls	r3, r3, #5
 8003a10:	4413      	add	r3, r2
 8003a12:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8003a16:	2200      	movs	r2, #0
 8003a18:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a1a:	7bfb      	ldrb	r3, [r7, #15]
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	015b      	lsls	r3, r3, #5
 8003a20:	4413      	add	r3, r2
 8003a22:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a2a:	7bfb      	ldrb	r3, [r7, #15]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	015b      	lsls	r3, r3, #5
 8003a30:	4413      	add	r3, r2
 8003a32:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003a36:	2200      	movs	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a3a:	7bfb      	ldrb	r3, [r7, #15]
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	330a      	adds	r3, #10
 8003a40:	015b      	lsls	r3, r3, #5
 8003a42:	4413      	add	r3, r2
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	73fb      	strb	r3, [r7, #15]
 8003a4e:	7bfa      	ldrb	r2, [r7, #15]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d3c8      	bcc.n	80039ea <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	603b      	str	r3, [r7, #0]
 8003a5e:	687e      	ldr	r6, [r7, #4]
 8003a60:	466d      	mov	r5, sp
 8003a62:	f106 0410 	add.w	r4, r6, #16
 8003a66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a6a:	6823      	ldr	r3, [r4, #0]
 8003a6c:	602b      	str	r3, [r5, #0]
 8003a6e:	1d33      	adds	r3, r6, #4
 8003a70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a72:	6838      	ldr	r0, [r7, #0]
 8003a74:	f002 fe09 	bl	800668a <USB_DevInit>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d005      	beq.n	8003a8a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2202      	movs	r2, #2
 8003a82:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e00d      	b.n	8003aa6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f003 fe5b 	bl	800775a <USB_DevDisconnect>

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3714      	adds	r7, #20
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003aae <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b082      	sub	sp, #8
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d101      	bne.n	8003ac4 <HAL_PCD_Start+0x16>
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	e016      	b.n	8003af2 <HAL_PCD_Start+0x44>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003acc:	2101      	movs	r1, #1
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f006 fdb5 	bl	800a63e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f003 fe34 	bl	8007746 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f002 fd92 	bl	800660c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b082      	sub	sp, #8
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f003 fe31 	bl	800776e <USB_ReadInterrupts>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b16:	d102      	bne.n	8003b1e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 fb1f 	bl	800415c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f003 fe23 	bl	800776e <USB_ReadInterrupts>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b32:	d112      	bne.n	8003b5a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b3c:	b29a      	uxth	r2, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b46:	b292      	uxth	r2, r2
 8003b48:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f006 fb70 	bl	800a232 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003b52:	2100      	movs	r1, #0
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f000 f8de 	bl	8003d16 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f003 fe05 	bl	800776e <USB_ReadInterrupts>
 8003b64:	4603      	mov	r3, r0
 8003b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b6a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b6e:	d10b      	bne.n	8003b88 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b82:	b292      	uxth	r2, r2
 8003b84:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f003 fdee 	bl	800776e <USB_ReadInterrupts>
 8003b92:	4603      	mov	r3, r0
 8003b94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b9c:	d10b      	bne.n	8003bb6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003ba6:	b29a      	uxth	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bb0:	b292      	uxth	r2, r2
 8003bb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f003 fdd7 	bl	800776e <USB_ReadInterrupts>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bca:	d126      	bne.n	8003c1a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0204 	bic.w	r2, r2, #4
 8003bde:	b292      	uxth	r2, r2
 8003be0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0208 	bic.w	r2, r2, #8
 8003bf6:	b292      	uxth	r2, r2
 8003bf8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f006 fb51 	bl	800a2a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c14:	b292      	uxth	r2, r2
 8003c16:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f003 fda5 	bl	800776e <USB_ReadInterrupts>
 8003c24:	4603      	mov	r3, r0
 8003c26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c2e:	d13d      	bne.n	8003cac <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 0208 	orr.w	r2, r2, #8
 8003c42:	b292      	uxth	r2, r2
 8003c44:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c5a:	b292      	uxth	r2, r2
 8003c5c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f042 0204 	orr.w	r2, r2, #4
 8003c72:	b292      	uxth	r2, r2
 8003c74:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f003 fd76 	bl	800776e <USB_ReadInterrupts>
 8003c82:	4603      	mov	r3, r0
 8003c84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c8c:	d10b      	bne.n	8003ca6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c96:	b29a      	uxth	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ca0:	b292      	uxth	r2, r2
 8003ca2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f006 fae2 	bl	800a270 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f003 fd5c 	bl	800776e <USB_ReadInterrupts>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cc0:	d10e      	bne.n	8003ce0 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003cd4:	b292      	uxth	r2, r2
 8003cd6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f006 fa9b 	bl	800a216 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f003 fd42 	bl	800776e <USB_ReadInterrupts>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cf4:	d10b      	bne.n	8003d0e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d08:	b292      	uxth	r2, r2
 8003d0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003d0e:	bf00      	nop
 8003d10:	3708      	adds	r7, #8
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b082      	sub	sp, #8
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_PCD_SetAddress+0x1a>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e013      	b.n	8003d58 <HAL_PCD_SetAddress+0x42>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	78fa      	ldrb	r2, [r7, #3]
 8003d3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	4611      	mov	r1, r2
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f003 fce9 	bl	8007720 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	4608      	mov	r0, r1
 8003d6a:	4611      	mov	r1, r2
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	4603      	mov	r3, r0
 8003d70:	70fb      	strb	r3, [r7, #3]
 8003d72:	460b      	mov	r3, r1
 8003d74:	803b      	strh	r3, [r7, #0]
 8003d76:	4613      	mov	r3, r2
 8003d78:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003d7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	da0b      	bge.n	8003d9e <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d86:	78fb      	ldrb	r3, [r7, #3]
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	015b      	lsls	r3, r3, #5
 8003d8e:	3328      	adds	r3, #40	; 0x28
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	4413      	add	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	705a      	strb	r2, [r3, #1]
 8003d9c:	e00b      	b.n	8003db6 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d9e:	78fb      	ldrb	r3, [r7, #3]
 8003da0:	f003 0307 	and.w	r3, r3, #7
 8003da4:	015b      	lsls	r3, r3, #5
 8003da6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	4413      	add	r3, r2
 8003dae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003db6:	78fb      	ldrb	r3, [r7, #3]
 8003db8:	f003 0307 	and.w	r3, r3, #7
 8003dbc:	b2da      	uxtb	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003dc2:	883a      	ldrh	r2, [r7, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	78ba      	ldrb	r2, [r7, #2]
 8003dcc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	785b      	ldrb	r3, [r3, #1]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d004      	beq.n	8003de0 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003de0:	78bb      	ldrb	r3, [r7, #2]
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d102      	bne.n	8003dec <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d101      	bne.n	8003dfa <HAL_PCD_EP_Open+0x9a>
 8003df6:	2302      	movs	r3, #2
 8003df8:	e00e      	b.n	8003e18 <HAL_PCD_EP_Open+0xb8>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68f9      	ldr	r1, [r7, #12]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f002 fc77 	bl	80066fc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8003e16:	7afb      	ldrb	r3, [r7, #11]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003e2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	da0b      	bge.n	8003e4c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e34:	78fb      	ldrb	r3, [r7, #3]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	015b      	lsls	r3, r3, #5
 8003e3c:	3328      	adds	r3, #40	; 0x28
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	4413      	add	r3, r2
 8003e42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2201      	movs	r2, #1
 8003e48:	705a      	strb	r2, [r3, #1]
 8003e4a:	e00b      	b.n	8003e64 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003e4c:	78fb      	ldrb	r3, [r7, #3]
 8003e4e:	f003 0307 	and.w	r3, r3, #7
 8003e52:	015b      	lsls	r3, r3, #5
 8003e54:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003e64:	78fb      	ldrb	r3, [r7, #3]
 8003e66:	f003 0307 	and.w	r3, r3, #7
 8003e6a:	b2da      	uxtb	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d101      	bne.n	8003e7e <HAL_PCD_EP_Close+0x5e>
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	e00e      	b.n	8003e9c <HAL_PCD_EP_Close+0x7c>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68f9      	ldr	r1, [r7, #12]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f002 ff23 	bl	8006cd8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	607a      	str	r2, [r7, #4]
 8003eae:	603b      	str	r3, [r7, #0]
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003eb4:	7afb      	ldrb	r3, [r7, #11]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	015b      	lsls	r3, r3, #5
 8003ebc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	683a      	ldr	r2, [r7, #0]
 8003ed0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	2200      	movs	r2, #0
 8003edc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ede:	7afb      	ldrb	r3, [r7, #11]
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	b2da      	uxtb	r2, r3
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003eea:	7afb      	ldrb	r3, [r7, #11]
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d106      	bne.n	8003f02 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	6979      	ldr	r1, [r7, #20]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f003 f882 	bl	8007004 <USB_EPStartXfer>
 8003f00:	e005      	b.n	8003f0e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6979      	ldr	r1, [r7, #20]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f003 f87b 	bl	8007004 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3718      	adds	r7, #24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003f24:	78fb      	ldrb	r3, [r7, #3]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	330a      	adds	r3, #10
 8003f2e:	015b      	lsls	r3, r3, #5
 8003f30:	4413      	add	r3, r2
 8003f32:	3304      	adds	r3, #4
 8003f34:	681b      	ldr	r3, [r3, #0]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	370c      	adds	r7, #12
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bc80      	pop	{r7}
 8003f3e:	4770      	bx	lr

08003f40 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f50:	7afb      	ldrb	r3, [r7, #11]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	015b      	lsls	r3, r3, #5
 8003f58:	3328      	adds	r3, #40	; 0x28
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	2201      	movs	r2, #1
 8003f76:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f78:	7afb      	ldrb	r3, [r7, #11]
 8003f7a:	f003 0307 	and.w	r3, r3, #7
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003f84:	7afb      	ldrb	r3, [r7, #11]
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d106      	bne.n	8003f9c <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6979      	ldr	r1, [r7, #20]
 8003f94:	4618      	mov	r0, r3
 8003f96:	f003 f835 	bl	8007004 <USB_EPStartXfer>
 8003f9a:	e005      	b.n	8003fa8 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6979      	ldr	r1, [r7, #20]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f003 f82e 	bl	8007004 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b084      	sub	sp, #16
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
 8003fba:	460b      	mov	r3, r1
 8003fbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003fbe:	78fb      	ldrb	r3, [r7, #3]
 8003fc0:	f003 0207 	and.w	r2, r3, #7
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d901      	bls.n	8003fd0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e046      	b.n	800405e <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003fd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	da0b      	bge.n	8003ff0 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fd8:	78fb      	ldrb	r3, [r7, #3]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	015b      	lsls	r3, r3, #5
 8003fe0:	3328      	adds	r3, #40	; 0x28
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2201      	movs	r2, #1
 8003fec:	705a      	strb	r2, [r3, #1]
 8003fee:	e009      	b.n	8004004 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003ff0:	78fb      	ldrb	r3, [r7, #3]
 8003ff2:	015b      	lsls	r3, r3, #5
 8003ff4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	4413      	add	r3, r2
 8003ffc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2201      	movs	r2, #1
 8004008:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800400a:	78fb      	ldrb	r3, [r7, #3]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	b2da      	uxtb	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800401c:	2b01      	cmp	r3, #1
 800401e:	d101      	bne.n	8004024 <HAL_PCD_EP_SetStall+0x72>
 8004020:	2302      	movs	r3, #2
 8004022:	e01c      	b.n	800405e <HAL_PCD_EP_SetStall+0xac>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68f9      	ldr	r1, [r7, #12]
 8004032:	4618      	mov	r0, r3
 8004034:	f003 fa9e 	bl	8007574 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004038:	78fb      	ldrb	r3, [r7, #3]
 800403a:	f003 0307 	and.w	r3, r3, #7
 800403e:	2b00      	cmp	r3, #0
 8004040:	d108      	bne.n	8004054 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800404c:	4619      	mov	r1, r3
 800404e:	4610      	mov	r0, r2
 8004050:	f003 fb9c 	bl	800778c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
 800406e:	460b      	mov	r3, r1
 8004070:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004072:	78fb      	ldrb	r3, [r7, #3]
 8004074:	f003 020f 	and.w	r2, r3, #15
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	d901      	bls.n	8004084 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e03a      	b.n	80040fa <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004088:	2b00      	cmp	r3, #0
 800408a:	da0b      	bge.n	80040a4 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800408c:	78fb      	ldrb	r3, [r7, #3]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	015b      	lsls	r3, r3, #5
 8004094:	3328      	adds	r3, #40	; 0x28
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	4413      	add	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2201      	movs	r2, #1
 80040a0:	705a      	strb	r2, [r3, #1]
 80040a2:	e00b      	b.n	80040bc <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	015b      	lsls	r3, r3, #5
 80040ac:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	4413      	add	r3, r2
 80040b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040c2:	78fb      	ldrb	r3, [r7, #3]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_PCD_EP_ClrStall+0x76>
 80040d8:	2302      	movs	r3, #2
 80040da:	e00e      	b.n	80040fa <HAL_PCD_EP_ClrStall+0x94>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68f9      	ldr	r1, [r7, #12]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f003 fa84 	bl	80075f8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}

08004102 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b082      	sub	sp, #8
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
 800410a:	460b      	mov	r3, r1
 800410c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004114:	2b01      	cmp	r3, #1
 8004116:	d101      	bne.n	800411c <HAL_PCD_EP_Flush+0x1a>
 8004118:	2302      	movs	r3, #2
 800411a:	e01b      	b.n	8004154 <HAL_PCD_EP_Flush+0x52>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  if ((ep_addr & 0x80U) == 0x80U)
 8004124:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004128:	2b00      	cmp	r3, #0
 800412a:	da09      	bge.n	8004140 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	78fb      	ldrb	r3, [r7, #3]
 8004132:	f003 0307 	and.w	r3, r3, #7
 8004136:	4619      	mov	r1, r3
 8004138:	4610      	mov	r0, r2
 800413a:	f002 faca 	bl	80066d2 <USB_FlushTxFifo>
 800413e:	e004      	b.n	800414a <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4618      	mov	r0, r3
 8004146:	f002 facf 	bl	80066e8 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3708      	adds	r7, #8
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800415c:	b590      	push	{r4, r7, lr}
 800415e:	b089      	sub	sp, #36	; 0x24
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004164:	e282      	b.n	800466c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800416e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004170:	8afb      	ldrh	r3, [r7, #22]
 8004172:	b2db      	uxtb	r3, r3
 8004174:	f003 030f 	and.w	r3, r3, #15
 8004178:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 800417a:	7d7b      	ldrb	r3, [r7, #21]
 800417c:	2b00      	cmp	r3, #0
 800417e:	f040 8142 	bne.w	8004406 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004182:	8afb      	ldrh	r3, [r7, #22]
 8004184:	f003 0310 	and.w	r3, r3, #16
 8004188:	2b00      	cmp	r3, #0
 800418a:	d151      	bne.n	8004230 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	881b      	ldrh	r3, [r3, #0]
 8004192:	b29b      	uxth	r3, r3
 8004194:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800419c:	b29c      	uxth	r4, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80041a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	3328      	adds	r3, #40	; 0x28
 80041b2:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041bc:	b29b      	uxth	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	4413      	add	r3, r2
 80041c8:	3302      	adds	r3, #2
 80041ca:	005b      	lsls	r3, r3, #1
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6812      	ldr	r2, [r2, #0]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041d6:	881b      	ldrh	r3, [r3, #0]
 80041d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	695a      	ldr	r2, [r3, #20]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	441a      	add	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80041ee:	2100      	movs	r1, #0
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f005 fff9 	bl	800a1e8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f000 8234 	beq.w	800466c <PCD_EP_ISR_Handler+0x510>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	2b00      	cmp	r3, #0
 800420a:	f040 822f 	bne.w	800466c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004214:	b2db      	uxtb	r3, r3
 8004216:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800421a:	b2da      	uxtb	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	b292      	uxth	r2, r2
 8004222:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800422e:	e21d      	b.n	800466c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004236:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004240:	8a7b      	ldrh	r3, [r7, #18]
 8004242:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004246:	2b00      	cmp	r3, #0
 8004248:	d033      	beq.n	80042b2 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004252:	b29b      	uxth	r3, r3
 8004254:	461a      	mov	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	4413      	add	r3, r2
 800425e:	3306      	adds	r3, #6
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6812      	ldr	r2, [r2, #0]
 8004266:	4413      	add	r3, r2
 8004268:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800426c:	881b      	ldrh	r3, [r3, #0]
 800426e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6818      	ldr	r0, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004288:	b29b      	uxth	r3, r3
 800428a:	f003 face 	bl	800782a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	881b      	ldrh	r3, [r3, #0]
 8004294:	b29a      	uxth	r2, r3
 8004296:	f640 738f 	movw	r3, #3983	; 0xf8f
 800429a:	4013      	ands	r3, r2
 800429c:	b29c      	uxth	r4, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80042a6:	b292      	uxth	r2, r2
 80042a8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f005 ff72 	bl	800a194 <HAL_PCD_SetupStageCallback>
 80042b0:	e1dc      	b.n	800466c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80042b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f280 81d8 	bge.w	800466c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	881b      	ldrh	r3, [r3, #0]
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80042c8:	4013      	ands	r3, r2
 80042ca:	b29c      	uxth	r4, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80042d4:	b292      	uxth	r2, r2
 80042d6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	461a      	mov	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	4413      	add	r3, r2
 80042ec:	3306      	adds	r3, #6
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	6812      	ldr	r2, [r2, #0]
 80042f4:	4413      	add	r3, r2
 80042f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042fa:	881b      	ldrh	r3, [r3, #0]
 80042fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	69db      	ldr	r3, [r3, #28]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d019      	beq.n	8004340 <PCD_EP_ISR_Handler+0x1e4>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	695b      	ldr	r3, [r3, #20]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d015      	beq.n	8004340 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6818      	ldr	r0, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6959      	ldr	r1, [r3, #20]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004324:	b29b      	uxth	r3, r3
 8004326:	f003 fa80 	bl	800782a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	695a      	ldr	r2, [r3, #20]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	441a      	add	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004338:	2100      	movs	r1, #0
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f005 ff3c 	bl	800a1b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	461c      	mov	r4, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800434e:	b29b      	uxth	r3, r3
 8004350:	441c      	add	r4, r3
 8004352:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8004356:	461c      	mov	r4, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10e      	bne.n	800437e <PCD_EP_ISR_Handler+0x222>
 8004360:	8823      	ldrh	r3, [r4, #0]
 8004362:	b29b      	uxth	r3, r3
 8004364:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004368:	b29b      	uxth	r3, r3
 800436a:	8023      	strh	r3, [r4, #0]
 800436c:	8823      	ldrh	r3, [r4, #0]
 800436e:	b29b      	uxth	r3, r3
 8004370:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004374:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004378:	b29b      	uxth	r3, r3
 800437a:	8023      	strh	r3, [r4, #0]
 800437c:	e02d      	b.n	80043da <PCD_EP_ISR_Handler+0x27e>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	2b3e      	cmp	r3, #62	; 0x3e
 8004384:	d812      	bhi.n	80043ac <PCD_EP_ISR_Handler+0x250>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	085b      	lsrs	r3, r3, #1
 800438c:	61bb      	str	r3, [r7, #24]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <PCD_EP_ISR_Handler+0x244>
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	3301      	adds	r3, #1
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	029b      	lsls	r3, r3, #10
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	8023      	strh	r3, [r4, #0]
 80043aa:	e016      	b.n	80043da <PCD_EP_ISR_Handler+0x27e>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	691b      	ldr	r3, [r3, #16]
 80043b0:	095b      	lsrs	r3, r3, #5
 80043b2:	61bb      	str	r3, [r7, #24]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	f003 031f 	and.w	r3, r3, #31
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d102      	bne.n	80043c6 <PCD_EP_ISR_Handler+0x26a>
 80043c0:	69bb      	ldr	r3, [r7, #24]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	61bb      	str	r3, [r7, #24]
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	029b      	lsls	r3, r3, #10
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	881b      	ldrh	r3, [r3, #0]
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ea:	b29c      	uxth	r4, r3
 80043ec:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80043f0:	b29c      	uxth	r4, r3
 80043f2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80043f6:	b29c      	uxth	r4, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	4ba2      	ldr	r3, [pc, #648]	; (8004688 <PCD_EP_ISR_Handler+0x52c>)
 80043fe:	4323      	orrs	r3, r4
 8004400:	b29b      	uxth	r3, r3
 8004402:	8013      	strh	r3, [r2, #0]
 8004404:	e132      	b.n	800466c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	7d7b      	ldrb	r3, [r7, #21]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	881b      	ldrh	r3, [r3, #0]
 8004414:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004416:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800441a:	2b00      	cmp	r3, #0
 800441c:	f280 80d1 	bge.w	80045c2 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	461a      	mov	r2, r3
 8004426:	7d7b      	ldrb	r3, [r7, #21]
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	4413      	add	r3, r2
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	b29a      	uxth	r2, r3
 8004430:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004434:	4013      	ands	r3, r2
 8004436:	b29c      	uxth	r4, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	7d7b      	ldrb	r3, [r7, #21]
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	4413      	add	r3, r2
 8004444:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004448:	b292      	uxth	r2, r2
 800444a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800444c:	7d7b      	ldrb	r3, [r7, #21]
 800444e:	015b      	lsls	r3, r3, #5
 8004450:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	4413      	add	r3, r2
 8004458:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	7b1b      	ldrb	r3, [r3, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d121      	bne.n	80044a6 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800446a:	b29b      	uxth	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	4413      	add	r3, r2
 8004476:	3306      	adds	r3, #6
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6812      	ldr	r2, [r2, #0]
 800447e:	4413      	add	r3, r2
 8004480:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004484:	881b      	ldrh	r3, [r3, #0]
 8004486:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800448a:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 800448c:	8bfb      	ldrh	r3, [r7, #30]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d072      	beq.n	8004578 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6818      	ldr	r0, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6959      	ldr	r1, [r3, #20]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	88da      	ldrh	r2, [r3, #6]
 800449e:	8bfb      	ldrh	r3, [r7, #30]
 80044a0:	f003 f9c3 	bl	800782a <USB_ReadPMA>
 80044a4:	e068      	b.n	8004578 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	461a      	mov	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	4413      	add	r3, r2
 80044b4:	881b      	ldrh	r3, [r3, #0]
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d021      	beq.n	8004504 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	461a      	mov	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	4413      	add	r3, r2
 80044d4:	3302      	adds	r3, #2
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80044e2:	881b      	ldrh	r3, [r3, #0]
 80044e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044e8:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 80044ea:	8bfb      	ldrh	r3, [r7, #30]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d02a      	beq.n	8004546 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6818      	ldr	r0, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6959      	ldr	r1, [r3, #20]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	891a      	ldrh	r2, [r3, #8]
 80044fc:	8bfb      	ldrh	r3, [r7, #30]
 80044fe:	f003 f994 	bl	800782a <USB_ReadPMA>
 8004502:	e020      	b.n	8004546 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800450c:	b29b      	uxth	r3, r3
 800450e:	461a      	mov	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	00db      	lsls	r3, r3, #3
 8004516:	4413      	add	r3, r2
 8004518:	3306      	adds	r3, #6
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6812      	ldr	r2, [r2, #0]
 8004520:	4413      	add	r3, r2
 8004522:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004526:	881b      	ldrh	r3, [r3, #0]
 8004528:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800452c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800452e:	8bfb      	ldrh	r3, [r7, #30]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d008      	beq.n	8004546 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6818      	ldr	r0, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6959      	ldr	r1, [r3, #20]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	895a      	ldrh	r2, [r3, #10]
 8004540:	8bfb      	ldrh	r3, [r7, #30]
 8004542:	f003 f972 	bl	800782a <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	461a      	mov	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4413      	add	r3, r2
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	b29b      	uxth	r3, r3
 8004558:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800455c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004560:	b29c      	uxth	r4, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	461a      	mov	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	441a      	add	r2, r3
 8004570:	4b46      	ldr	r3, [pc, #280]	; (800468c <PCD_EP_ISR_Handler+0x530>)
 8004572:	4323      	orrs	r3, r4
 8004574:	b29b      	uxth	r3, r3
 8004576:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	69da      	ldr	r2, [r3, #28]
 800457c:	8bfb      	ldrh	r3, [r7, #30]
 800457e:	441a      	add	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	695a      	ldr	r2, [r3, #20]
 8004588:	8bfb      	ldrh	r3, [r7, #30]
 800458a:	441a      	add	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d004      	beq.n	80045a2 <PCD_EP_ISR_Handler+0x446>
 8004598:	8bfa      	ldrh	r2, [r7, #30]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d206      	bcs.n	80045b0 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	4619      	mov	r1, r3
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f005 fe05 	bl	800a1b8 <HAL_PCD_DataOutStageCallback>
 80045ae:	e008      	b.n	80045c2 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	7819      	ldrb	r1, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	695a      	ldr	r2, [r3, #20]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f7ff fc71 	bl	8003ea4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80045c2:	8a7b      	ldrh	r3, [r7, #18]
 80045c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d04f      	beq.n	800466c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 80045cc:	7d7b      	ldrb	r3, [r7, #21]
 80045ce:	015b      	lsls	r3, r3, #5
 80045d0:	3328      	adds	r3, #40	; 0x28
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	4413      	add	r3, r2
 80045d6:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	461a      	mov	r2, r3
 80045de:	7d7b      	ldrb	r3, [r7, #21]
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	4413      	add	r3, r2
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80045ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045f0:	b29c      	uxth	r4, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	461a      	mov	r2, r3
 80045f8:	7d7b      	ldrb	r3, [r7, #21]
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	441a      	add	r2, r3
 80045fe:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004602:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004606:	b29b      	uxth	r3, r3
 8004608:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004612:	b29b      	uxth	r3, r3
 8004614:	461a      	mov	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	4413      	add	r3, r2
 800461e:	3302      	adds	r3, #2
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	4413      	add	r3, r2
 8004628:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800462c:	881b      	ldrh	r3, [r3, #0]
 800462e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	695a      	ldr	r2, [r3, #20]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	441a      	add	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d106      	bne.n	800465a <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	4619      	mov	r1, r3
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f005 fdc8 	bl	800a1e8 <HAL_PCD_DataInStageCallback>
 8004658:	e008      	b.n	800466c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	7819      	ldrb	r1, [r3, #0]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	695a      	ldr	r2, [r3, #20]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7ff fc6a 	bl	8003f40 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004674:	b29b      	uxth	r3, r3
 8004676:	b21b      	sxth	r3, r3
 8004678:	2b00      	cmp	r3, #0
 800467a:	f6ff ad74 	blt.w	8004166 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3724      	adds	r7, #36	; 0x24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd90      	pop	{r4, r7, pc}
 8004688:	ffff8080 	.word	0xffff8080
 800468c:	ffff80c0 	.word	0xffff80c0

08004690 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004690:	b480      	push	{r7}
 8004692:	b087      	sub	sp, #28
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	607b      	str	r3, [r7, #4]
 800469a:	460b      	mov	r3, r1
 800469c:	817b      	strh	r3, [r7, #10]
 800469e:	4613      	mov	r3, r2
 80046a0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80046a2:	897b      	ldrh	r3, [r7, #10]
 80046a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d008      	beq.n	80046c0 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046ae:	897b      	ldrh	r3, [r7, #10]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	015b      	lsls	r3, r3, #5
 80046b6:	3328      	adds	r3, #40	; 0x28
 80046b8:	68fa      	ldr	r2, [r7, #12]
 80046ba:	4413      	add	r3, r2
 80046bc:	617b      	str	r3, [r7, #20]
 80046be:	e006      	b.n	80046ce <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80046c0:	897b      	ldrh	r3, [r7, #10]
 80046c2:	015b      	lsls	r3, r3, #5
 80046c4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	4413      	add	r3, r2
 80046cc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80046ce:	893b      	ldrh	r3, [r7, #8]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d107      	bne.n	80046e4 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	2200      	movs	r2, #0
 80046d8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	b29a      	uxth	r2, r3
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	80da      	strh	r2, [r3, #6]
 80046e2:	e00b      	b.n	80046fc <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2201      	movs	r2, #1
 80046e8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	0c1b      	lsrs	r3, r3, #16
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	371c      	adds	r7, #28
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr

08004708 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e26c      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	f000 8087 	beq.w	8004836 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004728:	4b92      	ldr	r3, [pc, #584]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f003 030c 	and.w	r3, r3, #12
 8004730:	2b04      	cmp	r3, #4
 8004732:	d00c      	beq.n	800474e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004734:	4b8f      	ldr	r3, [pc, #572]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f003 030c 	and.w	r3, r3, #12
 800473c:	2b08      	cmp	r3, #8
 800473e:	d112      	bne.n	8004766 <HAL_RCC_OscConfig+0x5e>
 8004740:	4b8c      	ldr	r3, [pc, #560]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800474c:	d10b      	bne.n	8004766 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800474e:	4b89      	ldr	r3, [pc, #548]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d06c      	beq.n	8004834 <HAL_RCC_OscConfig+0x12c>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d168      	bne.n	8004834 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e246      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800476e:	d106      	bne.n	800477e <HAL_RCC_OscConfig+0x76>
 8004770:	4b80      	ldr	r3, [pc, #512]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a7f      	ldr	r2, [pc, #508]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004776:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800477a:	6013      	str	r3, [r2, #0]
 800477c:	e02e      	b.n	80047dc <HAL_RCC_OscConfig+0xd4>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10c      	bne.n	80047a0 <HAL_RCC_OscConfig+0x98>
 8004786:	4b7b      	ldr	r3, [pc, #492]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a7a      	ldr	r2, [pc, #488]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 800478c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004790:	6013      	str	r3, [r2, #0]
 8004792:	4b78      	ldr	r3, [pc, #480]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a77      	ldr	r2, [pc, #476]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004798:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800479c:	6013      	str	r3, [r2, #0]
 800479e:	e01d      	b.n	80047dc <HAL_RCC_OscConfig+0xd4>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047a8:	d10c      	bne.n	80047c4 <HAL_RCC_OscConfig+0xbc>
 80047aa:	4b72      	ldr	r3, [pc, #456]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a71      	ldr	r2, [pc, #452]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047b4:	6013      	str	r3, [r2, #0]
 80047b6:	4b6f      	ldr	r3, [pc, #444]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a6e      	ldr	r2, [pc, #440]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047c0:	6013      	str	r3, [r2, #0]
 80047c2:	e00b      	b.n	80047dc <HAL_RCC_OscConfig+0xd4>
 80047c4:	4b6b      	ldr	r3, [pc, #428]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a6a      	ldr	r2, [pc, #424]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	4b68      	ldr	r3, [pc, #416]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a67      	ldr	r2, [pc, #412]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80047d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d013      	beq.n	800480c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e4:	f7fd fb7e 	bl	8001ee4 <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047ec:	f7fd fb7a 	bl	8001ee4 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b64      	cmp	r3, #100	; 0x64
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e1fa      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047fe:	4b5d      	ldr	r3, [pc, #372]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d0f0      	beq.n	80047ec <HAL_RCC_OscConfig+0xe4>
 800480a:	e014      	b.n	8004836 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480c:	f7fd fb6a 	bl	8001ee4 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004814:	f7fd fb66 	bl	8001ee4 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b64      	cmp	r3, #100	; 0x64
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e1e6      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004826:	4b53      	ldr	r3, [pc, #332]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x10c>
 8004832:	e000      	b.n	8004836 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004834:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d063      	beq.n	800490a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004842:	4b4c      	ldr	r3, [pc, #304]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f003 030c 	and.w	r3, r3, #12
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00b      	beq.n	8004866 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800484e:	4b49      	ldr	r3, [pc, #292]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f003 030c 	and.w	r3, r3, #12
 8004856:	2b08      	cmp	r3, #8
 8004858:	d11c      	bne.n	8004894 <HAL_RCC_OscConfig+0x18c>
 800485a:	4b46      	ldr	r3, [pc, #280]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d116      	bne.n	8004894 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004866:	4b43      	ldr	r3, [pc, #268]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d005      	beq.n	800487e <HAL_RCC_OscConfig+0x176>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d001      	beq.n	800487e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e1ba      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800487e:	4b3d      	ldr	r3, [pc, #244]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	00db      	lsls	r3, r3, #3
 800488c:	4939      	ldr	r1, [pc, #228]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 800488e:	4313      	orrs	r3, r2
 8004890:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004892:	e03a      	b.n	800490a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d020      	beq.n	80048de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800489c:	4b36      	ldr	r3, [pc, #216]	; (8004978 <HAL_RCC_OscConfig+0x270>)
 800489e:	2201      	movs	r2, #1
 80048a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a2:	f7fd fb1f 	bl	8001ee4 <HAL_GetTick>
 80048a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048a8:	e008      	b.n	80048bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048aa:	f7fd fb1b 	bl	8001ee4 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e19b      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048bc:	4b2d      	ldr	r3, [pc, #180]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0f0      	beq.n	80048aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048c8:	4b2a      	ldr	r3, [pc, #168]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	4927      	ldr	r1, [pc, #156]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	600b      	str	r3, [r1, #0]
 80048dc:	e015      	b.n	800490a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048de:	4b26      	ldr	r3, [pc, #152]	; (8004978 <HAL_RCC_OscConfig+0x270>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e4:	f7fd fafe 	bl	8001ee4 <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048ec:	f7fd fafa 	bl	8001ee4 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e17a      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048fe:	4b1d      	ldr	r3, [pc, #116]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1f0      	bne.n	80048ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0308 	and.w	r3, r3, #8
 8004912:	2b00      	cmp	r3, #0
 8004914:	d03a      	beq.n	800498c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d019      	beq.n	8004952 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800491e:	4b17      	ldr	r3, [pc, #92]	; (800497c <HAL_RCC_OscConfig+0x274>)
 8004920:	2201      	movs	r2, #1
 8004922:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004924:	f7fd fade 	bl	8001ee4 <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800492c:	f7fd fada 	bl	8001ee4 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e15a      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800493e:	4b0d      	ldr	r3, [pc, #52]	; (8004974 <HAL_RCC_OscConfig+0x26c>)
 8004940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004942:	f003 0302 	and.w	r3, r3, #2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0f0      	beq.n	800492c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800494a:	2001      	movs	r0, #1
 800494c:	f000 fb0a 	bl	8004f64 <RCC_Delay>
 8004950:	e01c      	b.n	800498c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004952:	4b0a      	ldr	r3, [pc, #40]	; (800497c <HAL_RCC_OscConfig+0x274>)
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004958:	f7fd fac4 	bl	8001ee4 <HAL_GetTick>
 800495c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800495e:	e00f      	b.n	8004980 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004960:	f7fd fac0 	bl	8001ee4 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b02      	cmp	r3, #2
 800496c:	d908      	bls.n	8004980 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e140      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
 8004972:	bf00      	nop
 8004974:	40021000 	.word	0x40021000
 8004978:	42420000 	.word	0x42420000
 800497c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004980:	4b9e      	ldr	r3, [pc, #632]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1e9      	bne.n	8004960 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0304 	and.w	r3, r3, #4
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 80a6 	beq.w	8004ae6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800499a:	2300      	movs	r3, #0
 800499c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800499e:	4b97      	ldr	r3, [pc, #604]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 80049a0:	69db      	ldr	r3, [r3, #28]
 80049a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10d      	bne.n	80049c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049aa:	4b94      	ldr	r3, [pc, #592]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 80049ac:	69db      	ldr	r3, [r3, #28]
 80049ae:	4a93      	ldr	r2, [pc, #588]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 80049b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049b4:	61d3      	str	r3, [r2, #28]
 80049b6:	4b91      	ldr	r3, [pc, #580]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049be:	60bb      	str	r3, [r7, #8]
 80049c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049c2:	2301      	movs	r3, #1
 80049c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049c6:	4b8e      	ldr	r3, [pc, #568]	; (8004c00 <HAL_RCC_OscConfig+0x4f8>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d118      	bne.n	8004a04 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049d2:	4b8b      	ldr	r3, [pc, #556]	; (8004c00 <HAL_RCC_OscConfig+0x4f8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a8a      	ldr	r2, [pc, #552]	; (8004c00 <HAL_RCC_OscConfig+0x4f8>)
 80049d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049de:	f7fd fa81 	bl	8001ee4 <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049e4:	e008      	b.n	80049f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049e6:	f7fd fa7d 	bl	8001ee4 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	2b64      	cmp	r3, #100	; 0x64
 80049f2:	d901      	bls.n	80049f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e0fd      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f8:	4b81      	ldr	r3, [pc, #516]	; (8004c00 <HAL_RCC_OscConfig+0x4f8>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d0f0      	beq.n	80049e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d106      	bne.n	8004a1a <HAL_RCC_OscConfig+0x312>
 8004a0c:	4b7b      	ldr	r3, [pc, #492]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	4a7a      	ldr	r2, [pc, #488]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a12:	f043 0301 	orr.w	r3, r3, #1
 8004a16:	6213      	str	r3, [r2, #32]
 8004a18:	e02d      	b.n	8004a76 <HAL_RCC_OscConfig+0x36e>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10c      	bne.n	8004a3c <HAL_RCC_OscConfig+0x334>
 8004a22:	4b76      	ldr	r3, [pc, #472]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	4a75      	ldr	r2, [pc, #468]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a28:	f023 0301 	bic.w	r3, r3, #1
 8004a2c:	6213      	str	r3, [r2, #32]
 8004a2e:	4b73      	ldr	r3, [pc, #460]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a30:	6a1b      	ldr	r3, [r3, #32]
 8004a32:	4a72      	ldr	r2, [pc, #456]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a34:	f023 0304 	bic.w	r3, r3, #4
 8004a38:	6213      	str	r3, [r2, #32]
 8004a3a:	e01c      	b.n	8004a76 <HAL_RCC_OscConfig+0x36e>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	2b05      	cmp	r3, #5
 8004a42:	d10c      	bne.n	8004a5e <HAL_RCC_OscConfig+0x356>
 8004a44:	4b6d      	ldr	r3, [pc, #436]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a46:	6a1b      	ldr	r3, [r3, #32]
 8004a48:	4a6c      	ldr	r2, [pc, #432]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a4a:	f043 0304 	orr.w	r3, r3, #4
 8004a4e:	6213      	str	r3, [r2, #32]
 8004a50:	4b6a      	ldr	r3, [pc, #424]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	4a69      	ldr	r2, [pc, #420]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a56:	f043 0301 	orr.w	r3, r3, #1
 8004a5a:	6213      	str	r3, [r2, #32]
 8004a5c:	e00b      	b.n	8004a76 <HAL_RCC_OscConfig+0x36e>
 8004a5e:	4b67      	ldr	r3, [pc, #412]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	4a66      	ldr	r2, [pc, #408]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a64:	f023 0301 	bic.w	r3, r3, #1
 8004a68:	6213      	str	r3, [r2, #32]
 8004a6a:	4b64      	ldr	r3, [pc, #400]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	4a63      	ldr	r2, [pc, #396]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a70:	f023 0304 	bic.w	r3, r3, #4
 8004a74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d015      	beq.n	8004aaa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a7e:	f7fd fa31 	bl	8001ee4 <HAL_GetTick>
 8004a82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a84:	e00a      	b.n	8004a9c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a86:	f7fd fa2d 	bl	8001ee4 <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d901      	bls.n	8004a9c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e0ab      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a9c:	4b57      	ldr	r3, [pc, #348]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0ee      	beq.n	8004a86 <HAL_RCC_OscConfig+0x37e>
 8004aa8:	e014      	b.n	8004ad4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aaa:	f7fd fa1b 	bl	8001ee4 <HAL_GetTick>
 8004aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ab0:	e00a      	b.n	8004ac8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ab2:	f7fd fa17 	bl	8001ee4 <HAL_GetTick>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	1ad3      	subs	r3, r2, r3
 8004abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e095      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ac8:	4b4c      	ldr	r3, [pc, #304]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1ee      	bne.n	8004ab2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ad4:	7dfb      	ldrb	r3, [r7, #23]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d105      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ada:	4b48      	ldr	r3, [pc, #288]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004adc:	69db      	ldr	r3, [r3, #28]
 8004ade:	4a47      	ldr	r2, [pc, #284]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004ae0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ae4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f000 8081 	beq.w	8004bf2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004af0:	4b42      	ldr	r3, [pc, #264]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f003 030c 	and.w	r3, r3, #12
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d061      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d146      	bne.n	8004b92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b04:	4b3f      	ldr	r3, [pc, #252]	; (8004c04 <HAL_RCC_OscConfig+0x4fc>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b0a:	f7fd f9eb 	bl	8001ee4 <HAL_GetTick>
 8004b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b10:	e008      	b.n	8004b24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b12:	f7fd f9e7 	bl	8001ee4 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d901      	bls.n	8004b24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e067      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b24:	4b35      	ldr	r3, [pc, #212]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1f0      	bne.n	8004b12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b38:	d108      	bne.n	8004b4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b3a:	4b30      	ldr	r3, [pc, #192]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	492d      	ldr	r1, [pc, #180]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b4c:	4b2b      	ldr	r3, [pc, #172]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a19      	ldr	r1, [r3, #32]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	4927      	ldr	r1, [pc, #156]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b64:	4b27      	ldr	r3, [pc, #156]	; (8004c04 <HAL_RCC_OscConfig+0x4fc>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b6a:	f7fd f9bb 	bl	8001ee4 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b72:	f7fd f9b7 	bl	8001ee4 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e037      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004b84:	4b1d      	ldr	r3, [pc, #116]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f0      	beq.n	8004b72 <HAL_RCC_OscConfig+0x46a>
 8004b90:	e02f      	b.n	8004bf2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b92:	4b1c      	ldr	r3, [pc, #112]	; (8004c04 <HAL_RCC_OscConfig+0x4fc>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b98:	f7fd f9a4 	bl	8001ee4 <HAL_GetTick>
 8004b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b9e:	e008      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ba0:	f7fd f9a0 	bl	8001ee4 <HAL_GetTick>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e020      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bb2:	4b12      	ldr	r3, [pc, #72]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1f0      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x498>
 8004bbe:	e018      	b.n	8004bf2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	69db      	ldr	r3, [r3, #28]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d101      	bne.n	8004bcc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e013      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004bcc:	4b0b      	ldr	r3, [pc, #44]	; (8004bfc <HAL_RCC_OscConfig+0x4f4>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d106      	bne.n	8004bee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d001      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3718      	adds	r7, #24
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	40007000 	.word	0x40007000
 8004c04:	42420060 	.word	0x42420060

08004c08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e0d0      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c1c:	4b6a      	ldr	r3, [pc, #424]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d910      	bls.n	8004c4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2a:	4b67      	ldr	r3, [pc, #412]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f023 0207 	bic.w	r2, r3, #7
 8004c32:	4965      	ldr	r1, [pc, #404]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3a:	4b63      	ldr	r3, [pc, #396]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d001      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e0b8      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d020      	beq.n	8004c9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d005      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c64:	4b59      	ldr	r3, [pc, #356]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	4a58      	ldr	r2, [pc, #352]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004c6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004c6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0308 	and.w	r3, r3, #8
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d005      	beq.n	8004c88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c7c:	4b53      	ldr	r3, [pc, #332]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	4a52      	ldr	r2, [pc, #328]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004c82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004c86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c88:	4b50      	ldr	r3, [pc, #320]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	494d      	ldr	r1, [pc, #308]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d040      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d107      	bne.n	8004cbe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cae:	4b47      	ldr	r3, [pc, #284]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d115      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e07f      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d107      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cc6:	4b41      	ldr	r3, [pc, #260]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d109      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e073      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd6:	4b3d      	ldr	r3, [pc, #244]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e06b      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ce6:	4b39      	ldr	r3, [pc, #228]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f023 0203 	bic.w	r2, r3, #3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	4936      	ldr	r1, [pc, #216]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cf8:	f7fd f8f4 	bl	8001ee4 <HAL_GetTick>
 8004cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfe:	e00a      	b.n	8004d16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d00:	f7fd f8f0 	bl	8001ee4 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e053      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d16:	4b2d      	ldr	r3, [pc, #180]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f003 020c 	and.w	r2, r3, #12
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d1eb      	bne.n	8004d00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d28:	4b27      	ldr	r3, [pc, #156]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d210      	bcs.n	8004d58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d36:	4b24      	ldr	r3, [pc, #144]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f023 0207 	bic.w	r2, r3, #7
 8004d3e:	4922      	ldr	r1, [pc, #136]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d46:	4b20      	ldr	r3, [pc, #128]	; (8004dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0307 	and.w	r3, r3, #7
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d001      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e032      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d008      	beq.n	8004d76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d64:	4b19      	ldr	r3, [pc, #100]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	4916      	ldr	r1, [pc, #88]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d009      	beq.n	8004d96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d82:	4b12      	ldr	r3, [pc, #72]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	490e      	ldr	r1, [pc, #56]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d96:	f000 f821 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 8004d9a:	4601      	mov	r1, r0
 8004d9c:	4b0b      	ldr	r3, [pc, #44]	; (8004dcc <HAL_RCC_ClockConfig+0x1c4>)
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	091b      	lsrs	r3, r3, #4
 8004da2:	f003 030f 	and.w	r3, r3, #15
 8004da6:	4a0a      	ldr	r2, [pc, #40]	; (8004dd0 <HAL_RCC_ClockConfig+0x1c8>)
 8004da8:	5cd3      	ldrb	r3, [r2, r3]
 8004daa:	fa21 f303 	lsr.w	r3, r1, r3
 8004dae:	4a09      	ldr	r2, [pc, #36]	; (8004dd4 <HAL_RCC_ClockConfig+0x1cc>)
 8004db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004db2:	4b09      	ldr	r3, [pc, #36]	; (8004dd8 <HAL_RCC_ClockConfig+0x1d0>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f7fc ff2c 	bl	8001c14 <HAL_InitTick>

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	40022000 	.word	0x40022000
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	0800b2bc 	.word	0x0800b2bc
 8004dd4:	2000005c 	.word	0x2000005c
 8004dd8:	20000060 	.word	0x20000060

08004ddc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ddc:	b490      	push	{r4, r7}
 8004dde:	b08a      	sub	sp, #40	; 0x28
 8004de0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004de2:	4b2a      	ldr	r3, [pc, #168]	; (8004e8c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004de4:	1d3c      	adds	r4, r7, #4
 8004de6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004de8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004dec:	4b28      	ldr	r3, [pc, #160]	; (8004e90 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004dee:	881b      	ldrh	r3, [r3, #0]
 8004df0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	61fb      	str	r3, [r7, #28]
 8004df6:	2300      	movs	r3, #0
 8004df8:	61bb      	str	r3, [r7, #24]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8004dfe:	2300      	movs	r3, #0
 8004e00:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004e06:	4b23      	ldr	r3, [pc, #140]	; (8004e94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	f003 030c 	and.w	r3, r3, #12
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d002      	beq.n	8004e1c <HAL_RCC_GetSysClockFreq+0x40>
 8004e16:	2b08      	cmp	r3, #8
 8004e18:	d003      	beq.n	8004e22 <HAL_RCC_GetSysClockFreq+0x46>
 8004e1a:	e02d      	b.n	8004e78 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e1c:	4b1e      	ldr	r3, [pc, #120]	; (8004e98 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e1e:	623b      	str	r3, [r7, #32]
      break;
 8004e20:	e02d      	b.n	8004e7e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	0c9b      	lsrs	r3, r3, #18
 8004e26:	f003 030f 	and.w	r3, r3, #15
 8004e2a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e2e:	4413      	add	r3, r2
 8004e30:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004e34:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d013      	beq.n	8004e68 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e40:	4b14      	ldr	r3, [pc, #80]	; (8004e94 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	0c5b      	lsrs	r3, r3, #17
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e4e:	4413      	add	r3, r2
 8004e50:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004e54:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	4a0f      	ldr	r2, [pc, #60]	; (8004e98 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e5a:	fb02 f203 	mul.w	r2, r2, r3
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e64:	627b      	str	r3, [r7, #36]	; 0x24
 8004e66:	e004      	b.n	8004e72 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	4a0c      	ldr	r2, [pc, #48]	; (8004e9c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e6c:	fb02 f303 	mul.w	r3, r2, r3
 8004e70:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e74:	623b      	str	r3, [r7, #32]
      break;
 8004e76:	e002      	b.n	8004e7e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e78:	4b07      	ldr	r3, [pc, #28]	; (8004e98 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e7a:	623b      	str	r3, [r7, #32]
      break;
 8004e7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e7e:	6a3b      	ldr	r3, [r7, #32]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3728      	adds	r7, #40	; 0x28
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bc90      	pop	{r4, r7}
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	0800b054 	.word	0x0800b054
 8004e90:	0800b064 	.word	0x0800b064
 8004e94:	40021000 	.word	0x40021000
 8004e98:	007a1200 	.word	0x007a1200
 8004e9c:	003d0900 	.word	0x003d0900

08004ea0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ea4:	4b02      	ldr	r3, [pc, #8]	; (8004eb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bc80      	pop	{r7}
 8004eae:	4770      	bx	lr
 8004eb0:	2000005c 	.word	0x2000005c

08004eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004eb8:	f7ff fff2 	bl	8004ea0 <HAL_RCC_GetHCLKFreq>
 8004ebc:	4601      	mov	r1, r0
 8004ebe:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	0a1b      	lsrs	r3, r3, #8
 8004ec4:	f003 0307 	and.w	r3, r3, #7
 8004ec8:	4a03      	ldr	r2, [pc, #12]	; (8004ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004eca:	5cd3      	ldrb	r3, [r2, r3]
 8004ecc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	0800b2cc 	.word	0x0800b2cc

08004edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ee0:	f7ff ffde 	bl	8004ea0 <HAL_RCC_GetHCLKFreq>
 8004ee4:	4601      	mov	r1, r0
 8004ee6:	4b05      	ldr	r3, [pc, #20]	; (8004efc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	0adb      	lsrs	r3, r3, #11
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	4a03      	ldr	r2, [pc, #12]	; (8004f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ef2:	5cd3      	ldrb	r3, [r2, r3]
 8004ef4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	40021000 	.word	0x40021000
 8004f00:	0800b2cc 	.word	0x0800b2cc

08004f04 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	220f      	movs	r2, #15
 8004f12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004f14:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <HAL_RCC_GetClockConfig+0x58>)
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f003 0203 	and.w	r2, r3, #3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004f20:	4b0e      	ldr	r3, [pc, #56]	; (8004f5c <HAL_RCC_GetClockConfig+0x58>)
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	; (8004f5c <HAL_RCC_GetClockConfig+0x58>)
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004f38:	4b08      	ldr	r3, [pc, #32]	; (8004f5c <HAL_RCC_GetClockConfig+0x58>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	08db      	lsrs	r3, r3, #3
 8004f3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f46:	4b06      	ldr	r3, [pc, #24]	; (8004f60 <HAL_RCC_GetClockConfig+0x5c>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0207 	and.w	r2, r3, #7
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004f52:	bf00      	nop
 8004f54:	370c      	adds	r7, #12
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr
 8004f5c:	40021000 	.word	0x40021000
 8004f60:	40022000 	.word	0x40022000

08004f64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f6c:	4b0a      	ldr	r3, [pc, #40]	; (8004f98 <RCC_Delay+0x34>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a0a      	ldr	r2, [pc, #40]	; (8004f9c <RCC_Delay+0x38>)
 8004f72:	fba2 2303 	umull	r2, r3, r2, r3
 8004f76:	0a5b      	lsrs	r3, r3, #9
 8004f78:	687a      	ldr	r2, [r7, #4]
 8004f7a:	fb02 f303 	mul.w	r3, r2, r3
 8004f7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004f80:	bf00      	nop
  }
  while (Delay --);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	1e5a      	subs	r2, r3, #1
 8004f86:	60fa      	str	r2, [r7, #12]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d1f9      	bne.n	8004f80 <RCC_Delay+0x1c>
}
 8004f8c:	bf00      	nop
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc80      	pop	{r7}
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	2000005c 	.word	0x2000005c
 8004f9c:	10624dd3 	.word	0x10624dd3

08004fa0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b086      	sub	sp, #24
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	613b      	str	r3, [r7, #16]
 8004fac:	2300      	movs	r3, #0
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0301 	and.w	r3, r3, #1
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d07d      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fc0:	4b4f      	ldr	r3, [pc, #316]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10d      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fcc:	4b4c      	ldr	r3, [pc, #304]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fce:	69db      	ldr	r3, [r3, #28]
 8004fd0:	4a4b      	ldr	r2, [pc, #300]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fd6:	61d3      	str	r3, [r2, #28]
 8004fd8:	4b49      	ldr	r3, [pc, #292]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe0:	60bb      	str	r3, [r7, #8]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe8:	4b46      	ldr	r3, [pc, #280]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d118      	bne.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ff4:	4b43      	ldr	r3, [pc, #268]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a42      	ldr	r2, [pc, #264]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ffa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ffe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005000:	f7fc ff70 	bl	8001ee4 <HAL_GetTick>
 8005004:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005006:	e008      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005008:	f7fc ff6c 	bl	8001ee4 <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	2b64      	cmp	r3, #100	; 0x64
 8005014:	d901      	bls.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e06d      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800501a:	4b3a      	ldr	r3, [pc, #232]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005022:	2b00      	cmp	r3, #0
 8005024:	d0f0      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005026:	4b36      	ldr	r3, [pc, #216]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800502e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d02e      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	429a      	cmp	r2, r3
 8005042:	d027      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005044:	4b2e      	ldr	r3, [pc, #184]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800504c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800504e:	4b2e      	ldr	r3, [pc, #184]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005050:	2201      	movs	r2, #1
 8005052:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005054:	4b2c      	ldr	r3, [pc, #176]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005056:	2200      	movs	r2, #0
 8005058:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800505a:	4a29      	ldr	r2, [pc, #164]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d014      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800506a:	f7fc ff3b 	bl	8001ee4 <HAL_GetTick>
 800506e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005070:	e00a      	b.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005072:	f7fc ff37 	bl	8001ee4 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005080:	4293      	cmp	r3, r2
 8005082:	d901      	bls.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e036      	b.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005088:	4b1d      	ldr	r3, [pc, #116]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0ee      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005094:	4b1a      	ldr	r3, [pc, #104]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005096:	6a1b      	ldr	r3, [r3, #32]
 8005098:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	4917      	ldr	r1, [pc, #92]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050a6:	7dfb      	ldrb	r3, [r7, #23]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d105      	bne.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050ac:	4b14      	ldr	r3, [pc, #80]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ae:	69db      	ldr	r3, [r3, #28]
 80050b0:	4a13      	ldr	r2, [pc, #76]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050b6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d008      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050c4:	4b0e      	ldr	r3, [pc, #56]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	490b      	ldr	r1, [pc, #44]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f003 0310 	and.w	r3, r3, #16
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d008      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050e2:	4b07      	ldr	r3, [pc, #28]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	4904      	ldr	r1, [pc, #16]	; (8005100 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3718      	adds	r7, #24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	40021000 	.word	0x40021000
 8005104:	40007000 	.word	0x40007000
 8005108:	42420440 	.word	0x42420440

0800510c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e053      	b.n	80051c6 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d106      	bne.n	800513e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7fc fc6d 	bl	8001a18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2202      	movs	r2, #2
 8005142:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005154:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	431a      	orrs	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	431a      	orrs	r2, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	69db      	ldr	r3, [r3, #28]
 8005180:	431a      	orrs	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	ea42 0103 	orr.w	r1, r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	430a      	orrs	r2, r1
 8005194:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	699b      	ldr	r3, [r3, #24]
 800519a:	0c1a      	lsrs	r2, r3, #16
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f002 0204 	and.w	r2, r2, #4
 80051a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	69da      	ldr	r2, [r3, #28]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b088      	sub	sp, #32
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	60f8      	str	r0, [r7, #12]
 80051d6:	60b9      	str	r1, [r7, #8]
 80051d8:	603b      	str	r3, [r7, #0]
 80051da:	4613      	mov	r3, r2
 80051dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051de:	2300      	movs	r3, #0
 80051e0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d101      	bne.n	80051f0 <HAL_SPI_Transmit+0x22>
 80051ec:	2302      	movs	r3, #2
 80051ee:	e11e      	b.n	800542e <HAL_SPI_Transmit+0x260>
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051f8:	f7fc fe74 	bl	8001ee4 <HAL_GetTick>
 80051fc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80051fe:	88fb      	ldrh	r3, [r7, #6]
 8005200:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b01      	cmp	r3, #1
 800520c:	d002      	beq.n	8005214 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800520e:	2302      	movs	r3, #2
 8005210:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005212:	e103      	b.n	800541c <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d002      	beq.n	8005220 <HAL_SPI_Transmit+0x52>
 800521a:	88fb      	ldrh	r3, [r7, #6]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d102      	bne.n	8005226 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005224:	e0fa      	b.n	800541c <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2203      	movs	r2, #3
 800522a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	68ba      	ldr	r2, [r7, #8]
 8005238:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	88fa      	ldrh	r2, [r7, #6]
 800523e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	88fa      	ldrh	r2, [r7, #6]
 8005244:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800526c:	d107      	bne.n	800527e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800527c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005288:	2b40      	cmp	r3, #64	; 0x40
 800528a:	d007      	beq.n	800529c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800529a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052a4:	d14b      	bne.n	800533e <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <HAL_SPI_Transmit+0xe6>
 80052ae:	8afb      	ldrh	r3, [r7, #22]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d13e      	bne.n	8005332 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b8:	881a      	ldrh	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c4:	1c9a      	adds	r2, r3, #2
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80052d8:	e02b      	b.n	8005332 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d112      	bne.n	800530e <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ec:	881a      	ldrh	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f8:	1c9a      	adds	r2, r3, #2
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	86da      	strh	r2, [r3, #54]	; 0x36
 800530c:	e011      	b.n	8005332 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800530e:	f7fc fde9 	bl	8001ee4 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	429a      	cmp	r2, r3
 800531c:	d803      	bhi.n	8005326 <HAL_SPI_Transmit+0x158>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005324:	d102      	bne.n	800532c <HAL_SPI_Transmit+0x15e>
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d102      	bne.n	8005332 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005330:	e074      	b.n	800541c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1ce      	bne.n	80052da <HAL_SPI_Transmit+0x10c>
 800533c:	e04c      	b.n	80053d8 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d002      	beq.n	800534c <HAL_SPI_Transmit+0x17e>
 8005346:	8afb      	ldrh	r3, [r7, #22]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d140      	bne.n	80053ce <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	330c      	adds	r3, #12
 8005356:	7812      	ldrb	r2, [r2, #0]
 8005358:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005368:	b29b      	uxth	r3, r3
 800536a:	3b01      	subs	r3, #1
 800536c:	b29a      	uxth	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005372:	e02c      	b.n	80053ce <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b02      	cmp	r3, #2
 8005380:	d113      	bne.n	80053aa <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	330c      	adds	r3, #12
 800538c:	7812      	ldrb	r2, [r2, #0]
 800538e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005394:	1c5a      	adds	r2, r3, #1
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800539e:	b29b      	uxth	r3, r3
 80053a0:	3b01      	subs	r3, #1
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	86da      	strh	r2, [r3, #54]	; 0x36
 80053a8:	e011      	b.n	80053ce <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053aa:	f7fc fd9b 	bl	8001ee4 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d803      	bhi.n	80053c2 <HAL_SPI_Transmit+0x1f4>
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c0:	d102      	bne.n	80053c8 <HAL_SPI_Transmit+0x1fa>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d102      	bne.n	80053ce <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80053cc:	e026      	b.n	800541c <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1cd      	bne.n	8005374 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053d8:	69ba      	ldr	r2, [r7, #24]
 80053da:	6839      	ldr	r1, [r7, #0]
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 fb91 	bl	8005b04 <SPI_EndRxTxTransaction>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d002      	beq.n	80053ee <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2220      	movs	r2, #32
 80053ec:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10a      	bne.n	800540c <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053f6:	2300      	movs	r3, #0
 80053f8:	613b      	str	r3, [r7, #16]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	613b      	str	r3, [r7, #16]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	613b      	str	r3, [r7, #16]
 800540a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005410:	2b00      	cmp	r3, #0
 8005412:	d002      	beq.n	800541a <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	77fb      	strb	r3, [r7, #31]
 8005418:	e000      	b.n	800541c <HAL_SPI_Transmit+0x24e>
  }

error:
 800541a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800542c:	7ffb      	ldrb	r3, [r7, #31]
}
 800542e:	4618      	mov	r0, r3
 8005430:	3720      	adds	r7, #32
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b088      	sub	sp, #32
 800543a:	af02      	add	r7, sp, #8
 800543c:	60f8      	str	r0, [r7, #12]
 800543e:	60b9      	str	r1, [r7, #8]
 8005440:	603b      	str	r3, [r7, #0]
 8005442:	4613      	mov	r3, r2
 8005444:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005452:	d112      	bne.n	800547a <HAL_SPI_Receive+0x44>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10e      	bne.n	800547a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2204      	movs	r2, #4
 8005460:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005464:	88fa      	ldrh	r2, [r7, #6]
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	4613      	mov	r3, r2
 800546c:	68ba      	ldr	r2, [r7, #8]
 800546e:	68b9      	ldr	r1, [r7, #8]
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 f8e9 	bl	8005648 <HAL_SPI_TransmitReceive>
 8005476:	4603      	mov	r3, r0
 8005478:	e0e2      	b.n	8005640 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_SPI_Receive+0x52>
 8005484:	2302      	movs	r3, #2
 8005486:	e0db      	b.n	8005640 <HAL_SPI_Receive+0x20a>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005490:	f7fc fd28 	bl	8001ee4 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d002      	beq.n	80054a8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80054a2:	2302      	movs	r3, #2
 80054a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80054a6:	e0c2      	b.n	800562e <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d002      	beq.n	80054b4 <HAL_SPI_Receive+0x7e>
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d102      	bne.n	80054ba <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80054b8:	e0b9      	b.n	800562e <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2204      	movs	r2, #4
 80054be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	88fa      	ldrh	r2, [r7, #6]
 80054d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	88fa      	ldrh	r2, [r7, #6]
 80054d8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005500:	d107      	bne.n	8005512 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005510:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800551c:	2b40      	cmp	r3, #64	; 0x40
 800551e:	d007      	beq.n	8005530 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800552e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d162      	bne.n	80055fe <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005538:	e02e      	b.n	8005598 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	2b01      	cmp	r3, #1
 8005546:	d115      	bne.n	8005574 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f103 020c 	add.w	r2, r3, #12
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005554:	7812      	ldrb	r2, [r2, #0]
 8005556:	b2d2      	uxtb	r2, r2
 8005558:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29a      	uxth	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005572:	e011      	b.n	8005598 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005574:	f7fc fcb6 	bl	8001ee4 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	429a      	cmp	r2, r3
 8005582:	d803      	bhi.n	800558c <HAL_SPI_Receive+0x156>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558a:	d102      	bne.n	8005592 <HAL_SPI_Receive+0x15c>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d102      	bne.n	8005598 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005596:	e04a      	b.n	800562e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800559c:	b29b      	uxth	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1cb      	bne.n	800553a <HAL_SPI_Receive+0x104>
 80055a2:	e031      	b.n	8005608 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d113      	bne.n	80055da <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055bc:	b292      	uxth	r2, r2
 80055be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c4:	1c9a      	adds	r2, r3, #2
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055d8:	e011      	b.n	80055fe <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055da:	f7fc fc83 	bl	8001ee4 <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d803      	bhi.n	80055f2 <HAL_SPI_Receive+0x1bc>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d102      	bne.n	80055f8 <HAL_SPI_Receive+0x1c2>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d102      	bne.n	80055fe <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80055fc:	e017      	b.n	800562e <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005602:	b29b      	uxth	r3, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1cd      	bne.n	80055a4 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	6839      	ldr	r1, [r7, #0]
 800560c:	68f8      	ldr	r0, [r7, #12]
 800560e:	f000 fa27 	bl	8005a60 <SPI_EndRxTransaction>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d002      	beq.n	800561e <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2220      	movs	r2, #32
 800561c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005622:	2b00      	cmp	r3, #0
 8005624:	d002      	beq.n	800562c <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	75fb      	strb	r3, [r7, #23]
 800562a:	e000      	b.n	800562e <HAL_SPI_Receive+0x1f8>
  }

error :
 800562c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800563e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005640:	4618      	mov	r0, r3
 8005642:	3718      	adds	r7, #24
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b08c      	sub	sp, #48	; 0x30
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
 8005654:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005656:	2301      	movs	r3, #1
 8005658:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005666:	2b01      	cmp	r3, #1
 8005668:	d101      	bne.n	800566e <HAL_SPI_TransmitReceive+0x26>
 800566a:	2302      	movs	r3, #2
 800566c:	e18a      	b.n	8005984 <HAL_SPI_TransmitReceive+0x33c>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005676:	f7fc fc35 	bl	8001ee4 <HAL_GetTick>
 800567a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800568c:	887b      	ldrh	r3, [r7, #2]
 800568e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005690:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005694:	2b01      	cmp	r3, #1
 8005696:	d00f      	beq.n	80056b8 <HAL_SPI_TransmitReceive+0x70>
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800569e:	d107      	bne.n	80056b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d103      	bne.n	80056b0 <HAL_SPI_TransmitReceive+0x68>
 80056a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056ac:	2b04      	cmp	r3, #4
 80056ae:	d003      	beq.n	80056b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80056b0:	2302      	movs	r3, #2
 80056b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80056b6:	e15b      	b.n	8005970 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d005      	beq.n	80056ca <HAL_SPI_TransmitReceive+0x82>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d002      	beq.n	80056ca <HAL_SPI_TransmitReceive+0x82>
 80056c4:	887b      	ldrh	r3, [r7, #2]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d103      	bne.n	80056d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80056d0:	e14e      	b.n	8005970 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b04      	cmp	r3, #4
 80056dc:	d003      	beq.n	80056e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2205      	movs	r2, #5
 80056e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	887a      	ldrh	r2, [r7, #2]
 80056f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	887a      	ldrh	r2, [r7, #2]
 80056fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	887a      	ldrh	r2, [r7, #2]
 8005708:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	887a      	ldrh	r2, [r7, #2]
 800570e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005726:	2b40      	cmp	r3, #64	; 0x40
 8005728:	d007      	beq.n	800573a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005738:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005742:	d178      	bne.n	8005836 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d002      	beq.n	8005752 <HAL_SPI_TransmitReceive+0x10a>
 800574c:	8b7b      	ldrh	r3, [r7, #26]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d166      	bne.n	8005820 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005756:	881a      	ldrh	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005762:	1c9a      	adds	r2, r3, #2
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800576c:	b29b      	uxth	r3, r3
 800576e:	3b01      	subs	r3, #1
 8005770:	b29a      	uxth	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005776:	e053      	b.n	8005820 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b02      	cmp	r3, #2
 8005784:	d11b      	bne.n	80057be <HAL_SPI_TransmitReceive+0x176>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800578a:	b29b      	uxth	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	d016      	beq.n	80057be <HAL_SPI_TransmitReceive+0x176>
 8005790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005792:	2b01      	cmp	r3, #1
 8005794:	d113      	bne.n	80057be <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579a:	881a      	ldrh	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057a6:	1c9a      	adds	r2, r3, #2
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	3b01      	subs	r3, #1
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057ba:	2300      	movs	r3, #0
 80057bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d119      	bne.n	8005800 <HAL_SPI_TransmitReceive+0x1b8>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d014      	beq.n	8005800 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68da      	ldr	r2, [r3, #12]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e0:	b292      	uxth	r2, r2
 80057e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e8:	1c9a      	adds	r2, r3, #2
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057fc:	2301      	movs	r3, #1
 80057fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005800:	f7fc fb70 	bl	8001ee4 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800580c:	429a      	cmp	r2, r3
 800580e:	d807      	bhi.n	8005820 <HAL_SPI_TransmitReceive+0x1d8>
 8005810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005816:	d003      	beq.n	8005820 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800581e:	e0a7      	b.n	8005970 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005824:	b29b      	uxth	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1a6      	bne.n	8005778 <HAL_SPI_TransmitReceive+0x130>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800582e:	b29b      	uxth	r3, r3
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1a1      	bne.n	8005778 <HAL_SPI_TransmitReceive+0x130>
 8005834:	e07c      	b.n	8005930 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x1fc>
 800583e:	8b7b      	ldrh	r3, [r7, #26]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d16b      	bne.n	800591c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	330c      	adds	r3, #12
 800584e:	7812      	ldrb	r2, [r2, #0]
 8005850:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005856:	1c5a      	adds	r2, r3, #1
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005860:	b29b      	uxth	r3, r3
 8005862:	3b01      	subs	r3, #1
 8005864:	b29a      	uxth	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800586a:	e057      	b.n	800591c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f003 0302 	and.w	r3, r3, #2
 8005876:	2b02      	cmp	r3, #2
 8005878:	d11c      	bne.n	80058b4 <HAL_SPI_TransmitReceive+0x26c>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	d017      	beq.n	80058b4 <HAL_SPI_TransmitReceive+0x26c>
 8005884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005886:	2b01      	cmp	r3, #1
 8005888:	d114      	bne.n	80058b4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	330c      	adds	r3, #12
 8005894:	7812      	ldrb	r2, [r2, #0]
 8005896:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058b0:	2300      	movs	r3, #0
 80058b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d119      	bne.n	80058f6 <HAL_SPI_TransmitReceive+0x2ae>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d014      	beq.n	80058f6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68da      	ldr	r2, [r3, #12]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058de:	1c5a      	adds	r2, r3, #1
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058f2:	2301      	movs	r3, #1
 80058f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80058f6:	f7fc faf5 	bl	8001ee4 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005902:	429a      	cmp	r2, r3
 8005904:	d803      	bhi.n	800590e <HAL_SPI_TransmitReceive+0x2c6>
 8005906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590c:	d102      	bne.n	8005914 <HAL_SPI_TransmitReceive+0x2cc>
 800590e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005910:	2b00      	cmp	r3, #0
 8005912:	d103      	bne.n	800591c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800591a:	e029      	b.n	8005970 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1a2      	bne.n	800586c <HAL_SPI_TransmitReceive+0x224>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800592a:	b29b      	uxth	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	d19d      	bne.n	800586c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005932:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 f8e5 	bl	8005b04 <SPI_EndRxTxTransaction>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d006      	beq.n	800594e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2220      	movs	r2, #32
 800594a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800594c:	e010      	b.n	8005970 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10b      	bne.n	800596e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005956:	2300      	movs	r3, #0
 8005958:	617b      	str	r3, [r7, #20]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	617b      	str	r3, [r7, #20]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	e000      	b.n	8005970 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800596e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005980:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005984:	4618      	mov	r0, r3
 8005986:	3730      	adds	r7, #48	; 0x30
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	603b      	str	r3, [r7, #0]
 8005998:	4613      	mov	r3, r2
 800599a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800599c:	e04c      	b.n	8005a38 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a4:	d048      	beq.n	8005a38 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80059a6:	f7fc fa9d 	bl	8001ee4 <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	683a      	ldr	r2, [r7, #0]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d902      	bls.n	80059bc <SPI_WaitFlagStateUntilTimeout+0x30>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d13d      	bne.n	8005a38 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80059ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059d4:	d111      	bne.n	80059fa <SPI_WaitFlagStateUntilTimeout+0x6e>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059de:	d004      	beq.n	80059ea <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059e8:	d107      	bne.n	80059fa <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a02:	d10f      	bne.n	8005a24 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a12:	601a      	str	r2, [r3, #0]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a22:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e00f      	b.n	8005a58 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	4013      	ands	r3, r2
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	bf0c      	ite	eq
 8005a48:	2301      	moveq	r3, #1
 8005a4a:	2300      	movne	r3, #0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	461a      	mov	r2, r3
 8005a50:	79fb      	ldrb	r3, [r7, #7]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d1a3      	bne.n	800599e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af02      	add	r7, sp, #8
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a74:	d111      	bne.n	8005a9a <SPI_EndRxTransaction+0x3a>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a7e:	d004      	beq.n	8005a8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a88:	d107      	bne.n	8005a9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a98:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005aa2:	d117      	bne.n	8005ad4 <SPI_EndRxTransaction+0x74>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aac:	d112      	bne.n	8005ad4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	9300      	str	r3, [sp, #0]
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	2101      	movs	r1, #1
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f7ff ff67 	bl	800598c <SPI_WaitFlagStateUntilTimeout>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d01a      	beq.n	8005afa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac8:	f043 0220 	orr.w	r2, r3, #32
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e013      	b.n	8005afc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	2200      	movs	r2, #0
 8005adc:	2180      	movs	r1, #128	; 0x80
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f7ff ff54 	bl	800598c <SPI_WaitFlagStateUntilTimeout>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d007      	beq.n	8005afa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aee:	f043 0220 	orr.w	r2, r3, #32
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e000      	b.n	8005afc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af02      	add	r7, sp, #8
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	2200      	movs	r2, #0
 8005b18:	2180      	movs	r1, #128	; 0x80
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f7ff ff36 	bl	800598c <SPI_WaitFlagStateUntilTimeout>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d007      	beq.n	8005b36 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2a:	f043 0220 	orr.w	r2, r3, #32
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e000      	b.n	8005b38 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3710      	adds	r7, #16
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e01d      	b.n	8005b8e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d106      	bne.n	8005b6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f815 	bl	8005b96 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4610      	mov	r0, r2
 8005b80:	f000 f962 	bl	8005e48 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3708      	adds	r7, #8
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005b96:	b480      	push	{r7}
 8005b98:	b083      	sub	sp, #12
 8005b9a:	af00      	add	r7, sp, #0
 8005b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005b9e:	bf00      	nop
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bc80      	pop	{r7}
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0201 	orr.w	r2, r2, #1
 8005bbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	f003 0307 	and.w	r3, r3, #7
 8005bca:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2b06      	cmp	r3, #6
 8005bd0:	d007      	beq.n	8005be2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f042 0201 	orr.w	r2, r2, #1
 8005be0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bc80      	pop	{r7}
 8005bec:	4770      	bx	lr

08005bee <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b082      	sub	sp, #8
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d122      	bne.n	8005c4a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d11b      	bne.n	8005c4a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f06f 0202 	mvn.w	r2, #2
 8005c1a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	f003 0303 	and.w	r3, r3, #3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d003      	beq.n	8005c38 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 f8ed 	bl	8005e10 <HAL_TIM_IC_CaptureCallback>
 8005c36:	e005      	b.n	8005c44 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f8e0 	bl	8005dfe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f8ef 	bl	8005e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	f003 0304 	and.w	r3, r3, #4
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	d122      	bne.n	8005c9e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	f003 0304 	and.w	r3, r3, #4
 8005c62:	2b04      	cmp	r3, #4
 8005c64:	d11b      	bne.n	8005c9e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f06f 0204 	mvn.w	r2, #4
 8005c6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2202      	movs	r2, #2
 8005c74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d003      	beq.n	8005c8c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f8c3 	bl	8005e10 <HAL_TIM_IC_CaptureCallback>
 8005c8a:	e005      	b.n	8005c98 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f8b6 	bl	8005dfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 f8c5 	bl	8005e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b08      	cmp	r3, #8
 8005caa:	d122      	bne.n	8005cf2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	f003 0308 	and.w	r3, r3, #8
 8005cb6:	2b08      	cmp	r3, #8
 8005cb8:	d11b      	bne.n	8005cf2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f06f 0208 	mvn.w	r2, #8
 8005cc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2204      	movs	r2, #4
 8005cc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	69db      	ldr	r3, [r3, #28]
 8005cd0:	f003 0303 	and.w	r3, r3, #3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d003      	beq.n	8005ce0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f899 	bl	8005e10 <HAL_TIM_IC_CaptureCallback>
 8005cde:	e005      	b.n	8005cec <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f88c 	bl	8005dfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f000 f89b 	bl	8005e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	f003 0310 	and.w	r3, r3, #16
 8005cfc:	2b10      	cmp	r3, #16
 8005cfe:	d122      	bne.n	8005d46 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	f003 0310 	and.w	r3, r3, #16
 8005d0a:	2b10      	cmp	r3, #16
 8005d0c:	d11b      	bne.n	8005d46 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f06f 0210 	mvn.w	r2, #16
 8005d16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2208      	movs	r2, #8
 8005d1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	69db      	ldr	r3, [r3, #28]
 8005d24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d003      	beq.n	8005d34 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 f86f 	bl	8005e10 <HAL_TIM_IC_CaptureCallback>
 8005d32:	e005      	b.n	8005d40 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 f862 	bl	8005dfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f871 	bl	8005e22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	f003 0301 	and.w	r3, r3, #1
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d10e      	bne.n	8005d72 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f003 0301 	and.w	r3, r3, #1
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d107      	bne.n	8005d72 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f06f 0201 	mvn.w	r2, #1
 8005d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7fb fdcb 	bl	8001908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7c:	2b80      	cmp	r3, #128	; 0x80
 8005d7e:	d10e      	bne.n	8005d9e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d8a:	2b80      	cmp	r3, #128	; 0x80
 8005d8c:	d107      	bne.n	8005d9e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f8c0 	bl	8005f1e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005da8:	2b40      	cmp	r3, #64	; 0x40
 8005daa:	d10e      	bne.n	8005dca <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db6:	2b40      	cmp	r3, #64	; 0x40
 8005db8:	d107      	bne.n	8005dca <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005dc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 f835 	bl	8005e34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	f003 0320 	and.w	r3, r3, #32
 8005dd4:	2b20      	cmp	r3, #32
 8005dd6:	d10e      	bne.n	8005df6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	f003 0320 	and.w	r3, r3, #32
 8005de2:	2b20      	cmp	r3, #32
 8005de4:	d107      	bne.n	8005df6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f06f 0220 	mvn.w	r2, #32
 8005dee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f88b 	bl	8005f0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005df6:	bf00      	nop
 8005df8:	3708      	adds	r7, #8
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dfe:	b480      	push	{r7}
 8005e00:	b083      	sub	sp, #12
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e06:	bf00      	nop
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bc80      	pop	{r7}
 8005e0e:	4770      	bx	lr

08005e10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e18:	bf00      	nop
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bc80      	pop	{r7}
 8005e20:	4770      	bx	lr

08005e22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e22:	b480      	push	{r7}
 8005e24:	b083      	sub	sp, #12
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e2a:	bf00      	nop
 8005e2c:	370c      	adds	r7, #12
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bc80      	pop	{r7}
 8005e32:	4770      	bx	lr

08005e34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bc80      	pop	{r7}
 8005e44:	4770      	bx	lr
	...

08005e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a29      	ldr	r2, [pc, #164]	; (8005f00 <TIM_Base_SetConfig+0xb8>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d00b      	beq.n	8005e78 <TIM_Base_SetConfig+0x30>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e66:	d007      	beq.n	8005e78 <TIM_Base_SetConfig+0x30>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a26      	ldr	r2, [pc, #152]	; (8005f04 <TIM_Base_SetConfig+0xbc>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d003      	beq.n	8005e78 <TIM_Base_SetConfig+0x30>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a25      	ldr	r2, [pc, #148]	; (8005f08 <TIM_Base_SetConfig+0xc0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d108      	bne.n	8005e8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a1c      	ldr	r2, [pc, #112]	; (8005f00 <TIM_Base_SetConfig+0xb8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d00b      	beq.n	8005eaa <TIM_Base_SetConfig+0x62>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e98:	d007      	beq.n	8005eaa <TIM_Base_SetConfig+0x62>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a19      	ldr	r2, [pc, #100]	; (8005f04 <TIM_Base_SetConfig+0xbc>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d003      	beq.n	8005eaa <TIM_Base_SetConfig+0x62>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4a18      	ldr	r2, [pc, #96]	; (8005f08 <TIM_Base_SetConfig+0xc0>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d108      	bne.n	8005ebc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	695b      	ldr	r3, [r3, #20]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	689a      	ldr	r2, [r3, #8]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a07      	ldr	r2, [pc, #28]	; (8005f00 <TIM_Base_SetConfig+0xb8>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d103      	bne.n	8005ef0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	615a      	str	r2, [r3, #20]
}
 8005ef6:	bf00      	nop
 8005ef8:	3714      	adds	r7, #20
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bc80      	pop	{r7}
 8005efe:	4770      	bx	lr
 8005f00:	40012c00 	.word	0x40012c00
 8005f04:	40000400 	.word	0x40000400
 8005f08:	40000800 	.word	0x40000800

08005f0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f14:	bf00      	nop
 8005f16:	370c      	adds	r7, #12
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bc80      	pop	{r7}
 8005f1c:	4770      	bx	lr

08005f1e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f1e:	b480      	push	{r7}
 8005f20:	b083      	sub	sp, #12
 8005f22:	af00      	add	r7, sp, #0
 8005f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f26:	bf00      	nop
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bc80      	pop	{r7}
 8005f2e:	4770      	bx	lr

08005f30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e03f      	b.n	8005fc2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d106      	bne.n	8005f5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fb fda8 	bl	8001aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2224      	movs	r2, #36	; 0x24
 8005f60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68da      	ldr	r2, [r3, #12]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f000 fa5f 	bl	8006438 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	691a      	ldr	r2, [r3, #16]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	695a      	ldr	r2, [r3, #20]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	68da      	ldr	r2, [r3, #12]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2220      	movs	r2, #32
 8005fb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2220      	movs	r2, #32
 8005fbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3708      	adds	r7, #8
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b088      	sub	sp, #32
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005fec:	2300      	movs	r3, #0
 8005fee:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f003 030f 	and.w	r3, r3, #15
 8005ffa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10d      	bne.n	800601e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	f003 0320 	and.w	r3, r3, #32
 8006008:	2b00      	cmp	r3, #0
 800600a:	d008      	beq.n	800601e <HAL_UART_IRQHandler+0x52>
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	f003 0320 	and.w	r3, r3, #32
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 f98d 	bl	8006336 <UART_Receive_IT>
      return;
 800601c:	e0cc      	b.n	80061b8 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 80ab 	beq.w	800617c <HAL_UART_IRQHandler+0x1b0>
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b00      	cmp	r3, #0
 800602e:	d105      	bne.n	800603c <HAL_UART_IRQHandler+0x70>
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006036:	2b00      	cmp	r3, #0
 8006038:	f000 80a0 	beq.w	800617c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00a      	beq.n	800605c <HAL_UART_IRQHandler+0x90>
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800604c:	2b00      	cmp	r3, #0
 800604e:	d005      	beq.n	800605c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006054:	f043 0201 	orr.w	r2, r3, #1
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	f003 0304 	and.w	r3, r3, #4
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00a      	beq.n	800607c <HAL_UART_IRQHandler+0xb0>
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	d005      	beq.n	800607c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006074:	f043 0202 	orr.w	r2, r3, #2
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	f003 0302 	and.w	r3, r3, #2
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00a      	beq.n	800609c <HAL_UART_IRQHandler+0xd0>
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d005      	beq.n	800609c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006094:	f043 0204 	orr.w	r2, r3, #4
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	f003 0308 	and.w	r3, r3, #8
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <HAL_UART_IRQHandler+0xf0>
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	f003 0301 	and.w	r3, r3, #1
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d005      	beq.n	80060bc <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060b4:	f043 0208 	orr.w	r2, r3, #8
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d078      	beq.n	80061b6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	f003 0320 	and.w	r3, r3, #32
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d007      	beq.n	80060de <HAL_UART_IRQHandler+0x112>
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	f003 0320 	and.w	r3, r3, #32
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 f92c 	bl	8006336 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	695b      	ldr	r3, [r3, #20]
 80060e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	bf14      	ite	ne
 80060ec:	2301      	movne	r3, #1
 80060ee:	2300      	moveq	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060f8:	f003 0308 	and.w	r3, r3, #8
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d102      	bne.n	8006106 <HAL_UART_IRQHandler+0x13a>
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d031      	beq.n	800616a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f877 	bl	80061fa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006116:	2b00      	cmp	r3, #0
 8006118:	d023      	beq.n	8006162 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	695a      	ldr	r2, [r3, #20]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006128:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800612e:	2b00      	cmp	r3, #0
 8006130:	d013      	beq.n	800615a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006136:	4a22      	ldr	r2, [pc, #136]	; (80061c0 <HAL_UART_IRQHandler+0x1f4>)
 8006138:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800613e:	4618      	mov	r0, r3
 8006140:	f7fc f836 	bl	80021b0 <HAL_DMA_Abort_IT>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d016      	beq.n	8006178 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800614e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006154:	4610      	mov	r0, r2
 8006156:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006158:	e00e      	b.n	8006178 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f844 	bl	80061e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006160:	e00a      	b.n	8006178 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f840 	bl	80061e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006168:	e006      	b.n	8006178 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f83c 	bl	80061e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006176:	e01e      	b.n	80061b6 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006178:	bf00      	nop
    return;
 800617a:	e01c      	b.n	80061b6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006182:	2b00      	cmp	r3, #0
 8006184:	d008      	beq.n	8006198 <HAL_UART_IRQHandler+0x1cc>
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800618c:	2b00      	cmp	r3, #0
 800618e:	d003      	beq.n	8006198 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 f863 	bl	800625c <UART_Transmit_IT>
    return;
 8006196:	e00f      	b.n	80061b8 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00a      	beq.n	80061b8 <HAL_UART_IRQHandler+0x1ec>
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d005      	beq.n	80061b8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f000 f8aa 	bl	8006306 <UART_EndTransmit_IT>
    return;
 80061b2:	bf00      	nop
 80061b4:	e000      	b.n	80061b8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80061b6:	bf00      	nop
  }
}
 80061b8:	3720      	adds	r7, #32
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	08006235 	.word	0x08006235

080061c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bc80      	pop	{r7}
 80061d4:	4770      	bx	lr

080061d6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bc80      	pop	{r7}
 80061e6:	4770      	bx	lr

080061e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bc80      	pop	{r7}
 80061f8:	4770      	bx	lr

080061fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061fa:	b480      	push	{r7}
 80061fc:	b083      	sub	sp, #12
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006210:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	695a      	ldr	r2, [r3, #20]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0201 	bic.w	r2, r2, #1
 8006220:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2220      	movs	r2, #32
 8006226:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr

08006234 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f7ff ffca 	bl	80061e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006254:	bf00      	nop
 8006256:	3710      	adds	r7, #16
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b21      	cmp	r3, #33	; 0x21
 800626e:	d144      	bne.n	80062fa <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006278:	d11a      	bne.n	80062b0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	881b      	ldrh	r3, [r3, #0]
 8006284:	461a      	mov	r2, r3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800628e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	691b      	ldr	r3, [r3, #16]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d105      	bne.n	80062a4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	1c9a      	adds	r2, r3, #2
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	621a      	str	r2, [r3, #32]
 80062a2:	e00e      	b.n	80062c2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a1b      	ldr	r3, [r3, #32]
 80062a8:	1c5a      	adds	r2, r3, #1
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	621a      	str	r2, [r3, #32]
 80062ae:	e008      	b.n	80062c2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	1c59      	adds	r1, r3, #1
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	6211      	str	r1, [r2, #32]
 80062ba:	781a      	ldrb	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	3b01      	subs	r3, #1
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	4619      	mov	r1, r3
 80062d0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d10f      	bne.n	80062f6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68da      	ldr	r2, [r3, #12]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062e4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062f4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062f6:	2300      	movs	r3, #0
 80062f8:	e000      	b.n	80062fc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80062fa:	2302      	movs	r3, #2
  }
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	bc80      	pop	{r7}
 8006304:	4770      	bx	lr

08006306 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006306:	b580      	push	{r7, lr}
 8006308:	b082      	sub	sp, #8
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800631c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2220      	movs	r2, #32
 8006322:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7ff ff4c 	bl	80061c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	4618      	mov	r0, r3
 8006330:	3708      	adds	r7, #8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006336:	b580      	push	{r7, lr}
 8006338:	b084      	sub	sp, #16
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006344:	b2db      	uxtb	r3, r3
 8006346:	2b22      	cmp	r3, #34	; 0x22
 8006348:	d171      	bne.n	800642e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006352:	d123      	bne.n	800639c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006358:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d10e      	bne.n	8006380 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	b29b      	uxth	r3, r3
 800636a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800636e:	b29a      	uxth	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006378:	1c9a      	adds	r2, r3, #2
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	629a      	str	r2, [r3, #40]	; 0x28
 800637e:	e029      	b.n	80063d4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	b29b      	uxth	r3, r3
 8006388:	b2db      	uxtb	r3, r3
 800638a:	b29a      	uxth	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006394:	1c5a      	adds	r2, r3, #1
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	629a      	str	r2, [r3, #40]	; 0x28
 800639a:	e01b      	b.n	80063d4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10a      	bne.n	80063ba <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6858      	ldr	r0, [r3, #4]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ae:	1c59      	adds	r1, r3, #1
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	6291      	str	r1, [r2, #40]	; 0x28
 80063b4:	b2c2      	uxtb	r2, r0
 80063b6:	701a      	strb	r2, [r3, #0]
 80063b8:	e00c      	b.n	80063d4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	b2da      	uxtb	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c6:	1c58      	adds	r0, r3, #1
 80063c8:	6879      	ldr	r1, [r7, #4]
 80063ca:	6288      	str	r0, [r1, #40]	; 0x28
 80063cc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80063d0:	b2d2      	uxtb	r2, r2
 80063d2:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3b01      	subs	r3, #1
 80063dc:	b29b      	uxth	r3, r3
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	4619      	mov	r1, r3
 80063e2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d120      	bne.n	800642a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68da      	ldr	r2, [r3, #12]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 0220 	bic.w	r2, r2, #32
 80063f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68da      	ldr	r2, [r3, #12]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006406:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695a      	ldr	r2, [r3, #20]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f022 0201 	bic.w	r2, r2, #1
 8006416:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2220      	movs	r2, #32
 800641c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f7ff fed8 	bl	80061d6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006426:	2300      	movs	r3, #0
 8006428:	e002      	b.n	8006430 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	e000      	b.n	8006430 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800642e:	2302      	movs	r3, #2
  }
}
 8006430:	4618      	mov	r0, r3
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68da      	ldr	r2, [r3, #12]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	430a      	orrs	r2, r1
 8006454:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	431a      	orrs	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	4313      	orrs	r3, r2
 8006466:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006472:	f023 030c 	bic.w	r3, r3, #12
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	6812      	ldr	r2, [r2, #0]
 800647a:	68f9      	ldr	r1, [r7, #12]
 800647c:	430b      	orrs	r3, r1
 800647e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699a      	ldr	r2, [r3, #24]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a52      	ldr	r2, [pc, #328]	; (80065e4 <UART_SetConfig+0x1ac>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d14e      	bne.n	800653e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80064a0:	f7fe fd1c 	bl	8004edc <HAL_RCC_GetPCLK2Freq>
 80064a4:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064a6:	68ba      	ldr	r2, [r7, #8]
 80064a8:	4613      	mov	r3, r2
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	4413      	add	r3, r2
 80064ae:	009a      	lsls	r2, r3, #2
 80064b0:	441a      	add	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80064bc:	4a4a      	ldr	r2, [pc, #296]	; (80065e8 <UART_SetConfig+0x1b0>)
 80064be:	fba2 2303 	umull	r2, r3, r2, r3
 80064c2:	095b      	lsrs	r3, r3, #5
 80064c4:	0119      	lsls	r1, r3, #4
 80064c6:	68ba      	ldr	r2, [r7, #8]
 80064c8:	4613      	mov	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	4413      	add	r3, r2
 80064ce:	009a      	lsls	r2, r3, #2
 80064d0:	441a      	add	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80064dc:	4b42      	ldr	r3, [pc, #264]	; (80065e8 <UART_SetConfig+0x1b0>)
 80064de:	fba3 0302 	umull	r0, r3, r3, r2
 80064e2:	095b      	lsrs	r3, r3, #5
 80064e4:	2064      	movs	r0, #100	; 0x64
 80064e6:	fb00 f303 	mul.w	r3, r0, r3
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	3332      	adds	r3, #50	; 0x32
 80064f0:	4a3d      	ldr	r2, [pc, #244]	; (80065e8 <UART_SetConfig+0x1b0>)
 80064f2:	fba2 2303 	umull	r2, r3, r2, r3
 80064f6:	095b      	lsrs	r3, r3, #5
 80064f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064fc:	4419      	add	r1, r3
 80064fe:	68ba      	ldr	r2, [r7, #8]
 8006500:	4613      	mov	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	4413      	add	r3, r2
 8006506:	009a      	lsls	r2, r3, #2
 8006508:	441a      	add	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	fbb2 f2f3 	udiv	r2, r2, r3
 8006514:	4b34      	ldr	r3, [pc, #208]	; (80065e8 <UART_SetConfig+0x1b0>)
 8006516:	fba3 0302 	umull	r0, r3, r3, r2
 800651a:	095b      	lsrs	r3, r3, #5
 800651c:	2064      	movs	r0, #100	; 0x64
 800651e:	fb00 f303 	mul.w	r3, r0, r3
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	011b      	lsls	r3, r3, #4
 8006526:	3332      	adds	r3, #50	; 0x32
 8006528:	4a2f      	ldr	r2, [pc, #188]	; (80065e8 <UART_SetConfig+0x1b0>)
 800652a:	fba2 2303 	umull	r2, r3, r2, r3
 800652e:	095b      	lsrs	r3, r3, #5
 8006530:	f003 020f 	and.w	r2, r3, #15
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	440a      	add	r2, r1
 800653a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800653c:	e04d      	b.n	80065da <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800653e:	f7fe fcb9 	bl	8004eb4 <HAL_RCC_GetPCLK1Freq>
 8006542:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	4613      	mov	r3, r2
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	4413      	add	r3, r2
 800654c:	009a      	lsls	r2, r3, #2
 800654e:	441a      	add	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	fbb2 f3f3 	udiv	r3, r2, r3
 800655a:	4a23      	ldr	r2, [pc, #140]	; (80065e8 <UART_SetConfig+0x1b0>)
 800655c:	fba2 2303 	umull	r2, r3, r2, r3
 8006560:	095b      	lsrs	r3, r3, #5
 8006562:	0119      	lsls	r1, r3, #4
 8006564:	68ba      	ldr	r2, [r7, #8]
 8006566:	4613      	mov	r3, r2
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	4413      	add	r3, r2
 800656c:	009a      	lsls	r2, r3, #2
 800656e:	441a      	add	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	fbb2 f2f3 	udiv	r2, r2, r3
 800657a:	4b1b      	ldr	r3, [pc, #108]	; (80065e8 <UART_SetConfig+0x1b0>)
 800657c:	fba3 0302 	umull	r0, r3, r3, r2
 8006580:	095b      	lsrs	r3, r3, #5
 8006582:	2064      	movs	r0, #100	; 0x64
 8006584:	fb00 f303 	mul.w	r3, r0, r3
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	011b      	lsls	r3, r3, #4
 800658c:	3332      	adds	r3, #50	; 0x32
 800658e:	4a16      	ldr	r2, [pc, #88]	; (80065e8 <UART_SetConfig+0x1b0>)
 8006590:	fba2 2303 	umull	r2, r3, r2, r3
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800659a:	4419      	add	r1, r3
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	4613      	mov	r3, r2
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	4413      	add	r3, r2
 80065a4:	009a      	lsls	r2, r3, #2
 80065a6:	441a      	add	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80065b2:	4b0d      	ldr	r3, [pc, #52]	; (80065e8 <UART_SetConfig+0x1b0>)
 80065b4:	fba3 0302 	umull	r0, r3, r3, r2
 80065b8:	095b      	lsrs	r3, r3, #5
 80065ba:	2064      	movs	r0, #100	; 0x64
 80065bc:	fb00 f303 	mul.w	r3, r0, r3
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	011b      	lsls	r3, r3, #4
 80065c4:	3332      	adds	r3, #50	; 0x32
 80065c6:	4a08      	ldr	r2, [pc, #32]	; (80065e8 <UART_SetConfig+0x1b0>)
 80065c8:	fba2 2303 	umull	r2, r3, r2, r3
 80065cc:	095b      	lsrs	r3, r3, #5
 80065ce:	f003 020f 	and.w	r2, r3, #15
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	440a      	add	r2, r1
 80065d8:	609a      	str	r2, [r3, #8]
}
 80065da:	bf00      	nop
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	40013800 	.word	0x40013800
 80065e8:	51eb851f 	.word	0x51eb851f

080065ec <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80065ec:	b084      	sub	sp, #16
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
 80065f6:	f107 0014 	add.w	r0, r7, #20
 80065fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	bc80      	pop	{r7}
 8006608:	b004      	add	sp, #16
 800660a:	4770      	bx	lr

0800660c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006614:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006618:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006620:	b29a      	uxth	r2, r3
 8006622:	89fb      	ldrh	r3, [r7, #14]
 8006624:	4313      	orrs	r3, r2
 8006626:	b29a      	uxth	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3714      	adds	r7, #20
 8006634:	46bd      	mov	sp, r7
 8006636:	bc80      	pop	{r7}
 8006638:	4770      	bx	lr

0800663a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800663a:	b480      	push	{r7}
 800663c:	b085      	sub	sp, #20
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006642:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006646:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800664e:	b29b      	uxth	r3, r3
 8006650:	b21a      	sxth	r2, r3
 8006652:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006656:	43db      	mvns	r3, r3
 8006658:	b21b      	sxth	r3, r3
 800665a:	4013      	ands	r3, r2
 800665c:	b21b      	sxth	r3, r3
 800665e:	b29a      	uxth	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3714      	adds	r7, #20
 800666c:	46bd      	mov	sp, r7
 800666e:	bc80      	pop	{r7}
 8006670:	4770      	bx	lr

08006672 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006672:	b480      	push	{r7}
 8006674:	b083      	sub	sp, #12
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
 800667a:	460b      	mov	r3, r1
 800667c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	bc80      	pop	{r7}
 8006688:	4770      	bx	lr

0800668a <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800668a:	b084      	sub	sp, #16
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	f107 0014 	add.w	r0, r7, #20
 8006698:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7ff ffa5 	bl	800660c <USB_EnableGlobalInt>

  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3708      	adds	r7, #8
 80066c8:	46bd      	mov	sp, r7
 80066ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80066ce:	b004      	add	sp, #16
 80066d0:	4770      	bx	lr

080066d2 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef *USBx, uint32_t num)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b083      	sub	sp, #12
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
 80066da:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bc80      	pop	{r7}
 80066e6:	4770      	bx	lr

080066e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef *USBx)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bc80      	pop	{r7}
 80066fa:	4770      	bx	lr

080066fc <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80066fc:	b490      	push	{r4, r7}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006706:	2300      	movs	r3, #0
 8006708:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	4413      	add	r3, r2
 8006714:	881b      	ldrh	r3, [r3, #0]
 8006716:	b29b      	uxth	r3, r3
 8006718:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800671c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006720:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	78db      	ldrb	r3, [r3, #3]
 8006726:	2b03      	cmp	r3, #3
 8006728:	d819      	bhi.n	800675e <USB_ActivateEndpoint+0x62>
 800672a:	a201      	add	r2, pc, #4	; (adr r2, 8006730 <USB_ActivateEndpoint+0x34>)
 800672c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006730:	08006741 	.word	0x08006741
 8006734:	08006755 	.word	0x08006755
 8006738:	08006765 	.word	0x08006765
 800673c:	0800674b 	.word	0x0800674b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006740:	89bb      	ldrh	r3, [r7, #12]
 8006742:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006746:	81bb      	strh	r3, [r7, #12]
      break;
 8006748:	e00d      	b.n	8006766 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800674a:	89bb      	ldrh	r3, [r7, #12]
 800674c:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006750:	81bb      	strh	r3, [r7, #12]
      break;
 8006752:	e008      	b.n	8006766 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006754:	89bb      	ldrh	r3, [r7, #12]
 8006756:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800675a:	81bb      	strh	r3, [r7, #12]
      break;
 800675c:	e003      	b.n	8006766 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	73fb      	strb	r3, [r7, #15]
      break;
 8006762:	e000      	b.n	8006766 <USB_ActivateEndpoint+0x6a>
      break;
 8006764:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	441a      	add	r2, r3
 8006770:	89bb      	ldrh	r3, [r7, #12]
 8006772:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006776:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800677a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800677e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006782:	b29b      	uxth	r3, r3
 8006784:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	4413      	add	r3, r2
 8006790:	881b      	ldrh	r3, [r3, #0]
 8006792:	b29b      	uxth	r3, r3
 8006794:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800679c:	b29a      	uxth	r2, r3
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	4313      	orrs	r3, r2
 80067a6:	b29c      	uxth	r4, r3
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	441a      	add	r2, r3
 80067b2:	4b8a      	ldr	r3, [pc, #552]	; (80069dc <USB_ActivateEndpoint+0x2e0>)
 80067b4:	4323      	orrs	r3, r4
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	7b1b      	ldrb	r3, [r3, #12]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f040 8112 	bne.w	80069e8 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	785b      	ldrb	r3, [r3, #1]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d067      	beq.n	800689c <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80067cc:	687c      	ldr	r4, [r7, #4]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	441c      	add	r4, r3
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	011b      	lsls	r3, r3, #4
 80067de:	4423      	add	r3, r4
 80067e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067e4:	461c      	mov	r4, r3
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	88db      	ldrh	r3, [r3, #6]
 80067ea:	085b      	lsrs	r3, r3, #1
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	005b      	lsls	r3, r3, #1
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	881b      	ldrh	r3, [r3, #0]
 8006800:	b29c      	uxth	r4, r3
 8006802:	4623      	mov	r3, r4
 8006804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006808:	2b00      	cmp	r3, #0
 800680a:	d014      	beq.n	8006836 <USB_ActivateEndpoint+0x13a>
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	4413      	add	r3, r2
 8006816:	881b      	ldrh	r3, [r3, #0]
 8006818:	b29b      	uxth	r3, r3
 800681a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800681e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006822:	b29c      	uxth	r4, r3
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	441a      	add	r2, r3
 800682e:	4b6c      	ldr	r3, [pc, #432]	; (80069e0 <USB_ActivateEndpoint+0x2e4>)
 8006830:	4323      	orrs	r3, r4
 8006832:	b29b      	uxth	r3, r3
 8006834:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	78db      	ldrb	r3, [r3, #3]
 800683a:	2b01      	cmp	r3, #1
 800683c:	d018      	beq.n	8006870 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	4413      	add	r3, r2
 8006848:	881b      	ldrh	r3, [r3, #0]
 800684a:	b29b      	uxth	r3, r3
 800684c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006850:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006854:	b29c      	uxth	r4, r3
 8006856:	f084 0320 	eor.w	r3, r4, #32
 800685a:	b29c      	uxth	r4, r3
 800685c:	687a      	ldr	r2, [r7, #4]
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	441a      	add	r2, r3
 8006866:	4b5d      	ldr	r3, [pc, #372]	; (80069dc <USB_ActivateEndpoint+0x2e0>)
 8006868:	4323      	orrs	r3, r4
 800686a:	b29b      	uxth	r3, r3
 800686c:	8013      	strh	r3, [r2, #0]
 800686e:	e22b      	b.n	8006cc8 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	b29b      	uxth	r3, r3
 800687e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006886:	b29c      	uxth	r4, r3
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	441a      	add	r2, r3
 8006892:	4b52      	ldr	r3, [pc, #328]	; (80069dc <USB_ActivateEndpoint+0x2e0>)
 8006894:	4323      	orrs	r3, r4
 8006896:	b29b      	uxth	r3, r3
 8006898:	8013      	strh	r3, [r2, #0]
 800689a:	e215      	b.n	8006cc8 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800689c:	687c      	ldr	r4, [r7, #4]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	441c      	add	r4, r3
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	011b      	lsls	r3, r3, #4
 80068ae:	4423      	add	r3, r4
 80068b0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80068b4:	461c      	mov	r4, r3
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	88db      	ldrh	r3, [r3, #6]
 80068ba:	085b      	lsrs	r3, r3, #1
 80068bc:	b29b      	uxth	r3, r3
 80068be:	005b      	lsls	r3, r3, #1
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80068c4:	687c      	ldr	r4, [r7, #4]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	441c      	add	r4, r3
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	4423      	add	r3, r4
 80068d8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80068dc:	461c      	mov	r4, r3
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10e      	bne.n	8006904 <USB_ActivateEndpoint+0x208>
 80068e6:	8823      	ldrh	r3, [r4, #0]
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	8023      	strh	r3, [r4, #0]
 80068f2:	8823      	ldrh	r3, [r4, #0]
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068fe:	b29b      	uxth	r3, r3
 8006900:	8023      	strh	r3, [r4, #0]
 8006902:	e02d      	b.n	8006960 <USB_ActivateEndpoint+0x264>
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	2b3e      	cmp	r3, #62	; 0x3e
 800690a:	d812      	bhi.n	8006932 <USB_ActivateEndpoint+0x236>
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	085b      	lsrs	r3, r3, #1
 8006912:	60bb      	str	r3, [r7, #8]
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <USB_ActivateEndpoint+0x22a>
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	3301      	adds	r3, #1
 8006924:	60bb      	str	r3, [r7, #8]
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	b29b      	uxth	r3, r3
 800692a:	029b      	lsls	r3, r3, #10
 800692c:	b29b      	uxth	r3, r3
 800692e:	8023      	strh	r3, [r4, #0]
 8006930:	e016      	b.n	8006960 <USB_ActivateEndpoint+0x264>
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	095b      	lsrs	r3, r3, #5
 8006938:	60bb      	str	r3, [r7, #8]
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	f003 031f 	and.w	r3, r3, #31
 8006942:	2b00      	cmp	r3, #0
 8006944:	d102      	bne.n	800694c <USB_ActivateEndpoint+0x250>
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	3b01      	subs	r3, #1
 800694a:	60bb      	str	r3, [r7, #8]
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	b29b      	uxth	r3, r3
 8006950:	029b      	lsls	r3, r3, #10
 8006952:	b29b      	uxth	r3, r3
 8006954:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006958:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800695c:	b29b      	uxth	r3, r3
 800695e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	4413      	add	r3, r2
 800696a:	881b      	ldrh	r3, [r3, #0]
 800696c:	b29c      	uxth	r4, r3
 800696e:	4623      	mov	r3, r4
 8006970:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006974:	2b00      	cmp	r3, #0
 8006976:	d014      	beq.n	80069a2 <USB_ActivateEndpoint+0x2a6>
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4413      	add	r3, r2
 8006982:	881b      	ldrh	r3, [r3, #0]
 8006984:	b29b      	uxth	r3, r3
 8006986:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800698a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800698e:	b29c      	uxth	r4, r3
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	009b      	lsls	r3, r3, #2
 8006998:	441a      	add	r2, r3
 800699a:	4b12      	ldr	r3, [pc, #72]	; (80069e4 <USB_ActivateEndpoint+0x2e8>)
 800699c:	4323      	orrs	r3, r4
 800699e:	b29b      	uxth	r3, r3
 80069a0:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4413      	add	r3, r2
 80069ac:	881b      	ldrh	r3, [r3, #0]
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b8:	b29c      	uxth	r4, r3
 80069ba:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80069be:	b29c      	uxth	r4, r3
 80069c0:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80069c4:	b29c      	uxth	r4, r3
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	441a      	add	r2, r3
 80069d0:	4b02      	ldr	r3, [pc, #8]	; (80069dc <USB_ActivateEndpoint+0x2e0>)
 80069d2:	4323      	orrs	r3, r4
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	8013      	strh	r3, [r2, #0]
 80069d8:	e176      	b.n	8006cc8 <USB_ActivateEndpoint+0x5cc>
 80069da:	bf00      	nop
 80069dc:	ffff8080 	.word	0xffff8080
 80069e0:	ffff80c0 	.word	0xffff80c0
 80069e4:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	4413      	add	r3, r2
 80069f2:	881b      	ldrh	r3, [r3, #0]
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069fe:	b29c      	uxth	r4, r3
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	441a      	add	r2, r3
 8006a0a:	4b96      	ldr	r3, [pc, #600]	; (8006c64 <USB_ActivateEndpoint+0x568>)
 8006a0c:	4323      	orrs	r3, r4
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006a12:	687c      	ldr	r4, [r7, #4]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	441c      	add	r4, r3
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	011b      	lsls	r3, r3, #4
 8006a24:	4423      	add	r3, r4
 8006a26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a2a:	461c      	mov	r4, r3
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	891b      	ldrh	r3, [r3, #8]
 8006a30:	085b      	lsrs	r3, r3, #1
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	005b      	lsls	r3, r3, #1
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	8023      	strh	r3, [r4, #0]
 8006a3a:	687c      	ldr	r4, [r7, #4]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	441c      	add	r4, r3
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	011b      	lsls	r3, r3, #4
 8006a4c:	4423      	add	r3, r4
 8006a4e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006a52:	461c      	mov	r4, r3
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	895b      	ldrh	r3, [r3, #10]
 8006a58:	085b      	lsrs	r3, r3, #1
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	005b      	lsls	r3, r3, #1
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	785b      	ldrb	r3, [r3, #1]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f040 8088 	bne.w	8006b7c <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4413      	add	r3, r2
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	b29c      	uxth	r4, r3
 8006a7a:	4623      	mov	r3, r4
 8006a7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d014      	beq.n	8006aae <USB_ActivateEndpoint+0x3b2>
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a9a:	b29c      	uxth	r4, r3
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	441a      	add	r2, r3
 8006aa6:	4b70      	ldr	r3, [pc, #448]	; (8006c68 <USB_ActivateEndpoint+0x56c>)
 8006aa8:	4323      	orrs	r3, r4
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	b29c      	uxth	r4, r3
 8006abc:	4623      	mov	r3, r4
 8006abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d014      	beq.n	8006af0 <USB_ActivateEndpoint+0x3f4>
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	881b      	ldrh	r3, [r3, #0]
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ad8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006adc:	b29c      	uxth	r4, r3
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	441a      	add	r2, r3
 8006ae8:	4b60      	ldr	r3, [pc, #384]	; (8006c6c <USB_ActivateEndpoint+0x570>)
 8006aea:	4323      	orrs	r3, r4
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	4413      	add	r3, r2
 8006afa:	881b      	ldrh	r3, [r3, #0]
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b06:	b29c      	uxth	r4, r3
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	441a      	add	r2, r3
 8006b12:	4b56      	ldr	r3, [pc, #344]	; (8006c6c <USB_ActivateEndpoint+0x570>)
 8006b14:	4323      	orrs	r3, r4
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	4413      	add	r3, r2
 8006b24:	881b      	ldrh	r3, [r3, #0]
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b30:	b29c      	uxth	r4, r3
 8006b32:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006b36:	b29c      	uxth	r4, r3
 8006b38:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006b3c:	b29c      	uxth	r4, r3
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	441a      	add	r2, r3
 8006b48:	4b49      	ldr	r3, [pc, #292]	; (8006c70 <USB_ActivateEndpoint+0x574>)
 8006b4a:	4323      	orrs	r3, r4
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	009b      	lsls	r3, r3, #2
 8006b58:	4413      	add	r3, r2
 8006b5a:	881b      	ldrh	r3, [r3, #0]
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b66:	b29c      	uxth	r4, r3
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	441a      	add	r2, r3
 8006b72:	4b3f      	ldr	r3, [pc, #252]	; (8006c70 <USB_ActivateEndpoint+0x574>)
 8006b74:	4323      	orrs	r3, r4
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	8013      	strh	r3, [r2, #0]
 8006b7a:	e0a5      	b.n	8006cc8 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	881b      	ldrh	r3, [r3, #0]
 8006b88:	b29c      	uxth	r4, r3
 8006b8a:	4623      	mov	r3, r4
 8006b8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d014      	beq.n	8006bbe <USB_ActivateEndpoint+0x4c2>
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4413      	add	r3, r2
 8006b9e:	881b      	ldrh	r3, [r3, #0]
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006baa:	b29c      	uxth	r4, r3
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	441a      	add	r2, r3
 8006bb6:	4b2c      	ldr	r3, [pc, #176]	; (8006c68 <USB_ActivateEndpoint+0x56c>)
 8006bb8:	4323      	orrs	r3, r4
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	881b      	ldrh	r3, [r3, #0]
 8006bca:	b29c      	uxth	r4, r3
 8006bcc:	4623      	mov	r3, r4
 8006bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d014      	beq.n	8006c00 <USB_ActivateEndpoint+0x504>
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	4413      	add	r3, r2
 8006be0:	881b      	ldrh	r3, [r3, #0]
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006be8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bec:	b29c      	uxth	r4, r3
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	441a      	add	r2, r3
 8006bf8:	4b1c      	ldr	r3, [pc, #112]	; (8006c6c <USB_ActivateEndpoint+0x570>)
 8006bfa:	4323      	orrs	r3, r4
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	4413      	add	r3, r2
 8006c0a:	881b      	ldrh	r3, [r3, #0]
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c16:	b29c      	uxth	r4, r3
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	441a      	add	r2, r3
 8006c22:	4b11      	ldr	r3, [pc, #68]	; (8006c68 <USB_ActivateEndpoint+0x56c>)
 8006c24:	4323      	orrs	r3, r4
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	78db      	ldrb	r3, [r3, #3]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d020      	beq.n	8006c74 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	4413      	add	r3, r2
 8006c3c:	881b      	ldrh	r3, [r3, #0]
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c48:	b29c      	uxth	r4, r3
 8006c4a:	f084 0320 	eor.w	r3, r4, #32
 8006c4e:	b29c      	uxth	r4, r3
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	441a      	add	r2, r3
 8006c5a:	4b05      	ldr	r3, [pc, #20]	; (8006c70 <USB_ActivateEndpoint+0x574>)
 8006c5c:	4323      	orrs	r3, r4
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	8013      	strh	r3, [r2, #0]
 8006c62:	e01c      	b.n	8006c9e <USB_ActivateEndpoint+0x5a2>
 8006c64:	ffff8180 	.word	0xffff8180
 8006c68:	ffffc080 	.word	0xffffc080
 8006c6c:	ffff80c0 	.word	0xffff80c0
 8006c70:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	881b      	ldrh	r3, [r3, #0]
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c8a:	b29c      	uxth	r4, r3
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	441a      	add	r2, r3
 8006c96:	4b0f      	ldr	r3, [pc, #60]	; (8006cd4 <USB_ActivateEndpoint+0x5d8>)
 8006c98:	4323      	orrs	r3, r4
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	009b      	lsls	r3, r3, #2
 8006ca6:	4413      	add	r3, r2
 8006ca8:	881b      	ldrh	r3, [r3, #0]
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cb4:	b29c      	uxth	r4, r3
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	441a      	add	r2, r3
 8006cc0:	4b04      	ldr	r3, [pc, #16]	; (8006cd4 <USB_ActivateEndpoint+0x5d8>)
 8006cc2:	4323      	orrs	r3, r4
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8006cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bc90      	pop	{r4, r7}
 8006cd2:	4770      	bx	lr
 8006cd4:	ffff8080 	.word	0xffff8080

08006cd8 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006cd8:	b490      	push	{r4, r7}
 8006cda:	b082      	sub	sp, #8
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	7b1b      	ldrb	r3, [r3, #12]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d171      	bne.n	8006dce <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	785b      	ldrb	r3, [r3, #1]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d036      	beq.n	8006d60 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	781b      	ldrb	r3, [r3, #0]
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	881b      	ldrh	r3, [r3, #0]
 8006cfe:	b29c      	uxth	r4, r3
 8006d00:	4623      	mov	r3, r4
 8006d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d014      	beq.n	8006d34 <USB_DeactivateEndpoint+0x5c>
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4413      	add	r3, r2
 8006d14:	881b      	ldrh	r3, [r3, #0]
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d20:	b29c      	uxth	r4, r3
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	441a      	add	r2, r3
 8006d2c:	4b6b      	ldr	r3, [pc, #428]	; (8006edc <USB_DeactivateEndpoint+0x204>)
 8006d2e:	4323      	orrs	r3, r4
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	4413      	add	r3, r2
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d4a:	b29c      	uxth	r4, r3
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	441a      	add	r2, r3
 8006d56:	4b62      	ldr	r3, [pc, #392]	; (8006ee0 <USB_DeactivateEndpoint+0x208>)
 8006d58:	4323      	orrs	r3, r4
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	8013      	strh	r3, [r2, #0]
 8006d5e:	e144      	b.n	8006fea <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	4413      	add	r3, r2
 8006d6a:	881b      	ldrh	r3, [r3, #0]
 8006d6c:	b29c      	uxth	r4, r3
 8006d6e:	4623      	mov	r3, r4
 8006d70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d014      	beq.n	8006da2 <USB_DeactivateEndpoint+0xca>
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	881b      	ldrh	r3, [r3, #0]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d8e:	b29c      	uxth	r4, r3
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	441a      	add	r2, r3
 8006d9a:	4b52      	ldr	r3, [pc, #328]	; (8006ee4 <USB_DeactivateEndpoint+0x20c>)
 8006d9c:	4323      	orrs	r3, r4
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	881b      	ldrh	r3, [r3, #0]
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006db4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006db8:	b29c      	uxth	r4, r3
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	441a      	add	r2, r3
 8006dc4:	4b46      	ldr	r3, [pc, #280]	; (8006ee0 <USB_DeactivateEndpoint+0x208>)
 8006dc6:	4323      	orrs	r3, r4
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	8013      	strh	r3, [r2, #0]
 8006dcc:	e10d      	b.n	8006fea <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	785b      	ldrb	r3, [r3, #1]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f040 8088 	bne.w	8006ee8 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	4413      	add	r3, r2
 8006de2:	881b      	ldrh	r3, [r3, #0]
 8006de4:	b29c      	uxth	r4, r3
 8006de6:	4623      	mov	r3, r4
 8006de8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d014      	beq.n	8006e1a <USB_DeactivateEndpoint+0x142>
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	4413      	add	r3, r2
 8006dfa:	881b      	ldrh	r3, [r3, #0]
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e06:	b29c      	uxth	r4, r3
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	441a      	add	r2, r3
 8006e12:	4b34      	ldr	r3, [pc, #208]	; (8006ee4 <USB_DeactivateEndpoint+0x20c>)
 8006e14:	4323      	orrs	r3, r4
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4413      	add	r3, r2
 8006e24:	881b      	ldrh	r3, [r3, #0]
 8006e26:	b29c      	uxth	r4, r3
 8006e28:	4623      	mov	r3, r4
 8006e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d014      	beq.n	8006e5c <USB_DeactivateEndpoint+0x184>
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	009b      	lsls	r3, r3, #2
 8006e3a:	4413      	add	r3, r2
 8006e3c:	881b      	ldrh	r3, [r3, #0]
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e48:	b29c      	uxth	r4, r3
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	441a      	add	r2, r3
 8006e54:	4b21      	ldr	r3, [pc, #132]	; (8006edc <USB_DeactivateEndpoint+0x204>)
 8006e56:	4323      	orrs	r3, r4
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	4413      	add	r3, r2
 8006e66:	881b      	ldrh	r3, [r3, #0]
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e72:	b29c      	uxth	r4, r3
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	441a      	add	r2, r3
 8006e7e:	4b17      	ldr	r3, [pc, #92]	; (8006edc <USB_DeactivateEndpoint+0x204>)
 8006e80:	4323      	orrs	r3, r4
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	4413      	add	r3, r2
 8006e90:	881b      	ldrh	r3, [r3, #0]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e9c:	b29c      	uxth	r4, r3
 8006e9e:	687a      	ldr	r2, [r7, #4]
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	441a      	add	r2, r3
 8006ea8:	4b0d      	ldr	r3, [pc, #52]	; (8006ee0 <USB_DeactivateEndpoint+0x208>)
 8006eaa:	4323      	orrs	r3, r4
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	881b      	ldrh	r3, [r3, #0]
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ec2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ec6:	b29c      	uxth	r4, r3
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	441a      	add	r2, r3
 8006ed2:	4b03      	ldr	r3, [pc, #12]	; (8006ee0 <USB_DeactivateEndpoint+0x208>)
 8006ed4:	4323      	orrs	r3, r4
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	8013      	strh	r3, [r2, #0]
 8006eda:	e086      	b.n	8006fea <USB_DeactivateEndpoint+0x312>
 8006edc:	ffff80c0 	.word	0xffff80c0
 8006ee0:	ffff8080 	.word	0xffff8080
 8006ee4:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	4413      	add	r3, r2
 8006ef2:	881b      	ldrh	r3, [r3, #0]
 8006ef4:	b29c      	uxth	r4, r3
 8006ef6:	4623      	mov	r3, r4
 8006ef8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d014      	beq.n	8006f2a <USB_DeactivateEndpoint+0x252>
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	881b      	ldrh	r3, [r3, #0]
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f16:	b29c      	uxth	r4, r3
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	441a      	add	r2, r3
 8006f22:	4b35      	ldr	r3, [pc, #212]	; (8006ff8 <USB_DeactivateEndpoint+0x320>)
 8006f24:	4323      	orrs	r3, r4
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	4413      	add	r3, r2
 8006f34:	881b      	ldrh	r3, [r3, #0]
 8006f36:	b29c      	uxth	r4, r3
 8006f38:	4623      	mov	r3, r4
 8006f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d014      	beq.n	8006f6c <USB_DeactivateEndpoint+0x294>
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	4413      	add	r3, r2
 8006f4c:	881b      	ldrh	r3, [r3, #0]
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f58:	b29c      	uxth	r4, r3
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	441a      	add	r2, r3
 8006f64:	4b25      	ldr	r3, [pc, #148]	; (8006ffc <USB_DeactivateEndpoint+0x324>)
 8006f66:	4323      	orrs	r3, r4
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	4413      	add	r3, r2
 8006f76:	881b      	ldrh	r3, [r3, #0]
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f82:	b29c      	uxth	r4, r3
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	441a      	add	r2, r3
 8006f8e:	4b1a      	ldr	r3, [pc, #104]	; (8006ff8 <USB_DeactivateEndpoint+0x320>)
 8006f90:	4323      	orrs	r3, r4
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	4413      	add	r3, r2
 8006fa0:	881b      	ldrh	r3, [r3, #0]
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fa8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fac:	b29c      	uxth	r4, r3
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	781b      	ldrb	r3, [r3, #0]
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	441a      	add	r2, r3
 8006fb8:	4b11      	ldr	r3, [pc, #68]	; (8007000 <USB_DeactivateEndpoint+0x328>)
 8006fba:	4323      	orrs	r3, r4
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	4413      	add	r3, r2
 8006fca:	881b      	ldrh	r3, [r3, #0]
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fd6:	b29c      	uxth	r4, r3
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	441a      	add	r2, r3
 8006fe2:	4b07      	ldr	r3, [pc, #28]	; (8007000 <USB_DeactivateEndpoint+0x328>)
 8006fe4:	4323      	orrs	r3, r4
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3708      	adds	r7, #8
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bc90      	pop	{r4, r7}
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	ffffc080 	.word	0xffffc080
 8006ffc:	ffff80c0 	.word	0xffff80c0
 8007000:	ffff8080 	.word	0xffff8080

08007004 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007004:	b590      	push	{r4, r7, lr}
 8007006:	b08d      	sub	sp, #52	; 0x34
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	785b      	ldrb	r3, [r3, #1]
 8007012:	2b01      	cmp	r3, #1
 8007014:	f040 8160 	bne.w	80072d8 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	699a      	ldr	r2, [r3, #24]
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	691b      	ldr	r3, [r3, #16]
 8007020:	429a      	cmp	r2, r3
 8007022:	d909      	bls.n	8007038 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	691b      	ldr	r3, [r3, #16]
 8007028:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	699a      	ldr	r2, [r3, #24]
 800702e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007030:	1ad2      	subs	r2, r2, r3
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	619a      	str	r2, [r3, #24]
 8007036:	e005      	b.n	8007044 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	2200      	movs	r2, #0
 8007042:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	7b1b      	ldrb	r3, [r3, #12]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d119      	bne.n	8007080 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	6959      	ldr	r1, [r3, #20]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	88da      	ldrh	r2, [r3, #6]
 8007054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007056:	b29b      	uxth	r3, r3
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fba2 	bl	80077a2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800705e:	687c      	ldr	r4, [r7, #4]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007066:	b29b      	uxth	r3, r3
 8007068:	441c      	add	r4, r3
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	011b      	lsls	r3, r3, #4
 8007070:	4423      	add	r3, r4
 8007072:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007076:	461c      	mov	r4, r3
 8007078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800707a:	b29b      	uxth	r3, r3
 800707c:	8023      	strh	r3, [r4, #0]
 800707e:	e10f      	b.n	80072a0 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4413      	add	r3, r2
 800708a:	881b      	ldrh	r3, [r3, #0]
 800708c:	b29b      	uxth	r3, r3
 800708e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007092:	2b00      	cmp	r3, #0
 8007094:	d065      	beq.n	8007162 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007096:	687c      	ldr	r4, [r7, #4]
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	785b      	ldrb	r3, [r3, #1]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d148      	bne.n	8007132 <USB_EPStartXfer+0x12e>
 80070a0:	687c      	ldr	r4, [r7, #4]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	441c      	add	r4, r3
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	011b      	lsls	r3, r3, #4
 80070b2:	4423      	add	r3, r4
 80070b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80070b8:	461c      	mov	r4, r3
 80070ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d10e      	bne.n	80070de <USB_EPStartXfer+0xda>
 80070c0:	8823      	ldrh	r3, [r4, #0]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	8023      	strh	r3, [r4, #0]
 80070cc:	8823      	ldrh	r3, [r4, #0]
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070d8:	b29b      	uxth	r3, r3
 80070da:	8023      	strh	r3, [r4, #0]
 80070dc:	e03d      	b.n	800715a <USB_EPStartXfer+0x156>
 80070de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e0:	2b3e      	cmp	r3, #62	; 0x3e
 80070e2:	d810      	bhi.n	8007106 <USB_EPStartXfer+0x102>
 80070e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e6:	085b      	lsrs	r3, r3, #1
 80070e8:	627b      	str	r3, [r7, #36]	; 0x24
 80070ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ec:	f003 0301 	and.w	r3, r3, #1
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d002      	beq.n	80070fa <USB_EPStartXfer+0xf6>
 80070f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f6:	3301      	adds	r3, #1
 80070f8:	627b      	str	r3, [r7, #36]	; 0x24
 80070fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	029b      	lsls	r3, r3, #10
 8007100:	b29b      	uxth	r3, r3
 8007102:	8023      	strh	r3, [r4, #0]
 8007104:	e029      	b.n	800715a <USB_EPStartXfer+0x156>
 8007106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007108:	095b      	lsrs	r3, r3, #5
 800710a:	627b      	str	r3, [r7, #36]	; 0x24
 800710c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800710e:	f003 031f 	and.w	r3, r3, #31
 8007112:	2b00      	cmp	r3, #0
 8007114:	d102      	bne.n	800711c <USB_EPStartXfer+0x118>
 8007116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007118:	3b01      	subs	r3, #1
 800711a:	627b      	str	r3, [r7, #36]	; 0x24
 800711c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711e:	b29b      	uxth	r3, r3
 8007120:	029b      	lsls	r3, r3, #10
 8007122:	b29b      	uxth	r3, r3
 8007124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800712c:	b29b      	uxth	r3, r3
 800712e:	8023      	strh	r3, [r4, #0]
 8007130:	e013      	b.n	800715a <USB_EPStartXfer+0x156>
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	785b      	ldrb	r3, [r3, #1]
 8007136:	2b01      	cmp	r3, #1
 8007138:	d10f      	bne.n	800715a <USB_EPStartXfer+0x156>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007140:	b29b      	uxth	r3, r3
 8007142:	441c      	add	r4, r3
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	011b      	lsls	r3, r3, #4
 800714a:	4423      	add	r3, r4
 800714c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007150:	60fb      	str	r3, [r7, #12]
 8007152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007154:	b29a      	uxth	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	895b      	ldrh	r3, [r3, #10]
 800715e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007160:	e063      	b.n	800722a <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	785b      	ldrb	r3, [r3, #1]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d148      	bne.n	80071fc <USB_EPStartXfer+0x1f8>
 800716a:	687c      	ldr	r4, [r7, #4]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007172:	b29b      	uxth	r3, r3
 8007174:	441c      	add	r4, r3
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	011b      	lsls	r3, r3, #4
 800717c:	4423      	add	r3, r4
 800717e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007182:	461c      	mov	r4, r3
 8007184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007186:	2b00      	cmp	r3, #0
 8007188:	d10e      	bne.n	80071a8 <USB_EPStartXfer+0x1a4>
 800718a:	8823      	ldrh	r3, [r4, #0]
 800718c:	b29b      	uxth	r3, r3
 800718e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007192:	b29b      	uxth	r3, r3
 8007194:	8023      	strh	r3, [r4, #0]
 8007196:	8823      	ldrh	r3, [r4, #0]
 8007198:	b29b      	uxth	r3, r3
 800719a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800719e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	8023      	strh	r3, [r4, #0]
 80071a6:	e03d      	b.n	8007224 <USB_EPStartXfer+0x220>
 80071a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071aa:	2b3e      	cmp	r3, #62	; 0x3e
 80071ac:	d810      	bhi.n	80071d0 <USB_EPStartXfer+0x1cc>
 80071ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b0:	085b      	lsrs	r3, r3, #1
 80071b2:	623b      	str	r3, [r7, #32]
 80071b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b6:	f003 0301 	and.w	r3, r3, #1
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d002      	beq.n	80071c4 <USB_EPStartXfer+0x1c0>
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	3301      	adds	r3, #1
 80071c2:	623b      	str	r3, [r7, #32]
 80071c4:	6a3b      	ldr	r3, [r7, #32]
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	029b      	lsls	r3, r3, #10
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	8023      	strh	r3, [r4, #0]
 80071ce:	e029      	b.n	8007224 <USB_EPStartXfer+0x220>
 80071d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d2:	095b      	lsrs	r3, r3, #5
 80071d4:	623b      	str	r3, [r7, #32]
 80071d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d8:	f003 031f 	and.w	r3, r3, #31
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d102      	bne.n	80071e6 <USB_EPStartXfer+0x1e2>
 80071e0:	6a3b      	ldr	r3, [r7, #32]
 80071e2:	3b01      	subs	r3, #1
 80071e4:	623b      	str	r3, [r7, #32]
 80071e6:	6a3b      	ldr	r3, [r7, #32]
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	029b      	lsls	r3, r3, #10
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	8023      	strh	r3, [r4, #0]
 80071fa:	e013      	b.n	8007224 <USB_EPStartXfer+0x220>
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	785b      	ldrb	r3, [r3, #1]
 8007200:	2b01      	cmp	r3, #1
 8007202:	d10f      	bne.n	8007224 <USB_EPStartXfer+0x220>
 8007204:	687c      	ldr	r4, [r7, #4]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800720c:	b29b      	uxth	r3, r3
 800720e:	441c      	add	r4, r3
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	011b      	lsls	r3, r3, #4
 8007216:	4423      	add	r3, r4
 8007218:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800721c:	461c      	mov	r4, r3
 800721e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007220:	b29b      	uxth	r3, r3
 8007222:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	891b      	ldrh	r3, [r3, #8]
 8007228:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	6959      	ldr	r1, [r3, #20]
 800722e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007230:	b29b      	uxth	r3, r3
 8007232:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 fab4 	bl	80077a2 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	785b      	ldrb	r3, [r3, #1]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d115      	bne.n	800726e <USB_EPStartXfer+0x26a>
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	4413      	add	r3, r2
 800724c:	881b      	ldrh	r3, [r3, #0]
 800724e:	b29b      	uxth	r3, r3
 8007250:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007254:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007258:	b29c      	uxth	r4, r3
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	441a      	add	r2, r3
 8007264:	4b9a      	ldr	r3, [pc, #616]	; (80074d0 <USB_EPStartXfer+0x4cc>)
 8007266:	4323      	orrs	r3, r4
 8007268:	b29b      	uxth	r3, r3
 800726a:	8013      	strh	r3, [r2, #0]
 800726c:	e018      	b.n	80072a0 <USB_EPStartXfer+0x29c>
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	785b      	ldrb	r3, [r3, #1]
 8007272:	2b01      	cmp	r3, #1
 8007274:	d114      	bne.n	80072a0 <USB_EPStartXfer+0x29c>
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4413      	add	r3, r2
 8007280:	881b      	ldrh	r3, [r3, #0]
 8007282:	b29b      	uxth	r3, r3
 8007284:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800728c:	b29c      	uxth	r4, r3
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	441a      	add	r2, r3
 8007298:	4b8e      	ldr	r3, [pc, #568]	; (80074d4 <USB_EPStartXfer+0x4d0>)
 800729a:	4323      	orrs	r3, r4
 800729c:	b29b      	uxth	r3, r3
 800729e:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80072a0:	687a      	ldr	r2, [r7, #4]
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	781b      	ldrb	r3, [r3, #0]
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	881b      	ldrh	r3, [r3, #0]
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072b6:	b29c      	uxth	r4, r3
 80072b8:	f084 0310 	eor.w	r3, r4, #16
 80072bc:	b29c      	uxth	r4, r3
 80072be:	f084 0320 	eor.w	r3, r4, #32
 80072c2:	b29c      	uxth	r4, r3
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	441a      	add	r2, r3
 80072ce:	4b82      	ldr	r3, [pc, #520]	; (80074d8 <USB_EPStartXfer+0x4d4>)
 80072d0:	4323      	orrs	r3, r4
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	8013      	strh	r3, [r2, #0]
 80072d6:	e146      	b.n	8007566 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	699a      	ldr	r2, [r3, #24]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d909      	bls.n	80072f8 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	699a      	ldr	r2, [r3, #24]
 80072ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f0:	1ad2      	subs	r2, r2, r3
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	619a      	str	r2, [r3, #24]
 80072f6:	e005      	b.n	8007304 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2200      	movs	r2, #0
 8007302:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	7b1b      	ldrb	r3, [r3, #12]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d148      	bne.n	800739e <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800730c:	687c      	ldr	r4, [r7, #4]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007314:	b29b      	uxth	r3, r3
 8007316:	441c      	add	r4, r3
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	781b      	ldrb	r3, [r3, #0]
 800731c:	011b      	lsls	r3, r3, #4
 800731e:	4423      	add	r3, r4
 8007320:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007324:	461c      	mov	r4, r3
 8007326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007328:	2b00      	cmp	r3, #0
 800732a:	d10e      	bne.n	800734a <USB_EPStartXfer+0x346>
 800732c:	8823      	ldrh	r3, [r4, #0]
 800732e:	b29b      	uxth	r3, r3
 8007330:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007334:	b29b      	uxth	r3, r3
 8007336:	8023      	strh	r3, [r4, #0]
 8007338:	8823      	ldrh	r3, [r4, #0]
 800733a:	b29b      	uxth	r3, r3
 800733c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007340:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007344:	b29b      	uxth	r3, r3
 8007346:	8023      	strh	r3, [r4, #0]
 8007348:	e0f2      	b.n	8007530 <USB_EPStartXfer+0x52c>
 800734a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734c:	2b3e      	cmp	r3, #62	; 0x3e
 800734e:	d810      	bhi.n	8007372 <USB_EPStartXfer+0x36e>
 8007350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007352:	085b      	lsrs	r3, r3, #1
 8007354:	61fb      	str	r3, [r7, #28]
 8007356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	d002      	beq.n	8007366 <USB_EPStartXfer+0x362>
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	3301      	adds	r3, #1
 8007364:	61fb      	str	r3, [r7, #28]
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	b29b      	uxth	r3, r3
 800736a:	029b      	lsls	r3, r3, #10
 800736c:	b29b      	uxth	r3, r3
 800736e:	8023      	strh	r3, [r4, #0]
 8007370:	e0de      	b.n	8007530 <USB_EPStartXfer+0x52c>
 8007372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007374:	095b      	lsrs	r3, r3, #5
 8007376:	61fb      	str	r3, [r7, #28]
 8007378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737a:	f003 031f 	and.w	r3, r3, #31
 800737e:	2b00      	cmp	r3, #0
 8007380:	d102      	bne.n	8007388 <USB_EPStartXfer+0x384>
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	3b01      	subs	r3, #1
 8007386:	61fb      	str	r3, [r7, #28]
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	b29b      	uxth	r3, r3
 800738c:	029b      	lsls	r3, r3, #10
 800738e:	b29b      	uxth	r3, r3
 8007390:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007394:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007398:	b29b      	uxth	r3, r3
 800739a:	8023      	strh	r3, [r4, #0]
 800739c:	e0c8      	b.n	8007530 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	785b      	ldrb	r3, [r3, #1]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d148      	bne.n	8007438 <USB_EPStartXfer+0x434>
 80073a6:	687c      	ldr	r4, [r7, #4]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	441c      	add	r4, r3
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	781b      	ldrb	r3, [r3, #0]
 80073b6:	011b      	lsls	r3, r3, #4
 80073b8:	4423      	add	r3, r4
 80073ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80073be:	461c      	mov	r4, r3
 80073c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10e      	bne.n	80073e4 <USB_EPStartXfer+0x3e0>
 80073c6:	8823      	ldrh	r3, [r4, #0]
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	8023      	strh	r3, [r4, #0]
 80073d2:	8823      	ldrh	r3, [r4, #0]
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073de:	b29b      	uxth	r3, r3
 80073e0:	8023      	strh	r3, [r4, #0]
 80073e2:	e03d      	b.n	8007460 <USB_EPStartXfer+0x45c>
 80073e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073e6:	2b3e      	cmp	r3, #62	; 0x3e
 80073e8:	d810      	bhi.n	800740c <USB_EPStartXfer+0x408>
 80073ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ec:	085b      	lsrs	r3, r3, #1
 80073ee:	61bb      	str	r3, [r7, #24]
 80073f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f2:	f003 0301 	and.w	r3, r3, #1
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d002      	beq.n	8007400 <USB_EPStartXfer+0x3fc>
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	3301      	adds	r3, #1
 80073fe:	61bb      	str	r3, [r7, #24]
 8007400:	69bb      	ldr	r3, [r7, #24]
 8007402:	b29b      	uxth	r3, r3
 8007404:	029b      	lsls	r3, r3, #10
 8007406:	b29b      	uxth	r3, r3
 8007408:	8023      	strh	r3, [r4, #0]
 800740a:	e029      	b.n	8007460 <USB_EPStartXfer+0x45c>
 800740c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800740e:	095b      	lsrs	r3, r3, #5
 8007410:	61bb      	str	r3, [r7, #24]
 8007412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007414:	f003 031f 	and.w	r3, r3, #31
 8007418:	2b00      	cmp	r3, #0
 800741a:	d102      	bne.n	8007422 <USB_EPStartXfer+0x41e>
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	3b01      	subs	r3, #1
 8007420:	61bb      	str	r3, [r7, #24]
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	b29b      	uxth	r3, r3
 8007426:	029b      	lsls	r3, r3, #10
 8007428:	b29b      	uxth	r3, r3
 800742a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800742e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007432:	b29b      	uxth	r3, r3
 8007434:	8023      	strh	r3, [r4, #0]
 8007436:	e013      	b.n	8007460 <USB_EPStartXfer+0x45c>
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	785b      	ldrb	r3, [r3, #1]
 800743c:	2b01      	cmp	r3, #1
 800743e:	d10f      	bne.n	8007460 <USB_EPStartXfer+0x45c>
 8007440:	687c      	ldr	r4, [r7, #4]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007448:	b29b      	uxth	r3, r3
 800744a:	441c      	add	r4, r3
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	011b      	lsls	r3, r3, #4
 8007452:	4423      	add	r3, r4
 8007454:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007458:	461c      	mov	r4, r3
 800745a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800745c:	b29b      	uxth	r3, r3
 800745e:	8023      	strh	r3, [r4, #0]
 8007460:	687c      	ldr	r4, [r7, #4]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	785b      	ldrb	r3, [r3, #1]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d14e      	bne.n	8007508 <USB_EPStartXfer+0x504>
 800746a:	687c      	ldr	r4, [r7, #4]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007472:	b29b      	uxth	r3, r3
 8007474:	441c      	add	r4, r3
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	4423      	add	r3, r4
 800747e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007482:	461c      	mov	r4, r3
 8007484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007486:	2b00      	cmp	r3, #0
 8007488:	d10e      	bne.n	80074a8 <USB_EPStartXfer+0x4a4>
 800748a:	8823      	ldrh	r3, [r4, #0]
 800748c:	b29b      	uxth	r3, r3
 800748e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007492:	b29b      	uxth	r3, r3
 8007494:	8023      	strh	r3, [r4, #0]
 8007496:	8823      	ldrh	r3, [r4, #0]
 8007498:	b29b      	uxth	r3, r3
 800749a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800749e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	8023      	strh	r3, [r4, #0]
 80074a6:	e043      	b.n	8007530 <USB_EPStartXfer+0x52c>
 80074a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074aa:	2b3e      	cmp	r3, #62	; 0x3e
 80074ac:	d816      	bhi.n	80074dc <USB_EPStartXfer+0x4d8>
 80074ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b0:	085b      	lsrs	r3, r3, #1
 80074b2:	617b      	str	r3, [r7, #20]
 80074b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d002      	beq.n	80074c4 <USB_EPStartXfer+0x4c0>
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	3301      	adds	r3, #1
 80074c2:	617b      	str	r3, [r7, #20]
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	029b      	lsls	r3, r3, #10
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	8023      	strh	r3, [r4, #0]
 80074ce:	e02f      	b.n	8007530 <USB_EPStartXfer+0x52c>
 80074d0:	ffff80c0 	.word	0xffff80c0
 80074d4:	ffffc080 	.word	0xffffc080
 80074d8:	ffff8080 	.word	0xffff8080
 80074dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074de:	095b      	lsrs	r3, r3, #5
 80074e0:	617b      	str	r3, [r7, #20]
 80074e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e4:	f003 031f 	and.w	r3, r3, #31
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d102      	bne.n	80074f2 <USB_EPStartXfer+0x4ee>
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	3b01      	subs	r3, #1
 80074f0:	617b      	str	r3, [r7, #20]
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	029b      	lsls	r3, r3, #10
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007502:	b29b      	uxth	r3, r3
 8007504:	8023      	strh	r3, [r4, #0]
 8007506:	e013      	b.n	8007530 <USB_EPStartXfer+0x52c>
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	785b      	ldrb	r3, [r3, #1]
 800750c:	2b01      	cmp	r3, #1
 800750e:	d10f      	bne.n	8007530 <USB_EPStartXfer+0x52c>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007516:	b29b      	uxth	r3, r3
 8007518:	441c      	add	r4, r3
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	011b      	lsls	r3, r3, #4
 8007520:	4423      	add	r3, r4
 8007522:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007526:	613b      	str	r3, [r7, #16]
 8007528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800752a:	b29a      	uxth	r2, r3
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4413      	add	r3, r2
 800753a:	881b      	ldrh	r3, [r3, #0]
 800753c:	b29b      	uxth	r3, r3
 800753e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007546:	b29c      	uxth	r4, r3
 8007548:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800754c:	b29c      	uxth	r4, r3
 800754e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007552:	b29c      	uxth	r4, r3
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	781b      	ldrb	r3, [r3, #0]
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	441a      	add	r2, r3
 800755e:	4b04      	ldr	r3, [pc, #16]	; (8007570 <USB_EPStartXfer+0x56c>)
 8007560:	4323      	orrs	r3, r4
 8007562:	b29b      	uxth	r3, r3
 8007564:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3734      	adds	r7, #52	; 0x34
 800756c:	46bd      	mov	sp, r7
 800756e:	bd90      	pop	{r4, r7, pc}
 8007570:	ffff8080 	.word	0xffff8080

08007574 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007574:	b490      	push	{r4, r7}
 8007576:	b082      	sub	sp, #8
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	785b      	ldrb	r3, [r3, #1]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d018      	beq.n	80075b8 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	4413      	add	r3, r2
 8007590:	881b      	ldrh	r3, [r3, #0]
 8007592:	b29b      	uxth	r3, r3
 8007594:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800759c:	b29c      	uxth	r4, r3
 800759e:	f084 0310 	eor.w	r3, r4, #16
 80075a2:	b29c      	uxth	r4, r3
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	441a      	add	r2, r3
 80075ae:	4b11      	ldr	r3, [pc, #68]	; (80075f4 <USB_EPSetStall+0x80>)
 80075b0:	4323      	orrs	r3, r4
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	8013      	strh	r3, [r2, #0]
 80075b6:	e017      	b.n	80075e8 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ce:	b29c      	uxth	r4, r3
 80075d0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80075d4:	b29c      	uxth	r4, r3
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	441a      	add	r2, r3
 80075e0:	4b04      	ldr	r3, [pc, #16]	; (80075f4 <USB_EPSetStall+0x80>)
 80075e2:	4323      	orrs	r3, r4
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3708      	adds	r7, #8
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bc90      	pop	{r4, r7}
 80075f2:	4770      	bx	lr
 80075f4:	ffff8080 	.word	0xffff8080

080075f8 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80075f8:	b490      	push	{r4, r7}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	7b1b      	ldrb	r3, [r3, #12]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d17d      	bne.n	8007706 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	785b      	ldrb	r3, [r3, #1]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d03d      	beq.n	800768e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	4413      	add	r3, r2
 800761c:	881b      	ldrh	r3, [r3, #0]
 800761e:	b29c      	uxth	r4, r3
 8007620:	4623      	mov	r3, r4
 8007622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	d014      	beq.n	8007654 <USB_EPClearStall+0x5c>
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	881b      	ldrh	r3, [r3, #0]
 8007636:	b29b      	uxth	r3, r3
 8007638:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800763c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007640:	b29c      	uxth	r4, r3
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	441a      	add	r2, r3
 800764c:	4b31      	ldr	r3, [pc, #196]	; (8007714 <USB_EPClearStall+0x11c>)
 800764e:	4323      	orrs	r3, r4
 8007650:	b29b      	uxth	r3, r3
 8007652:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	78db      	ldrb	r3, [r3, #3]
 8007658:	2b01      	cmp	r3, #1
 800765a:	d054      	beq.n	8007706 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	4413      	add	r3, r2
 8007666:	881b      	ldrh	r3, [r3, #0]
 8007668:	b29b      	uxth	r3, r3
 800766a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800766e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007672:	b29c      	uxth	r4, r3
 8007674:	f084 0320 	eor.w	r3, r4, #32
 8007678:	b29c      	uxth	r4, r3
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	441a      	add	r2, r3
 8007684:	4b24      	ldr	r3, [pc, #144]	; (8007718 <USB_EPClearStall+0x120>)
 8007686:	4323      	orrs	r3, r4
 8007688:	b29b      	uxth	r3, r3
 800768a:	8013      	strh	r3, [r2, #0]
 800768c:	e03b      	b.n	8007706 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	4413      	add	r3, r2
 8007698:	881b      	ldrh	r3, [r3, #0]
 800769a:	b29c      	uxth	r4, r3
 800769c:	4623      	mov	r3, r4
 800769e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d014      	beq.n	80076d0 <USB_EPClearStall+0xd8>
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	4413      	add	r3, r2
 80076b0:	881b      	ldrh	r3, [r3, #0]
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076bc:	b29c      	uxth	r4, r3
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	009b      	lsls	r3, r3, #2
 80076c6:	441a      	add	r2, r3
 80076c8:	4b14      	ldr	r3, [pc, #80]	; (800771c <USB_EPClearStall+0x124>)
 80076ca:	4323      	orrs	r3, r4
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	4413      	add	r3, r2
 80076da:	881b      	ldrh	r3, [r3, #0]
 80076dc:	b29b      	uxth	r3, r3
 80076de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076e6:	b29c      	uxth	r4, r3
 80076e8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80076ec:	b29c      	uxth	r4, r3
 80076ee:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80076f2:	b29c      	uxth	r4, r3
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	441a      	add	r2, r3
 80076fe:	4b06      	ldr	r3, [pc, #24]	; (8007718 <USB_EPClearStall+0x120>)
 8007700:	4323      	orrs	r3, r4
 8007702:	b29b      	uxth	r3, r3
 8007704:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007706:	2300      	movs	r3, #0
}
 8007708:	4618      	mov	r0, r3
 800770a:	3708      	adds	r7, #8
 800770c:	46bd      	mov	sp, r7
 800770e:	bc90      	pop	{r4, r7}
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	ffff80c0 	.word	0xffff80c0
 8007718:	ffff8080 	.word	0xffff8080
 800771c:	ffffc080 	.word	0xffffc080

08007720 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	460b      	mov	r3, r1
 800772a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800772c:	78fb      	ldrb	r3, [r7, #3]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d103      	bne.n	800773a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2280      	movs	r2, #128	; 0x80
 8007736:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	bc80      	pop	{r7}
 8007744:	4770      	bx	lr

08007746 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007746:	b480      	push	{r7}
 8007748:	b083      	sub	sp, #12
 800774a:	af00      	add	r7, sp, #0
 800774c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	bc80      	pop	{r7}
 8007758:	4770      	bx	lr

0800775a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800775a:	b480      	push	{r7}
 800775c:	b083      	sub	sp, #12
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007762:	2300      	movs	r3, #0
}
 8007764:	4618      	mov	r0, r3
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	bc80      	pop	{r7}
 800776c:	4770      	bx	lr

0800776e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800776e:	b480      	push	{r7}
 8007770:	b085      	sub	sp, #20
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800777c:	b29b      	uxth	r3, r3
 800777e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007780:	68fb      	ldr	r3, [r7, #12]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3714      	adds	r7, #20
 8007786:	46bd      	mov	sp, r7
 8007788:	bc80      	pop	{r7}
 800778a:	4770      	bx	lr

0800778c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007796:	2300      	movs	r3, #0
}
 8007798:	4618      	mov	r0, r3
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	bc80      	pop	{r7}
 80077a0:	4770      	bx	lr

080077a2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80077a2:	b480      	push	{r7}
 80077a4:	b08d      	sub	sp, #52	; 0x34
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	60f8      	str	r0, [r7, #12]
 80077aa:	60b9      	str	r1, [r7, #8]
 80077ac:	4611      	mov	r1, r2
 80077ae:	461a      	mov	r2, r3
 80077b0:	460b      	mov	r3, r1
 80077b2:	80fb      	strh	r3, [r7, #6]
 80077b4:	4613      	mov	r3, r2
 80077b6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80077b8:	88bb      	ldrh	r3, [r7, #4]
 80077ba:	3301      	adds	r3, #1
 80077bc:	085b      	lsrs	r3, r3, #1
 80077be:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80077c8:	88fb      	ldrh	r3, [r7, #6]
 80077ca:	005a      	lsls	r2, r3, #1
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	4413      	add	r3, r2
 80077d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80077d4:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077da:	e01e      	b.n	800781a <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80077e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e4:	3301      	adds	r3, #1
 80077e6:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80077e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	021b      	lsls	r3, r3, #8
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	461a      	mov	r2, r3
 80077f4:	69bb      	ldr	r3, [r7, #24]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007800:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007804:	3302      	adds	r3, #2
 8007806:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8007808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780a:	3302      	adds	r3, #2
 800780c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800780e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007810:	3301      	adds	r3, #1
 8007812:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8007814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007816:	3b01      	subs	r3, #1
 8007818:	62fb      	str	r3, [r7, #44]	; 0x2c
 800781a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1dd      	bne.n	80077dc <USB_WritePMA+0x3a>
  }
}
 8007820:	bf00      	nop
 8007822:	3734      	adds	r7, #52	; 0x34
 8007824:	46bd      	mov	sp, r7
 8007826:	bc80      	pop	{r7}
 8007828:	4770      	bx	lr

0800782a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800782a:	b480      	push	{r7}
 800782c:	b08b      	sub	sp, #44	; 0x2c
 800782e:	af00      	add	r7, sp, #0
 8007830:	60f8      	str	r0, [r7, #12]
 8007832:	60b9      	str	r1, [r7, #8]
 8007834:	4611      	mov	r1, r2
 8007836:	461a      	mov	r2, r3
 8007838:	460b      	mov	r3, r1
 800783a:	80fb      	strh	r3, [r7, #6]
 800783c:	4613      	mov	r3, r2
 800783e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007840:	88bb      	ldrh	r3, [r7, #4]
 8007842:	085b      	lsrs	r3, r3, #1
 8007844:	b29b      	uxth	r3, r3
 8007846:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007850:	88fb      	ldrh	r3, [r7, #6]
 8007852:	005a      	lsls	r2, r3, #1
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	4413      	add	r3, r2
 8007858:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800785c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	627b      	str	r3, [r7, #36]	; 0x24
 8007862:	e01b      	b.n	800789c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	881b      	ldrh	r3, [r3, #0]
 8007868:	b29b      	uxth	r3, r3
 800786a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800786c:	6a3b      	ldr	r3, [r7, #32]
 800786e:	3302      	adds	r3, #2
 8007870:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	b2da      	uxtb	r2, r3
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	3301      	adds	r3, #1
 800787e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	0a1b      	lsrs	r3, r3, #8
 8007884:	b2da      	uxtb	r2, r3
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	3301      	adds	r3, #1
 800788e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007890:	6a3b      	ldr	r3, [r7, #32]
 8007892:	3302      	adds	r3, #2
 8007894:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	3b01      	subs	r3, #1
 800789a:	627b      	str	r3, [r7, #36]	; 0x24
 800789c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1e0      	bne.n	8007864 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80078a2:	88bb      	ldrh	r3, [r7, #4]
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d007      	beq.n	80078be <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80078ae:	6a3b      	ldr	r3, [r7, #32]
 80078b0:	881b      	ldrh	r3, [r3, #0]
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	b2da      	uxtb	r2, r3
 80078ba:	69fb      	ldr	r3, [r7, #28]
 80078bc:	701a      	strb	r2, [r3, #0]
  }
}
 80078be:	bf00      	nop
 80078c0:	372c      	adds	r7, #44	; 0x2c
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bc80      	pop	{r7}
 80078c6:	4770      	bx	lr

080078c8 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	7c1b      	ldrb	r3, [r3, #16]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d115      	bne.n	8007908 <USBD_MSC_Init+0x40>
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80078dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078e0:	2202      	movs	r2, #2
 80078e2:	2101      	movs	r1, #1
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f002 fd56 	bl	800a396 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80078f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80078f6:	2202      	movs	r2, #2
 80078f8:	2181      	movs	r1, #129	; 0x81
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f002 fd4b 	bl	800a396 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	62da      	str	r2, [r3, #44]	; 0x2c
 8007906:	e012      	b.n	800792e <USBD_MSC_Init+0x66>
  }
  else
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8007908:	2340      	movs	r3, #64	; 0x40
 800790a:	2202      	movs	r2, #2
 800790c:	2101      	movs	r1, #1
 800790e:	6878      	ldr	r0, [r7, #4]
 8007910:	f002 fd41 	bl	800a396 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800791c:	2340      	movs	r3, #64	; 0x40
 800791e:	2202      	movs	r2, #2
 8007920:	2181      	movs	r1, #129	; 0x81
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f002 fd37 	bl	800a396 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  pdev->pClassData = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800792e:	f44f 701b 	mov.w	r0, #620	; 0x26c
 8007932:	f002 fe6f 	bl	800a614 <USBD_static_malloc>
 8007936:	4602      	mov	r2, r0
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007944:	2b00      	cmp	r3, #0
 8007946:	d101      	bne.n	800794c <USBD_MSC_Init+0x84>
  {
    return USBD_FAIL;
 8007948:	2302      	movs	r3, #2
 800794a:	e003      	b.n	8007954 <USBD_MSC_Init+0x8c>
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f9d9 	bl	8007d04 <MSC_BOT_Init>

  return USBD_OK;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3708      	adds	r7, #8
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <USBD_MSC_DeInit>:
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev,
                         uint8_t cfgidx)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	460b      	mov	r3, r1
 8007966:	70fb      	strb	r3, [r7, #3]
  /* Close MSC EPs */
  USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 8007968:	2101      	movs	r1, #1
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f002 fd39 	bl	800a3e2 <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 8007978:	2181      	movs	r1, #129	; 0x81
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f002 fd31 	bl	800a3e2 <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	62da      	str	r2, [r3, #44]	; 0x2c

  /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 fa06 	bl	8007d98 <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007992:	2b00      	cmp	r3, #0
 8007994:	d009      	beq.n	80079aa <USBD_MSC_DeInit+0x4e>
  {
    USBD_free(pdev->pClassData);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800799c:	4618      	mov	r0, r3
 800799e:	f002 fe45 	bl	800a62c <USBD_static_free>
    pdev->pClassData  = NULL;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b086      	sub	sp, #24
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079c4:	613b      	str	r3, [r7, #16]
  uint8_t ret = USBD_OK;
 80079c6:	2300      	movs	r3, #0
 80079c8:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 80079ca:	2300      	movs	r3, #0
 80079cc:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d04d      	beq.n	8007a76 <USBD_MSC_Setup+0xc2>
 80079da:	2b20      	cmp	r3, #32
 80079dc:	f040 8113 	bne.w	8007c06 <USBD_MSC_Setup+0x252>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	785b      	ldrb	r3, [r3, #1]
 80079e4:	2bfe      	cmp	r3, #254	; 0xfe
 80079e6:	d002      	beq.n	80079ee <USBD_MSC_Setup+0x3a>
 80079e8:	2bff      	cmp	r3, #255	; 0xff
 80079ea:	d024      	beq.n	8007a36 <USBD_MSC_Setup+0x82>
 80079ec:	e03b      	b.n	8007a66 <USBD_MSC_Setup+0xb2>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	885b      	ldrh	r3, [r3, #2]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d118      	bne.n	8007a28 <USBD_MSC_Setup+0x74>
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	88db      	ldrh	r3, [r3, #6]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d114      	bne.n	8007a28 <USBD_MSC_Setup+0x74>
              ((req->bmRequest & 0x80U) == 0x80U))
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	da0f      	bge.n	8007a28 <USBD_MSC_Setup+0x74>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	4798      	blx	r3
 8007a12:	4603      	mov	r3, r0
 8007a14:	461a      	mov	r2, r3
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	601a      	str	r2, [r3, #0]
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->max_lun, 1U);
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	4619      	mov	r1, r3
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f002 f983 	bl	8009d2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007a26:	e025      	b.n	8007a74 <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 8007a28:	6839      	ldr	r1, [r7, #0]
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f002 f914 	bl	8009c58 <USBD_CtlError>
            ret = USBD_FAIL;
 8007a30:	2302      	movs	r3, #2
 8007a32:	75fb      	strb	r3, [r7, #23]
          break;
 8007a34:	e01e      	b.n	8007a74 <USBD_MSC_Setup+0xc0>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	885b      	ldrh	r3, [r3, #2]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10c      	bne.n	8007a58 <USBD_MSC_Setup+0xa4>
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	88db      	ldrh	r3, [r3, #6]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d108      	bne.n	8007a58 <USBD_MSC_Setup+0xa4>
              ((req->bmRequest & 0x80U) != 0x80U))
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	db03      	blt.n	8007a58 <USBD_MSC_Setup+0xa4>
          {
            MSC_BOT_Reset(pdev);
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 f987 	bl	8007d64 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007a56:	e00d      	b.n	8007a74 <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 8007a58:	6839      	ldr	r1, [r7, #0]
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f002 f8fc 	bl	8009c58 <USBD_CtlError>
            ret = USBD_FAIL;
 8007a60:	2302      	movs	r3, #2
 8007a62:	75fb      	strb	r3, [r7, #23]
          break;
 8007a64:	e006      	b.n	8007a74 <USBD_MSC_Setup+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007a66:	6839      	ldr	r1, [r7, #0]
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f002 f8f5 	bl	8009c58 <USBD_CtlError>
          ret = USBD_FAIL;
 8007a6e:	2302      	movs	r3, #2
 8007a70:	75fb      	strb	r3, [r7, #23]
          break;
 8007a72:	bf00      	nop
      }
      break;
 8007a74:	e0ce      	b.n	8007c14 <USBD_MSC_Setup+0x260>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	785b      	ldrb	r3, [r3, #1]
 8007a7a:	2b0b      	cmp	r3, #11
 8007a7c:	f200 80bb 	bhi.w	8007bf6 <USBD_MSC_Setup+0x242>
 8007a80:	a201      	add	r2, pc, #4	; (adr r2, 8007a88 <USBD_MSC_Setup+0xd4>)
 8007a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a86:	bf00      	nop
 8007a88:	08007ab9 	.word	0x08007ab9
 8007a8c:	08007b2f 	.word	0x08007b2f
 8007a90:	08007bf7 	.word	0x08007bf7
 8007a94:	08007bf7 	.word	0x08007bf7
 8007a98:	08007bf7 	.word	0x08007bf7
 8007a9c:	08007bf7 	.word	0x08007bf7
 8007aa0:	08007bf7 	.word	0x08007bf7
 8007aa4:	08007bf7 	.word	0x08007bf7
 8007aa8:	08007bf7 	.word	0x08007bf7
 8007aac:	08007bf7 	.word	0x08007bf7
 8007ab0:	08007ae1 	.word	0x08007ae1
 8007ab4:	08007b09 	.word	0x08007b09
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007abe:	2b03      	cmp	r3, #3
 8007ac0:	d107      	bne.n	8007ad2 <USBD_MSC_Setup+0x11e>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007ac2:	f107 030e 	add.w	r3, r7, #14
 8007ac6:	2202      	movs	r2, #2
 8007ac8:	4619      	mov	r1, r3
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f002 f92e 	bl	8009d2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ad0:	e098      	b.n	8007c04 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8007ad2:	6839      	ldr	r1, [r7, #0]
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f002 f8bf 	bl	8009c58 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ada:	2302      	movs	r3, #2
 8007adc:	75fb      	strb	r3, [r7, #23]
          break;
 8007ade:	e091      	b.n	8007c04 <USBD_MSC_Setup+0x250>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ae6:	2b03      	cmp	r3, #3
 8007ae8:	d107      	bne.n	8007afa <USBD_MSC_Setup+0x146>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->interface, 1U);
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	3304      	adds	r3, #4
 8007aee:	2201      	movs	r2, #1
 8007af0:	4619      	mov	r1, r3
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f002 f91a 	bl	8009d2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007af8:	e084      	b.n	8007c04 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8007afa:	6839      	ldr	r1, [r7, #0]
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f002 f8ab 	bl	8009c58 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b02:	2302      	movs	r3, #2
 8007b04:	75fb      	strb	r3, [r7, #23]
          break;
 8007b06:	e07d      	b.n	8007c04 <USBD_MSC_Setup+0x250>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b0e:	2b03      	cmp	r3, #3
 8007b10:	d106      	bne.n	8007b20 <USBD_MSC_Setup+0x16c>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	885b      	ldrh	r3, [r3, #2]
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	461a      	mov	r2, r3
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b1e:	e071      	b.n	8007c04 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 8007b20:	6839      	ldr	r1, [r7, #0]
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f002 f898 	bl	8009c58 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b28:	2302      	movs	r3, #2
 8007b2a:	75fb      	strb	r3, [r7, #23]
          break;
 8007b2c:	e06a      	b.n	8007c04 <USBD_MSC_Setup+0x250>

        case USB_REQ_CLEAR_FEATURE:

          /* Flush the FIFO and Clear the stall status */
          USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	889b      	ldrh	r3, [r3, #4]
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	4619      	mov	r1, r3
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f002 fc72 	bl	800a420 <USBD_LL_FlushEP>

          /* Reactivate the EP */
          USBD_LL_CloseEP(pdev, (uint8_t)req->wIndex);
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	889b      	ldrh	r3, [r3, #4]
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	4619      	mov	r1, r3
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f002 fc4c 	bl	800a3e2 <USBD_LL_CloseEP>
          if ((((uint8_t)req->wIndex) & 0x80U) == 0x80U)
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	889b      	ldrh	r3, [r3, #4]
 8007b4e:	b25b      	sxtb	r3, r3
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	da23      	bge.n	8007b9c <USBD_MSC_Setup+0x1e8>
          {
            pdev->ep_in[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	889b      	ldrh	r3, [r3, #4]
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	f003 020f 	and.w	r2, r3, #15
 8007b5e:	6879      	ldr	r1, [r7, #4]
 8007b60:	4613      	mov	r3, r2
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	4413      	add	r3, r2
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	440b      	add	r3, r1
 8007b6a:	3318      	adds	r3, #24
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	7c1b      	ldrb	r3, [r3, #16]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d107      	bne.n	8007b88 <USBD_MSC_Setup+0x1d4>
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 8007b78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	2181      	movs	r1, #129	; 0x81
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f002 fc08 	bl	800a396 <USBD_LL_OpenEP>
 8007b86:	e005      	b.n	8007b94 <USBD_MSC_Setup+0x1e0>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 8007b88:	2340      	movs	r3, #64	; 0x40
 8007b8a:	2202      	movs	r2, #2
 8007b8c:	2181      	movs	r1, #129	; 0x81
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f002 fc01 	bl	800a396 <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	62da      	str	r2, [r3, #44]	; 0x2c
 8007b9a:	e024      	b.n	8007be6 <USBD_MSC_Setup+0x232>
          }
          else
          {
            pdev->ep_out[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	889b      	ldrh	r3, [r3, #4]
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	f003 020f 	and.w	r2, r3, #15
 8007ba6:	6879      	ldr	r1, [r7, #4]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	440b      	add	r3, r1
 8007bb2:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	7c1b      	ldrb	r3, [r3, #16]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d107      	bne.n	8007bd2 <USBD_MSC_Setup+0x21e>
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 8007bc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	2101      	movs	r1, #1
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f002 fbe3 	bl	800a396 <USBD_LL_OpenEP>
 8007bd0:	e005      	b.n	8007bde <USBD_MSC_Setup+0x22a>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 8007bd2:	2340      	movs	r3, #64	; 0x40
 8007bd4:	2202      	movs	r2, #2
 8007bd6:	2101      	movs	r1, #1
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f002 fbdc 	bl	800a396 <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2201      	movs	r2, #1
 8007be2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
          }

          /* Handle BOT error */
          MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	889b      	ldrh	r3, [r3, #4]
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	4619      	mov	r1, r3
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fa50 	bl	8008094 <MSC_BOT_CplClrFeature>
          break;
 8007bf4:	e006      	b.n	8007c04 <USBD_MSC_Setup+0x250>

        default:
          USBD_CtlError(pdev, req);
 8007bf6:	6839      	ldr	r1, [r7, #0]
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f002 f82d 	bl	8009c58 <USBD_CtlError>
          ret = USBD_FAIL;
 8007bfe:	2302      	movs	r3, #2
 8007c00:	75fb      	strb	r3, [r7, #23]
          break;
 8007c02:	bf00      	nop
      }
      break;
 8007c04:	e006      	b.n	8007c14 <USBD_MSC_Setup+0x260>

    default:
      USBD_CtlError(pdev, req);
 8007c06:	6839      	ldr	r1, [r7, #0]
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f002 f825 	bl	8009c58 <USBD_CtlError>
      ret = USBD_FAIL;
 8007c0e:	2302      	movs	r3, #2
 8007c10:	75fb      	strb	r3, [r7, #23]
      break;
 8007c12:	bf00      	nop
  }

  return ret;
 8007c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3718      	adds	r7, #24
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop

08007c20 <USBD_MSC_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8007c2c:	78fb      	ldrb	r3, [r7, #3]
 8007c2e:	4619      	mov	r1, r3
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 f8c1 	bl	8007db8 <MSC_BOT_DataIn>

  return USBD_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3708      	adds	r7, #8
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <USBD_MSC_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	460b      	mov	r3, r1
 8007c4a:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8007c4c:	78fb      	ldrb	r3, [r7, #3]
 8007c4e:	4619      	mov	r1, r3
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f000 f8e2 	bl	8007e1a <MSC_BOT_DataOut>

  return USBD_OK;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3708      	adds	r7, #8
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgHSDesc);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2220      	movs	r2, #32
 8007c6c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 8007c6e:	4b03      	ldr	r3, [pc, #12]	; (8007c7c <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bc80      	pop	{r7}
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	200000a0 	.word	0x200000a0

08007c80 <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgFSDesc);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 8007c8e:	4b03      	ldr	r3, [pc, #12]	; (8007c9c <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bc80      	pop	{r7}
 8007c98:	4770      	bx	lr
 8007c9a:	bf00      	nop
 8007c9c:	200000c0 	.word	0x200000c0

08007ca0 <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b083      	sub	sp, #12
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_OtherSpeedCfgDesc);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2220      	movs	r2, #32
 8007cac:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 8007cae:	4b03      	ldr	r3, [pc, #12]	; (8007cbc <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bc80      	pop	{r7}
 8007cb8:	4770      	bx	lr
 8007cba:	bf00      	nop
 8007cbc:	200000e0 	.word	0x200000e0

08007cc0 <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_DeviceQualifierDesc);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	220a      	movs	r2, #10
 8007ccc:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8007cce:	4b03      	ldr	r3, [pc, #12]	; (8007cdc <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bc80      	pop	{r7}
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	20000100 	.word	0x20000100

08007ce0 <USBD_MSC_RegisterStorage>:
* @param  fops: storage callback
* @retval status
*/
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev,
                                 USBD_StorageTypeDef *fops)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  if (fops != NULL)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d003      	beq.n	8007cf8 <USBD_MSC_RegisterStorage+0x18>
  {
    pdev->pUserData = fops;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	683a      	ldr	r2, [r7, #0]
 8007cf4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return USBD_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bc80      	pop	{r7}
 8007d02:	4770      	bx	lr

08007d04 <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init(USBD_HandleTypeDef  *pdev)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d12:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2200      	movs	r2, #0
 8007d18:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  hmsc->scsi_sense_head = 0U;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2000      	movs	r0, #0
 8007d3a:	4798      	blx	r3

  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 8007d3c:	2101      	movs	r1, #1
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f002 fb6e 	bl	800a420 <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 8007d44:	2181      	movs	r1, #129	; 0x81
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f002 fb6a 	bl	800a420 <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8007d52:	231f      	movs	r3, #31
 8007d54:	2101      	movs	r1, #1
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f002 fc26 	bl	800a5a8 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 8007d5c:	bf00      	nop
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset(USBD_HandleTypeDef  *pdev)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d72:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2200      	movs	r2, #0
 8007d78:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	725a      	strb	r2, [r3, #9]

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8007d86:	231f      	movs	r3, #31
 8007d88:	2101      	movs	r1, #1
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f002 fc0c 	bl	800a5a8 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 8007d90:	bf00      	nop
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b085      	sub	sp, #20
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007da6:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state = USBD_BOT_IDLE;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	721a      	strb	r2, [r3, #8]
}
 8007dae:	bf00      	nop
 8007db0:	3714      	adds	r7, #20
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bc80      	pop	{r7}
 8007db6:	4770      	bx	lr

08007db8 <MSC_BOT_DataIn>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn(USBD_HandleTypeDef  *pdev,
                    uint8_t epnum)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dca:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	7a1b      	ldrb	r3, [r3, #8]
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	d004      	beq.n	8007dde <MSC_BOT_DataIn+0x26>
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	db19      	blt.n	8007e0c <MSC_BOT_DataIn+0x54>
 8007dd8:	2b04      	cmp	r3, #4
 8007dda:	dc17      	bgt.n	8007e0c <MSC_BOT_DataIn+0x54>
 8007ddc:	e011      	b.n	8007e02 <MSC_BOT_DataIn+0x4a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8007dea:	461a      	mov	r2, r3
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f000 f979 	bl	80080e4 <SCSI_ProcessCmd>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	da0b      	bge.n	8007e10 <MSC_BOT_DataIn+0x58>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007df8:	2101      	movs	r1, #1
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 f8f0 	bl	8007fe0 <MSC_BOT_SendCSW>
      }
      break;
 8007e00:	e006      	b.n	8007e10 <MSC_BOT_DataIn+0x58>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8007e02:	2100      	movs	r1, #0
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 f8eb 	bl	8007fe0 <MSC_BOT_SendCSW>
      break;
 8007e0a:	e002      	b.n	8007e12 <MSC_BOT_DataIn+0x5a>

    default:
      break;
 8007e0c:	bf00      	nop
 8007e0e:	e000      	b.n	8007e12 <MSC_BOT_DataIn+0x5a>
      break;
 8007e10:	bf00      	nop
  }
}
 8007e12:	bf00      	nop
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <MSC_BOT_DataOut>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut(USBD_HandleTypeDef  *pdev,
                     uint8_t epnum)
{
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b084      	sub	sp, #16
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
 8007e22:	460b      	mov	r3, r1
 8007e24:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e2c:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	7a1b      	ldrb	r3, [r3, #8]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d002      	beq.n	8007e3c <MSC_BOT_DataOut+0x22>
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d004      	beq.n	8007e44 <MSC_BOT_DataOut+0x2a>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8007e3a:	e015      	b.n	8007e68 <MSC_BOT_DataOut+0x4e>
      MSC_BOT_CBW_Decode(pdev);
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f000 f817 	bl	8007e70 <MSC_BOT_CBW_Decode>
      break;
 8007e42:	e011      	b.n	8007e68 <MSC_BOT_DataOut+0x4e>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8007e50:	461a      	mov	r2, r3
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 f946 	bl	80080e4 <SCSI_ProcessCmd>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	da03      	bge.n	8007e66 <MSC_BOT_DataOut+0x4c>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007e5e:	2101      	movs	r1, #1
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 f8bd 	bl	8007fe0 <MSC_BOT_SendCSW>
      break;
 8007e66:	bf00      	nop
  }
}
 8007e68:	bf00      	nop
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef  *pdev)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e7e:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8007e98:	2101      	movs	r1, #1
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f002 fba7 	bl	800a5ee <USBD_LL_GetRxDataSize>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b1f      	cmp	r3, #31
 8007ea4:	d114      	bne.n	8007ed0 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8007eac:	4a32      	ldr	r2, [pc, #200]	; (8007f78 <MSC_BOT_CBW_Decode+0x108>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d10e      	bne.n	8007ed0 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bLUN > 1U) ||
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f893 3219 	ldrb.w	r3, [r3, #537]	; 0x219
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d809      	bhi.n	8007ed0 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
      (hmsc->cbw.bLUN > 1U) ||
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d004      	beq.n	8007ed0 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f893 321a 	ldrb.w	r3, [r3, #538]	; 0x21a
 8007ecc:	2b10      	cmp	r3, #16
 8007ece:	d90e      	bls.n	8007eee <MSC_BOT_CBW_Decode+0x7e>
  {

    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8007ed6:	2320      	movs	r3, #32
 8007ed8:	2205      	movs	r2, #5
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 fc48 	bl	8008770 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2202      	movs	r2, #2
 8007ee4:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 f8a6 	bl	8008038 <MSC_BOT_Abort>
 8007eec:	e041      	b.n	8007f72 <MSC_BOT_CBW_Decode+0x102>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8007efa:	461a      	mov	r2, r3
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 f8f1 	bl	80080e4 <SCSI_ProcessCmd>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	da0c      	bge.n	8007f22 <MSC_BOT_CBW_Decode+0xb2>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	7a1b      	ldrb	r3, [r3, #8]
 8007f0c:	2b05      	cmp	r3, #5
 8007f0e:	d104      	bne.n	8007f1a <MSC_BOT_CBW_Decode+0xaa>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8007f10:	2101      	movs	r1, #1
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 f864 	bl	8007fe0 <MSC_BOT_SendCSW>
 8007f18:	e02b      	b.n	8007f72 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 f88c 	bl	8008038 <MSC_BOT_Abort>
 8007f20:	e027      	b.n	8007f72 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    /*Burst xfer handled internally*/
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	7a1b      	ldrb	r3, [r3, #8]
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d022      	beq.n	8007f70 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8007f2e:	2b01      	cmp	r3, #1
 8007f30:	d01e      	beq.n	8007f70 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8007f36:	2b03      	cmp	r3, #3
 8007f38:	d01a      	beq.n	8007f70 <MSC_BOT_CBW_Decode+0x100>
    {
      if (hmsc->bot_data_length > 0U)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	895b      	ldrh	r3, [r3, #10]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d009      	beq.n	8007f56 <MSC_BOT_CBW_Decode+0xe6>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f103 010c 	add.w	r1, r3, #12
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	895b      	ldrh	r3, [r3, #10]
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 f814 	bl	8007f7c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8007f54:	e00d      	b.n	8007f72 <MSC_BOT_CBW_Decode+0x102>
      }
      else if (hmsc->bot_data_length == 0U)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	895b      	ldrh	r3, [r3, #10]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d104      	bne.n	8007f68 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8007f5e:	2100      	movs	r1, #0
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 f83d 	bl	8007fe0 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8007f66:	e004      	b.n	8007f72 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 f865 	bl	8008038 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8007f6e:	e000      	b.n	8007f72 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    else
    {
      return;
 8007f70:	bf00      	nop
    }
  }
}
 8007f72:	3710      	adds	r7, #16
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	43425355 	.word	0x43425355

08007f7c <MSC_BOT_SendData>:
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                              uint16_t len)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	4613      	mov	r3, r2
 8007f88:	80fb      	strh	r3, [r7, #6]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f90:	617b      	str	r3, [r7, #20]

  uint16_t length = (uint16_t)MIN(hmsc->cbw.dDataLength, len);
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007f98:	88fb      	ldrh	r3, [r7, #6]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d204      	bcs.n	8007fa8 <MSC_BOT_SendData+0x2c>
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	e000      	b.n	8007faa <MSC_BOT_SendData+0x2e>
 8007fa8:	88fb      	ldrh	r3, [r7, #6]
 8007faa:	827b      	strh	r3, [r7, #18]

  hmsc->csw.dDataResidue -= len;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8007fb2:	88fb      	ldrh	r3, [r7, #6]
 8007fb4:	1ad2      	subs	r2, r2, r3
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	2204      	movs	r2, #4
 8007fc8:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 8007fca:	8a7b      	ldrh	r3, [r7, #18]
 8007fcc:	68ba      	ldr	r2, [r7, #8]
 8007fce:	2181      	movs	r1, #129	; 0x81
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f002 fac6 	bl	800a562 <USBD_LL_Transmit>
}
 8007fd6:	bf00      	nop
 8007fd8:	3718      	adds	r7, #24
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
	...

08007fe0 <MSC_BOT_SendCSW>:
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW(USBD_HandleTypeDef  *pdev,
                      uint8_t CSW_Status)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	460b      	mov	r3, r1
 8007fea:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ff2:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	4a0f      	ldr	r2, [pc, #60]	; (8008034 <MSC_BOT_SendCSW+0x54>)
 8007ff8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
  hmsc->csw.bStatus = CSW_Status;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	78fa      	ldrb	r2, [r7, #3]
 8008000:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
  hmsc->bot_state = USBD_BOT_IDLE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)(void *)&hmsc->csw,
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f503 720b 	add.w	r2, r3, #556	; 0x22c
 8008010:	230d      	movs	r3, #13
 8008012:	2181      	movs	r1, #129	; 0x81
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f002 faa4 	bl	800a562 <USBD_LL_Transmit>
                   USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8008020:	231f      	movs	r3, #31
 8008022:	2101      	movs	r1, #1
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f002 fabf 	bl	800a5a8 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 800802a:	bf00      	nop
 800802c:	3710      	adds	r7, #16
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	53425355 	.word	0x53425355

08008038 <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort(USBD_HandleTypeDef  *pdev)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008046:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800804e:	2b00      	cmp	r3, #0
 8008050:	d10c      	bne.n	800806c <MSC_BOT_Abort+0x34>
      (hmsc->cbw.dDataLength != 0U) &&
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
  if ((hmsc->cbw.bmFlags == 0U) &&
 8008058:	2b00      	cmp	r3, #0
 800805a:	d007      	beq.n	800806c <MSC_BOT_Abort+0x34>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8008060:	2b00      	cmp	r3, #0
 8008062:	d103      	bne.n	800806c <MSC_BOT_Abort+0x34>
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8008064:	2101      	movs	r1, #1
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f002 f9f9 	bl	800a45e <USBD_LL_StallEP>
  }

  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800806c:	2181      	movs	r1, #129	; 0x81
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f002 f9f5 	bl	800a45e <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	7a5b      	ldrb	r3, [r3, #9]
 8008078:	2b02      	cmp	r3, #2
 800807a:	d107      	bne.n	800808c <MSC_BOT_Abort+0x54>
  {
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f503 7203 	add.w	r2, r3, #524	; 0x20c
 8008082:	231f      	movs	r3, #31
 8008084:	2101      	movs	r1, #1
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f002 fa8e 	bl	800a5a8 <USBD_LL_PrepareReceive>
                           USBD_BOT_CBW_LENGTH);
  }
}
 800808c:	bf00      	nop
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	460b      	mov	r3, r1
 800809e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080a6:	60fb      	str	r3, [r7, #12]

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	7a5b      	ldrb	r3, [r3, #9]
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d107      	bne.n	80080c0 <MSC_BOT_CplClrFeature+0x2c>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 80080b0:	2181      	movs	r1, #129	; 0x81
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f002 f9d3 	bl	800a45e <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	725a      	strb	r2, [r3, #9]
 80080be:	e00d      	b.n	80080dc <MSC_BOT_CplClrFeature+0x48>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 80080c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	da08      	bge.n	80080da <MSC_BOT_CplClrFeature+0x46>
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	7a5b      	ldrb	r3, [r3, #9]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d004      	beq.n	80080da <MSC_BOT_CplClrFeature+0x46>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80080d0:	2101      	movs	r1, #1
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7ff ff84 	bl	8007fe0 <MSC_BOT_SendCSW>
 80080d8:	e000      	b.n	80080dc <MSC_BOT_CplClrFeature+0x48>
  }
  else
  {
    return;
 80080da:	bf00      	nop
  }
}
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
	...

080080e4 <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	460b      	mov	r3, r1
 80080ee:	607a      	str	r2, [r7, #4]
 80080f0:	72fb      	strb	r3, [r7, #11]
  switch (cmd[0])
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	2b5a      	cmp	r3, #90	; 0x5a
 80080f8:	f200 810e 	bhi.w	8008318 <SCSI_ProcessCmd+0x234>
 80080fc:	a201      	add	r2, pc, #4	; (adr r2, 8008104 <SCSI_ProcessCmd+0x20>)
 80080fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008102:	bf00      	nop
 8008104:	08008271 	.word	0x08008271
 8008108:	08008319 	.word	0x08008319
 800810c:	08008319 	.word	0x08008319
 8008110:	0800827f 	.word	0x0800827f
 8008114:	08008319 	.word	0x08008319
 8008118:	08008319 	.word	0x08008319
 800811c:	08008319 	.word	0x08008319
 8008120:	08008319 	.word	0x08008319
 8008124:	08008319 	.word	0x08008319
 8008128:	08008319 	.word	0x08008319
 800812c:	08008319 	.word	0x08008319
 8008130:	08008319 	.word	0x08008319
 8008134:	08008319 	.word	0x08008319
 8008138:	08008319 	.word	0x08008319
 800813c:	08008319 	.word	0x08008319
 8008140:	08008319 	.word	0x08008319
 8008144:	08008319 	.word	0x08008319
 8008148:	08008319 	.word	0x08008319
 800814c:	0800828d 	.word	0x0800828d
 8008150:	08008319 	.word	0x08008319
 8008154:	08008319 	.word	0x08008319
 8008158:	08008319 	.word	0x08008319
 800815c:	08008319 	.word	0x08008319
 8008160:	08008319 	.word	0x08008319
 8008164:	08008319 	.word	0x08008319
 8008168:	08008319 	.word	0x08008319
 800816c:	080082b7 	.word	0x080082b7
 8008170:	0800829b 	.word	0x0800829b
 8008174:	08008319 	.word	0x08008319
 8008178:	08008319 	.word	0x08008319
 800817c:	080082a9 	.word	0x080082a9
 8008180:	08008319 	.word	0x08008319
 8008184:	08008319 	.word	0x08008319
 8008188:	08008319 	.word	0x08008319
 800818c:	08008319 	.word	0x08008319
 8008190:	080082d3 	.word	0x080082d3
 8008194:	08008319 	.word	0x08008319
 8008198:	080082e1 	.word	0x080082e1
 800819c:	08008319 	.word	0x08008319
 80081a0:	08008319 	.word	0x08008319
 80081a4:	080082ef 	.word	0x080082ef
 80081a8:	08008319 	.word	0x08008319
 80081ac:	080082fd 	.word	0x080082fd
 80081b0:	08008319 	.word	0x08008319
 80081b4:	08008319 	.word	0x08008319
 80081b8:	08008319 	.word	0x08008319
 80081bc:	08008319 	.word	0x08008319
 80081c0:	0800830b 	.word	0x0800830b
 80081c4:	08008319 	.word	0x08008319
 80081c8:	08008319 	.word	0x08008319
 80081cc:	08008319 	.word	0x08008319
 80081d0:	08008319 	.word	0x08008319
 80081d4:	08008319 	.word	0x08008319
 80081d8:	08008319 	.word	0x08008319
 80081dc:	08008319 	.word	0x08008319
 80081e0:	08008319 	.word	0x08008319
 80081e4:	08008319 	.word	0x08008319
 80081e8:	08008319 	.word	0x08008319
 80081ec:	08008319 	.word	0x08008319
 80081f0:	08008319 	.word	0x08008319
 80081f4:	08008319 	.word	0x08008319
 80081f8:	08008319 	.word	0x08008319
 80081fc:	08008319 	.word	0x08008319
 8008200:	08008319 	.word	0x08008319
 8008204:	08008319 	.word	0x08008319
 8008208:	08008319 	.word	0x08008319
 800820c:	08008319 	.word	0x08008319
 8008210:	08008319 	.word	0x08008319
 8008214:	08008319 	.word	0x08008319
 8008218:	08008319 	.word	0x08008319
 800821c:	08008319 	.word	0x08008319
 8008220:	08008319 	.word	0x08008319
 8008224:	08008319 	.word	0x08008319
 8008228:	08008319 	.word	0x08008319
 800822c:	08008319 	.word	0x08008319
 8008230:	08008319 	.word	0x08008319
 8008234:	08008319 	.word	0x08008319
 8008238:	08008319 	.word	0x08008319
 800823c:	08008319 	.word	0x08008319
 8008240:	08008319 	.word	0x08008319
 8008244:	08008319 	.word	0x08008319
 8008248:	08008319 	.word	0x08008319
 800824c:	08008319 	.word	0x08008319
 8008250:	08008319 	.word	0x08008319
 8008254:	08008319 	.word	0x08008319
 8008258:	08008319 	.word	0x08008319
 800825c:	08008319 	.word	0x08008319
 8008260:	08008319 	.word	0x08008319
 8008264:	08008319 	.word	0x08008319
 8008268:	08008319 	.word	0x08008319
 800826c:	080082c5 	.word	0x080082c5
  {
    case SCSI_TEST_UNIT_READY:
      SCSI_TestUnitReady(pdev, lun, cmd);
 8008270:	7afb      	ldrb	r3, [r7, #11]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	4619      	mov	r1, r3
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	f000 f85c 	bl	8008334 <SCSI_TestUnitReady>
      break;
 800827c:	e055      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_REQUEST_SENSE:
      SCSI_RequestSense(pdev, lun, cmd);
 800827e:	7afb      	ldrb	r3, [r7, #11]
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	4619      	mov	r1, r3
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f000 fa09 	bl	800869c <SCSI_RequestSense>
      break;
 800828a:	e04e      	b.n	800832a <SCSI_ProcessCmd+0x246>
    case SCSI_INQUIRY:
      SCSI_Inquiry(pdev, lun, cmd);
 800828c:	7afb      	ldrb	r3, [r7, #11]
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	4619      	mov	r1, r3
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f000 f888 	bl	80083a8 <SCSI_Inquiry>
      break;
 8008298:	e047      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_START_STOP_UNIT:
      SCSI_StartStopUnit(pdev, lun, cmd);
 800829a:	7afb      	ldrb	r3, [r7, #11]
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	4619      	mov	r1, r3
 80082a0:	68f8      	ldr	r0, [r7, #12]
 80082a2:	f000 fa9e 	bl	80087e2 <SCSI_StartStopUnit>
      break;
 80082a6:	e040      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      SCSI_StartStopUnit(pdev, lun, cmd);
 80082a8:	7afb      	ldrb	r3, [r7, #11]
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	4619      	mov	r1, r3
 80082ae:	68f8      	ldr	r0, [r7, #12]
 80082b0:	f000 fa97 	bl	80087e2 <SCSI_StartStopUnit>
      break;
 80082b4:	e039      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE6:
      SCSI_ModeSense6(pdev, lun, cmd);
 80082b6:	7afb      	ldrb	r3, [r7, #11]
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	4619      	mov	r1, r3
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	f000 f99d 	bl	80085fc <SCSI_ModeSense6>
      break;
 80082c2:	e032      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE10:
      SCSI_ModeSense10(pdev, lun, cmd);
 80082c4:	7afb      	ldrb	r3, [r7, #11]
 80082c6:	687a      	ldr	r2, [r7, #4]
 80082c8:	4619      	mov	r1, r3
 80082ca:	68f8      	ldr	r0, [r7, #12]
 80082cc:	f000 f9be 	bl	800864c <SCSI_ModeSense10>
      break;
 80082d0:	e02b      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_READ_FORMAT_CAPACITIES:
      SCSI_ReadFormatCapacity(pdev, lun, cmd);
 80082d2:	7afb      	ldrb	r3, [r7, #11]
 80082d4:	687a      	ldr	r2, [r7, #4]
 80082d6:	4619      	mov	r1, r3
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f000 f92a 	bl	8008532 <SCSI_ReadFormatCapacity>
      break;
 80082de:	e024      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_READ_CAPACITY10:
      SCSI_ReadCapacity10(pdev, lun, cmd);
 80082e0:	7afb      	ldrb	r3, [r7, #11]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	4619      	mov	r1, r3
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f000 f8bc 	bl	8008464 <SCSI_ReadCapacity10>
      break;
 80082ec:	e01d      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_READ10:
      SCSI_Read10(pdev, lun, cmd);
 80082ee:	7afb      	ldrb	r3, [r7, #11]
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	4619      	mov	r1, r3
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f000 fa88 	bl	800880a <SCSI_Read10>
      break;
 80082fa:	e016      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_WRITE10:
      SCSI_Write10(pdev, lun, cmd);
 80082fc:	7afb      	ldrb	r3, [r7, #11]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	4619      	mov	r1, r3
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f000 fb0d 	bl	8008922 <SCSI_Write10>
      break;
 8008308:	e00f      	b.n	800832a <SCSI_ProcessCmd+0x246>

    case SCSI_VERIFY10:
      SCSI_Verify10(pdev, lun, cmd);
 800830a:	7afb      	ldrb	r3, [r7, #11]
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	4619      	mov	r1, r3
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f000 fbb6 	bl	8008a82 <SCSI_Verify10>
      break;
 8008316:	e008      	b.n	800832a <SCSI_ProcessCmd+0x246>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8008318:	7af9      	ldrb	r1, [r7, #11]
 800831a:	2320      	movs	r3, #32
 800831c:	2205      	movs	r2, #5
 800831e:	68f8      	ldr	r0, [r7, #12]
 8008320:	f000 fa26 	bl	8008770 <SCSI_SenseCode>
      return -1;
 8008324:	f04f 33ff 	mov.w	r3, #4294967295
 8008328:	e000      	b.n	800832c <SCSI_ProcessCmd+0x248>
  }

  return 0;
 800832a:	2300      	movs	r3, #0
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	460b      	mov	r3, r1
 800833e:	607a      	str	r2, [r7, #4]
 8008340:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008348:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008350:	2b00      	cmp	r3, #0
 8008352:	d00a      	beq.n	800836a <SCSI_TestUnitReady+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800835a:	2320      	movs	r3, #32
 800835c:	2205      	movs	r2, #5
 800835e:	68f8      	ldr	r0, [r7, #12]
 8008360:	f000 fa06 	bl	8008770 <SCSI_SenseCode>

    return -1;
 8008364:	f04f 33ff 	mov.w	r3, #4294967295
 8008368:	e019      	b.n	800839e <SCSI_TestUnitReady+0x6a>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	7afa      	ldrb	r2, [r7, #11]
 8008374:	4610      	mov	r0, r2
 8008376:	4798      	blx	r3
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d00b      	beq.n	8008396 <SCSI_TestUnitReady+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800837e:	7af9      	ldrb	r1, [r7, #11]
 8008380:	233a      	movs	r3, #58	; 0x3a
 8008382:	2202      	movs	r2, #2
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f000 f9f3 	bl	8008770 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	2205      	movs	r2, #5
 800838e:	721a      	strb	r2, [r3, #8]

    return -1;
 8008390:	f04f 33ff 	mov.w	r3, #4294967295
 8008394:	e003      	b.n	800839e <SCSI_TestUnitReady+0x6a>
  }
  hmsc->bot_data_length = 0U;
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2200      	movs	r2, #0
 800839a:	815a      	strh	r2, [r3, #10]

  return 0;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3718      	adds	r7, #24
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
	...

080083a8 <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t  SCSI_Inquiry(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b089      	sub	sp, #36	; 0x24
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	460b      	mov	r3, r1
 80083b2:	607a      	str	r2, [r7, #4]
 80083b4:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083bc:	61bb      	str	r3, [r7, #24]

  if (params[1] & 0x01U)/*Evpd is set*/
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	3301      	adds	r3, #1
 80083c2:	781b      	ldrb	r3, [r3, #0]
 80083c4:	f003 0301 	and.w	r3, r3, #1
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d014      	beq.n	80083f6 <SCSI_Inquiry+0x4e>
  {
    len = LENGTH_INQUIRY_PAGE00;
 80083cc:	2307      	movs	r3, #7
 80083ce:	83fb      	strh	r3, [r7, #30]
    hmsc->bot_data_length = len;
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	8bfa      	ldrh	r2, [r7, #30]
 80083d4:	815a      	strh	r2, [r3, #10]

    while (len)
 80083d6:	e00a      	b.n	80083ee <SCSI_Inquiry+0x46>
    {
      len--;
 80083d8:	8bfb      	ldrh	r3, [r7, #30]
 80083da:	3b01      	subs	r3, #1
 80083dc:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = MSC_Page00_Inquiry_Data[len];
 80083de:	8bfa      	ldrh	r2, [r7, #30]
 80083e0:	8bfb      	ldrh	r3, [r7, #30]
 80083e2:	491f      	ldr	r1, [pc, #124]	; (8008460 <SCSI_Inquiry+0xb8>)
 80083e4:	5c89      	ldrb	r1, [r1, r2]
 80083e6:	69ba      	ldr	r2, [r7, #24]
 80083e8:	4413      	add	r3, r2
 80083ea:	460a      	mov	r2, r1
 80083ec:	731a      	strb	r2, [r3, #12]
    while (len)
 80083ee:	8bfb      	ldrh	r3, [r7, #30]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1f1      	bne.n	80083d8 <SCSI_Inquiry+0x30>
 80083f4:	e02e      	b.n	8008454 <SCSI_Inquiry+0xac>
    }
  }
  else
  {
    pPage = (uint8_t *)(void *) & ((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083fc:	69d9      	ldr	r1, [r3, #28]
 80083fe:	7afa      	ldrb	r2, [r7, #11]
 8008400:	4613      	mov	r3, r2
 8008402:	00db      	lsls	r3, r3, #3
 8008404:	4413      	add	r3, r2
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	440b      	add	r3, r1
 800840a:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	3304      	adds	r3, #4
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	b29b      	uxth	r3, r3
 8008414:	3305      	adds	r3, #5
 8008416:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	3304      	adds	r3, #4
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	b29b      	uxth	r3, r3
 8008420:	8bfa      	ldrh	r2, [r7, #30]
 8008422:	429a      	cmp	r2, r3
 8008424:	d303      	bcc.n	800842e <SCSI_Inquiry+0x86>
    {
      len = params[4];
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	3304      	adds	r3, #4
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	83fb      	strh	r3, [r7, #30]
    }
    hmsc->bot_data_length = len;
 800842e:	69bb      	ldr	r3, [r7, #24]
 8008430:	8bfa      	ldrh	r2, [r7, #30]
 8008432:	815a      	strh	r2, [r3, #10]

    while (len)
 8008434:	e00b      	b.n	800844e <SCSI_Inquiry+0xa6>
    {
      len--;
 8008436:	8bfb      	ldrh	r3, [r7, #30]
 8008438:	3b01      	subs	r3, #1
 800843a:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = pPage[len];
 800843c:	8bfb      	ldrh	r3, [r7, #30]
 800843e:	697a      	ldr	r2, [r7, #20]
 8008440:	441a      	add	r2, r3
 8008442:	8bfb      	ldrh	r3, [r7, #30]
 8008444:	7811      	ldrb	r1, [r2, #0]
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	4413      	add	r3, r2
 800844a:	460a      	mov	r2, r1
 800844c:	731a      	strb	r2, [r3, #12]
    while (len)
 800844e:	8bfb      	ldrh	r3, [r7, #30]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d1f0      	bne.n	8008436 <SCSI_Inquiry+0x8e>
    }
  }

  return 0;
 8008454:	2300      	movs	r3, #0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3724      	adds	r7, #36	; 0x24
 800845a:	46bd      	mov	sp, r7
 800845c:	bc80      	pop	{r7}
 800845e:	4770      	bx	lr
 8008460:	0800b2d4 	.word	0x0800b2d4

08008464 <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b086      	sub	sp, #24
 8008468:	af00      	add	r7, sp, #0
 800846a:	60f8      	str	r0, [r7, #12]
 800846c:	460b      	mov	r3, r1
 800846e:	607a      	str	r2, [r7, #4]
 8008470:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008478:	617b      	str	r3, [r7, #20]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	f502 7118 	add.w	r1, r2, #608	; 0x260
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	f202 225e 	addw	r2, r2, #606	; 0x25e
 800848e:	7af8      	ldrb	r0, [r7, #11]
 8008490:	4798      	blx	r3
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d008      	beq.n	80084aa <SCSI_ReadCapacity10+0x46>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008498:	7af9      	ldrb	r1, [r7, #11]
 800849a:	233a      	movs	r3, #58	; 0x3a
 800849c:	2202      	movs	r2, #2
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f000 f966 	bl	8008770 <SCSI_SenseCode>
    return -1;
 80084a4:	f04f 33ff 	mov.w	r3, #4294967295
 80084a8:	e03f      	b.n	800852a <SCSI_ReadCapacity10+0xc6>
  }
  else
  {

    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 80084b0:	3b01      	subs	r3, #1
 80084b2:	0e1b      	lsrs	r3, r3, #24
 80084b4:	b2da      	uxtb	r2, r3
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	731a      	strb	r2, [r3, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 80084c0:	3b01      	subs	r3, #1
 80084c2:	0c1b      	lsrs	r3, r3, #16
 80084c4:	b2da      	uxtb	r2, r3
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	735a      	strb	r2, [r3, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 80084d0:	3b01      	subs	r3, #1
 80084d2:	0a1b      	lsrs	r3, r3, #8
 80084d4:	b2da      	uxtb	r2, r3
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	3b01      	subs	r3, #1
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	73da      	strb	r2, [r3, #15]

    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 80084f0:	161b      	asrs	r3, r3, #24
 80084f2:	b2da      	uxtb	r2, r3
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 80084f8:	697b      	ldr	r3, [r7, #20]
 80084fa:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 80084fe:	141b      	asrs	r3, r3, #16
 8008500:	b2da      	uxtb	r2, r3
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800850c:	0a1b      	lsrs	r3, r3, #8
 800850e:	b29b      	uxth	r3, r3
 8008510:	b2da      	uxtb	r2, r3
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 800851c:	b2da      	uxtb	r2, r3
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data_length = 8U;
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	2208      	movs	r2, #8
 8008526:	815a      	strh	r2, [r3, #10]
    return 0;
 8008528:	2300      	movs	r3, #0
  }
}
 800852a:	4618      	mov	r0, r3
 800852c:	3718      	adds	r7, #24
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b088      	sub	sp, #32
 8008536:	af00      	add	r7, sp, #0
 8008538:	60f8      	str	r0, [r7, #12]
 800853a:	460b      	mov	r3, r1
 800853c:	607a      	str	r2, [r7, #4]
 800853e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008546:	61bb      	str	r3, [r7, #24]

  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;

  for (i = 0U; i < 12U ; i++)
 8008548:	2300      	movs	r3, #0
 800854a:	83fb      	strh	r3, [r7, #30]
 800854c:	e007      	b.n	800855e <SCSI_ReadFormatCapacity+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 800854e:	8bfb      	ldrh	r3, [r7, #30]
 8008550:	69ba      	ldr	r2, [r7, #24]
 8008552:	4413      	add	r3, r2
 8008554:	2200      	movs	r2, #0
 8008556:	731a      	strb	r2, [r3, #12]
  for (i = 0U; i < 12U ; i++)
 8008558:	8bfb      	ldrh	r3, [r7, #30]
 800855a:	3301      	adds	r3, #1
 800855c:	83fb      	strh	r3, [r7, #30]
 800855e:	8bfb      	ldrh	r3, [r7, #30]
 8008560:	2b0b      	cmp	r3, #11
 8008562:	d9f4      	bls.n	800854e <SCSI_ReadFormatCapacity+0x1c>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0U)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800856a:	685b      	ldr	r3, [r3, #4]
 800856c:	f107 0216 	add.w	r2, r7, #22
 8008570:	f107 0110 	add.w	r1, r7, #16
 8008574:	7af8      	ldrb	r0, [r7, #11]
 8008576:	4798      	blx	r3
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d008      	beq.n	8008590 <SCSI_ReadFormatCapacity+0x5e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800857e:	7af9      	ldrb	r1, [r7, #11]
 8008580:	233a      	movs	r3, #58	; 0x3a
 8008582:	2202      	movs	r2, #2
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f000 f8f3 	bl	8008770 <SCSI_SenseCode>
    return -1;
 800858a:	f04f 33ff 	mov.w	r3, #4294967295
 800858e:	e030      	b.n	80085f2 <SCSI_ReadFormatCapacity+0xc0>
  }
  else
  {
    hmsc->bot_data[3] = 0x08U;
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	2208      	movs	r2, #8
 8008594:	73da      	strb	r2, [r3, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	3b01      	subs	r3, #1
 800859a:	0e1b      	lsrs	r3, r3, #24
 800859c:	b2da      	uxtb	r2, r3
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	3b01      	subs	r3, #1
 80085a6:	0c1b      	lsrs	r3, r3, #16
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	3b01      	subs	r3, #1
 80085b2:	0a1b      	lsrs	r3, r3, #8
 80085b4:	b2da      	uxtb	r2, r3
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	b2db      	uxtb	r3, r3
 80085be:	3b01      	subs	r3, #1
 80085c0:	b2da      	uxtb	r2, r3
 80085c2:	69bb      	ldr	r3, [r7, #24]
 80085c4:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data[8] = 0x02U;
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	2202      	movs	r2, #2
 80085ca:	751a      	strb	r2, [r3, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 80085cc:	8afb      	ldrh	r3, [r7, #22]
 80085ce:	141b      	asrs	r3, r3, #16
 80085d0:	b2da      	uxtb	r2, r3
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	755a      	strb	r2, [r3, #21]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 80085d6:	8afb      	ldrh	r3, [r7, #22]
 80085d8:	0a1b      	lsrs	r3, r3, #8
 80085da:	b29b      	uxth	r3, r3
 80085dc:	b2da      	uxtb	r2, r3
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	759a      	strb	r2, [r3, #22]
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 80085e2:	8afb      	ldrh	r3, [r7, #22]
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	75da      	strb	r2, [r3, #23]

    hmsc->bot_data_length = 12U;
 80085ea:	69bb      	ldr	r3, [r7, #24]
 80085ec:	220c      	movs	r2, #12
 80085ee:	815a      	strh	r2, [r3, #10]
    return 0;
 80085f0:	2300      	movs	r3, #0
  }
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3720      	adds	r7, #32
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
	...

080085fc <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b087      	sub	sp, #28
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	460b      	mov	r3, r1
 8008606:	607a      	str	r2, [r7, #4]
 8008608:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008610:	613b      	str	r3, [r7, #16]
  uint16_t len = 8U;
 8008612:	2308      	movs	r3, #8
 8008614:	82fb      	strh	r3, [r7, #22]
  hmsc->bot_data_length = len;
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	8afa      	ldrh	r2, [r7, #22]
 800861a:	815a      	strh	r2, [r3, #10]

  while (len)
 800861c:	e00a      	b.n	8008634 <SCSI_ModeSense6+0x38>
  {
    len--;
 800861e:	8afb      	ldrh	r3, [r7, #22]
 8008620:	3b01      	subs	r3, #1
 8008622:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 8008624:	8afa      	ldrh	r2, [r7, #22]
 8008626:	8afb      	ldrh	r3, [r7, #22]
 8008628:	4907      	ldr	r1, [pc, #28]	; (8008648 <SCSI_ModeSense6+0x4c>)
 800862a:	5c89      	ldrb	r1, [r1, r2]
 800862c:	693a      	ldr	r2, [r7, #16]
 800862e:	4413      	add	r3, r2
 8008630:	460a      	mov	r2, r1
 8008632:	731a      	strb	r2, [r3, #12]
  while (len)
 8008634:	8afb      	ldrh	r3, [r7, #22]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d1f1      	bne.n	800861e <SCSI_ModeSense6+0x22>
  }
  return 0;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	371c      	adds	r7, #28
 8008640:	46bd      	mov	sp, r7
 8008642:	bc80      	pop	{r7}
 8008644:	4770      	bx	lr
 8008646:	bf00      	nop
 8008648:	0800b2dc 	.word	0x0800b2dc

0800864c <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800864c:	b480      	push	{r7}
 800864e:	b087      	sub	sp, #28
 8008650:	af00      	add	r7, sp, #0
 8008652:	60f8      	str	r0, [r7, #12]
 8008654:	460b      	mov	r3, r1
 8008656:	607a      	str	r2, [r7, #4]
 8008658:	72fb      	strb	r3, [r7, #11]
  uint16_t len = 8U;
 800865a:	2308      	movs	r3, #8
 800865c:	82fb      	strh	r3, [r7, #22]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008664:	613b      	str	r3, [r7, #16]

  hmsc->bot_data_length = len;
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	8afa      	ldrh	r2, [r7, #22]
 800866a:	815a      	strh	r2, [r3, #10]

  while (len)
 800866c:	e00a      	b.n	8008684 <SCSI_ModeSense10+0x38>
  {
    len--;
 800866e:	8afb      	ldrh	r3, [r7, #22]
 8008670:	3b01      	subs	r3, #1
 8008672:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 8008674:	8afa      	ldrh	r2, [r7, #22]
 8008676:	8afb      	ldrh	r3, [r7, #22]
 8008678:	4907      	ldr	r1, [pc, #28]	; (8008698 <SCSI_ModeSense10+0x4c>)
 800867a:	5c89      	ldrb	r1, [r1, r2]
 800867c:	693a      	ldr	r2, [r7, #16]
 800867e:	4413      	add	r3, r2
 8008680:	460a      	mov	r2, r1
 8008682:	731a      	strb	r2, [r3, #12]
  while (len)
 8008684:	8afb      	ldrh	r3, [r7, #22]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d1f1      	bne.n	800866e <SCSI_ModeSense10+0x22>
  }

  return 0;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	371c      	adds	r7, #28
 8008690:	46bd      	mov	sp, r7
 8008692:	bc80      	pop	{r7}
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	0800b2e4 	.word	0x0800b2e4

0800869c <SCSI_RequestSense>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_RequestSense(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800869c:	b480      	push	{r7}
 800869e:	b087      	sub	sp, #28
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	460b      	mov	r3, r1
 80086a6:	607a      	str	r2, [r7, #4]
 80086a8:	72fb      	strb	r3, [r7, #11]
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086b0:	613b      	str	r3, [r7, #16]

  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 80086b2:	2300      	movs	r3, #0
 80086b4:	75fb      	strb	r3, [r7, #23]
 80086b6:	e007      	b.n	80086c8 <SCSI_RequestSense+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 80086b8:	7dfb      	ldrb	r3, [r7, #23]
 80086ba:	693a      	ldr	r2, [r7, #16]
 80086bc:	4413      	add	r3, r2
 80086be:	2200      	movs	r2, #0
 80086c0:	731a      	strb	r2, [r3, #12]
  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 80086c2:	7dfb      	ldrb	r3, [r7, #23]
 80086c4:	3301      	adds	r3, #1
 80086c6:	75fb      	strb	r3, [r7, #23]
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
 80086ca:	2b11      	cmp	r3, #17
 80086cc:	d9f4      	bls.n	80086b8 <SCSI_RequestSense+0x1c>
  }

  hmsc->bot_data[0] = 0x70U;
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	2270      	movs	r2, #112	; 0x70
 80086d2:	731a      	strb	r2, [r3, #12]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	220c      	movs	r2, #12
 80086d8:	74da      	strb	r2, [r3, #19]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	f893 225c 	ldrb.w	r2, [r3, #604]	; 0x25c
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d02e      	beq.n	8008748 <SCSI_RequestSense+0xac>
  {

    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 80086f0:	693a      	ldr	r2, [r7, #16]
 80086f2:	3347      	adds	r3, #71	; 0x47
 80086f4:	00db      	lsls	r3, r3, #3
 80086f6:	4413      	add	r3, r2
 80086f8:	791a      	ldrb	r2, [r3, #4]
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8008704:	693a      	ldr	r2, [r7, #16]
 8008706:	3347      	adds	r3, #71	; 0x47
 8008708:	00db      	lsls	r3, r3, #3
 800870a:	4413      	add	r3, r2
 800870c:	7a5a      	ldrb	r2, [r3, #9]
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	761a      	strb	r2, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 8008718:	693a      	ldr	r2, [r7, #16]
 800871a:	3347      	adds	r3, #71	; 0x47
 800871c:	00db      	lsls	r3, r3, #3
 800871e:	4413      	add	r3, r2
 8008720:	7a1a      	ldrb	r2, [r3, #8]
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	765a      	strb	r2, [r3, #25]
    hmsc->scsi_sense_head++;
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800872c:	3301      	adds	r3, #1
 800872e:	b2da      	uxtb	r2, r3
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	f893 325c 	ldrb.w	r3, [r3, #604]	; 0x25c
 800873c:	2b04      	cmp	r3, #4
 800873e:	d103      	bne.n	8008748 <SCSI_RequestSense+0xac>
    {
      hmsc->scsi_sense_head = 0U;
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	2200      	movs	r2, #0
 8008744:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c
    }
  }
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	2212      	movs	r2, #18
 800874c:	815a      	strh	r2, [r3, #10]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	3304      	adds	r3, #4
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	2b12      	cmp	r3, #18
 8008756:	d805      	bhi.n	8008764 <SCSI_RequestSense+0xc8>
  {
    hmsc->bot_data_length = params[4];
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	3304      	adds	r3, #4
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	b29a      	uxth	r2, r3
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	815a      	strh	r2, [r3, #10]
  }
  return 0;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	371c      	adds	r7, #28
 800876a:	46bd      	mov	sp, r7
 800876c:	bc80      	pop	{r7}
 800876e:	4770      	bx	lr

08008770 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8008770:	b480      	push	{r7}
 8008772:	b085      	sub	sp, #20
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	4608      	mov	r0, r1
 800877a:	4611      	mov	r1, r2
 800877c:	461a      	mov	r2, r3
 800877e:	4603      	mov	r3, r0
 8008780:	70fb      	strb	r3, [r7, #3]
 8008782:	460b      	mov	r3, r1
 8008784:	70bb      	strb	r3, [r7, #2]
 8008786:	4613      	mov	r3, r2
 8008788:	707b      	strb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008790:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	3347      	adds	r3, #71	; 0x47
 800879c:	00db      	lsls	r3, r3, #3
 800879e:	4413      	add	r3, r2
 80087a0:	78ba      	ldrb	r2, [r7, #2]
 80087a2:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 80087aa:	68fa      	ldr	r2, [r7, #12]
 80087ac:	3347      	adds	r3, #71	; 0x47
 80087ae:	00db      	lsls	r3, r3, #3
 80087b0:	4413      	add	r3, r2
 80087b2:	2200      	movs	r2, #0
 80087b4:	721a      	strb	r2, [r3, #8]
  hmsc->scsi_sense_tail++;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 80087bc:	3301      	adds	r3, #1
 80087be:	b2da      	uxtb	r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f893 325d 	ldrb.w	r3, [r3, #605]	; 0x25d
 80087cc:	2b04      	cmp	r3, #4
 80087ce:	d103      	bne.n	80087d8 <SCSI_SenseCode+0x68>
  {
    hmsc->scsi_sense_tail = 0U;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f883 225d 	strb.w	r2, [r3, #605]	; 0x25d
  }
}
 80087d8:	bf00      	nop
 80087da:	3714      	adds	r7, #20
 80087dc:	46bd      	mov	sp, r7
 80087de:	bc80      	pop	{r7}
 80087e0:	4770      	bx	lr

080087e2 <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 80087e2:	b480      	push	{r7}
 80087e4:	b087      	sub	sp, #28
 80087e6:	af00      	add	r7, sp, #0
 80087e8:	60f8      	str	r0, [r7, #12]
 80087ea:	460b      	mov	r3, r1
 80087ec:	607a      	str	r2, [r7, #4]
 80087ee:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087f6:	617b      	str	r3, [r7, #20]
  hmsc->bot_data_length = 0U;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	2200      	movs	r2, #0
 80087fc:	815a      	strh	r2, [r3, #10]
  return 0;
 80087fe:	2300      	movs	r3, #0
}
 8008800:	4618      	mov	r0, r3
 8008802:	371c      	adds	r7, #28
 8008804:	46bd      	mov	sp, r7
 8008806:	bc80      	pop	{r7}
 8008808:	4770      	bx	lr

0800880a <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b086      	sub	sp, #24
 800880e:	af00      	add	r7, sp, #0
 8008810:	60f8      	str	r0, [r7, #12]
 8008812:	460b      	mov	r3, r1
 8008814:	607a      	str	r2, [r7, #4]
 8008816:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800881e:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	7a1b      	ldrb	r3, [r3, #8]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d16e      	bne.n	8008906 <SCSI_Read10+0xfc>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 800882e:	b25b      	sxtb	r3, r3
 8008830:	2b00      	cmp	r3, #0
 8008832:	db0a      	blt.n	800884a <SCSI_Read10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 800883a:	2320      	movs	r3, #32
 800883c:	2205      	movs	r2, #5
 800883e:	68f8      	ldr	r0, [r7, #12]
 8008840:	f7ff ff96 	bl	8008770 <SCSI_SenseCode>
      return -1;
 8008844:	f04f 33ff 	mov.w	r3, #4294967295
 8008848:	e067      	b.n	800891a <SCSI_Read10+0x110>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	7afa      	ldrb	r2, [r7, #11]
 8008854:	4610      	mov	r0, r2
 8008856:	4798      	blx	r3
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d008      	beq.n	8008870 <SCSI_Read10+0x66>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800885e:	7af9      	ldrb	r1, [r7, #11]
 8008860:	233a      	movs	r3, #58	; 0x3a
 8008862:	2202      	movs	r2, #2
 8008864:	68f8      	ldr	r0, [r7, #12]
 8008866:	f7ff ff83 	bl	8008770 <SCSI_SenseCode>
      return -1;
 800886a:	f04f 33ff 	mov.w	r3, #4294967295
 800886e:	e054      	b.n	800891a <SCSI_Read10+0x110>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	3302      	adds	r3, #2
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	3303      	adds	r3, #3
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008880:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	3304      	adds	r3, #4
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800888a:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	3205      	adds	r2, #5
 8008890:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 8008892:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	3307      	adds	r3, #7
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	021b      	lsls	r3, r3, #8
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	3208      	adds	r2, #8
 80088a6:	7812      	ldrb	r2, [r2, #0]
 80088a8:	431a      	orrs	r2, r3
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80088bc:	7af9      	ldrb	r1, [r7, #11]
 80088be:	68f8      	ldr	r0, [r7, #12]
 80088c0:	f000 f912 	bl	8008ae8 <SCSI_CheckAddressRange>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	da02      	bge.n	80088d0 <SCSI_Read10+0xc6>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 80088ca:	f04f 33ff 	mov.w	r3, #4294967295
 80088ce:	e024      	b.n	800891a <SCSI_Read10+0x110>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	2202      	movs	r2, #2
 80088d4:	721a      	strb	r2, [r3, #8]

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 80088d6:	697b      	ldr	r3, [r7, #20]
 80088d8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80088e2:	6979      	ldr	r1, [r7, #20]
 80088e4:	f8b1 125e 	ldrh.w	r1, [r1, #606]	; 0x25e
 80088e8:	fb01 f303 	mul.w	r3, r1, r3
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d00a      	beq.n	8008906 <SCSI_Read10+0xfc>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 80088f6:	2320      	movs	r3, #32
 80088f8:	2205      	movs	r2, #5
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f7ff ff38 	bl	8008770 <SCSI_SenseCode>
      return -1;
 8008900:	f04f 33ff 	mov.w	r3, #4294967295
 8008904:	e009      	b.n	800891a <SCSI_Read10+0x110>
    }
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	f44f 7200 	mov.w	r2, #512	; 0x200
 800890c:	815a      	strh	r2, [r3, #10]

  return SCSI_ProcessRead(pdev, lun);
 800890e:	7afb      	ldrb	r3, [r7, #11]
 8008910:	4619      	mov	r1, r3
 8008912:	68f8      	ldr	r0, [r7, #12]
 8008914:	f000 f90a 	bl	8008b2c <SCSI_ProcessRead>
 8008918:	4603      	mov	r3, r0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3718      	adds	r7, #24
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <SCSI_Write10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Write10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b086      	sub	sp, #24
 8008926:	af00      	add	r7, sp, #0
 8008928:	60f8      	str	r0, [r7, #12]
 800892a:	460b      	mov	r3, r1
 800892c:	607a      	str	r2, [r7, #4]
 800892e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008936:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	7a1b      	ldrb	r3, [r3, #8]
 800893c:	2b00      	cmp	r3, #0
 800893e:	f040 8096 	bne.w	8008a6e <SCSI_Write10+0x14c>
  {
    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 8008948:	b25b      	sxtb	r3, r3
 800894a:	2b00      	cmp	r3, #0
 800894c:	da0a      	bge.n	8008964 <SCSI_Write10+0x42>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8008954:	2320      	movs	r3, #32
 8008956:	2205      	movs	r2, #5
 8008958:	68f8      	ldr	r0, [r7, #12]
 800895a:	f7ff ff09 	bl	8008770 <SCSI_SenseCode>
      return -1;
 800895e:	f04f 33ff 	mov.w	r3, #4294967295
 8008962:	e08a      	b.n	8008a7a <SCSI_Write10+0x158>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	7afa      	ldrb	r2, [r7, #11]
 800896e:	4610      	mov	r0, r2
 8008970:	4798      	blx	r3
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d008      	beq.n	800898a <SCSI_Write10+0x68>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8008978:	7af9      	ldrb	r1, [r7, #11]
 800897a:	233a      	movs	r3, #58	; 0x3a
 800897c:	2202      	movs	r2, #2
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f7ff fef6 	bl	8008770 <SCSI_SenseCode>
      return -1;
 8008984:	f04f 33ff 	mov.w	r3, #4294967295
 8008988:	e077      	b.n	8008a7a <SCSI_Write10+0x158>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008990:	68db      	ldr	r3, [r3, #12]
 8008992:	7afa      	ldrb	r2, [r7, #11]
 8008994:	4610      	mov	r0, r2
 8008996:	4798      	blx	r3
 8008998:	4603      	mov	r3, r0
 800899a:	2b00      	cmp	r3, #0
 800899c:	d008      	beq.n	80089b0 <SCSI_Write10+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800899e:	7af9      	ldrb	r1, [r7, #11]
 80089a0:	2327      	movs	r3, #39	; 0x27
 80089a2:	2202      	movs	r2, #2
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f7ff fee3 	bl	8008770 <SCSI_SenseCode>
      return -1;
 80089aa:	f04f 33ff 	mov.w	r3, #4294967295
 80089ae:	e064      	b.n	8008a7a <SCSI_Write10+0x158>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	3302      	adds	r3, #2
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	3303      	adds	r3, #3
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80089c0:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	3304      	adds	r3, #4
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 80089ca:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	3205      	adds	r2, #5
 80089d0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 80089d2:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	3307      	adds	r3, #7
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	3208      	adds	r2, #8
 80089e6:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 80089e8:	431a      	orrs	r2, r3
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80089fc:	7af9      	ldrb	r1, [r7, #11]
 80089fe:	68f8      	ldr	r0, [r7, #12]
 8008a00:	f000 f872 	bl	8008ae8 <SCSI_CheckAddressRange>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	da02      	bge.n	8008a10 <SCSI_Write10+0xee>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8008a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a0e:	e034      	b.n	8008a7a <SCSI_Write10+0x158>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008a16:	697a      	ldr	r2, [r7, #20]
 8008a18:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008a1c:	fb02 f303 	mul.w	r3, r2, r3
 8008a20:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008a28:	693a      	ldr	r2, [r7, #16]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d00a      	beq.n	8008a44 <SCSI_Write10+0x122>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	f893 1219 	ldrb.w	r1, [r3, #537]	; 0x219
 8008a34:	2320      	movs	r3, #32
 8008a36:	2205      	movs	r2, #5
 8008a38:	68f8      	ldr	r0, [r7, #12]
 8008a3a:	f7ff fe99 	bl	8008770 <SCSI_SenseCode>
      return -1;
 8008a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a42:	e01a      	b.n	8008a7a <SCSI_Write10+0x158>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a4a:	bf28      	it	cs
 8008a4c:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008a50:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	2201      	movs	r2, #1
 8008a56:	721a      	strb	r2, [r3, #8]
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	f103 020c 	add.w	r2, r3, #12
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	2101      	movs	r1, #1
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f001 fd9f 	bl	800a5a8 <USBD_LL_PrepareReceive>
  }
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }
  return 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	e005      	b.n	8008a7a <SCSI_Write10+0x158>
    return SCSI_ProcessWrite(pdev, lun);
 8008a6e:	7afb      	ldrb	r3, [r7, #11]
 8008a70:	4619      	mov	r1, r3
 8008a72:	68f8      	ldr	r0, [r7, #12]
 8008a74:	f000 f8ce 	bl	8008c14 <SCSI_ProcessWrite>
 8008a78:	4603      	mov	r3, r0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3718      	adds	r7, #24
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}

08008a82 <SCSI_Verify10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Verify10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b086      	sub	sp, #24
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	60f8      	str	r0, [r7, #12]
 8008a8a:	460b      	mov	r3, r1
 8008a8c:	607a      	str	r2, [r7, #4]
 8008a8e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a96:	617b      	str	r3, [r7, #20]

  if ((params[1] & 0x02U) == 0x02U)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	f003 0302 	and.w	r3, r3, #2
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d008      	beq.n	8008ab8 <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8008aa6:	7af9      	ldrb	r1, [r7, #11]
 8008aa8:	2324      	movs	r3, #36	; 0x24
 8008aaa:	2205      	movs	r2, #5
 8008aac:	68f8      	ldr	r0, [r7, #12]
 8008aae:	f7ff fe5f 	bl	8008770 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8008ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ab6:	e013      	b.n	8008ae0 <SCSI_Verify10+0x5e>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008ac4:	7af9      	ldrb	r1, [r7, #11]
 8008ac6:	68f8      	ldr	r0, [r7, #12]
 8008ac8:	f000 f80e 	bl	8008ae8 <SCSI_CheckAddressRange>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	da02      	bge.n	8008ad8 <SCSI_Verify10+0x56>
                             hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */
 8008ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8008ad6:	e003      	b.n	8008ae0 <SCSI_Verify10+0x5e>
  }
  hmsc->bot_data_length = 0U;
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	2200      	movs	r2, #0
 8008adc:	815a      	strh	r2, [r3, #10]
  return 0;
 8008ade:	2300      	movs	r3, #0
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3718      	adds	r7, #24
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	607a      	str	r2, [r7, #4]
 8008af2:	603b      	str	r3, [r7, #0]
 8008af4:	460b      	mov	r3, r1
 8008af6:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008afe:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 8008b00:	687a      	ldr	r2, [r7, #4]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	441a      	add	r2, r3
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	f8d3 3260 	ldr.w	r3, [r3, #608]	; 0x260
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d908      	bls.n	8008b22 <SCSI_CheckAddressRange+0x3a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8008b10:	7af9      	ldrb	r1, [r7, #11]
 8008b12:	2321      	movs	r3, #33	; 0x21
 8008b14:	2205      	movs	r2, #5
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f7ff fe2a 	bl	8008770 <SCSI_SenseCode>
    return -1;
 8008b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8008b20:	e000      	b.n	8008b24 <SCSI_CheckAddressRange+0x3c>
  }
  return 0;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3718      	adds	r7, #24
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 8008b2c:	b590      	push	{r4, r7, lr}
 8008b2e:	b085      	sub	sp, #20
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	460b      	mov	r3, r1
 8008b36:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b3e:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008b4c:	fb02 f303 	mul.w	r3, r2, r3
 8008b50:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b58:	bf28      	it	cs
 8008b5a:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008b5e:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b66:	691c      	ldr	r4, [r3, #16]
                                                     hmsc->bot_data,
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f103 010c 	add.w	r1, r3, #12
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	78f8      	ldrb	r0, [r7, #3]
 8008b86:	47a0      	blx	r4
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	da08      	bge.n	8008ba0 <SCSI_ProcessRead+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8008b8e:	78f9      	ldrb	r1, [r7, #3]
 8008b90:	2311      	movs	r3, #17
 8008b92:	2204      	movs	r2, #4
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f7ff fdeb 	bl	8008770 <SCSI_SenseCode>
    return -1;
 8008b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b9e:	e035      	b.n	8008c0c <SCSI_ProcessRead+0xe0>
  }

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f103 020c 	add.w	r2, r3, #12
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	2181      	movs	r1, #129	; 0x81
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f001 fcd8 	bl	800a562 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8008bc6:	441a      	add	r2, r3
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008bda:	4619      	mov	r1, r3
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	fbb3 f3f1 	udiv	r3, r3, r1
 8008be2:	1ad2      	subs	r2, r2, r3
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	1ad2      	subs	r2, r2, r3
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d102      	bne.n	8008c0a <SCSI_ProcessRead+0xde>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2203      	movs	r2, #3
 8008c08:	721a      	strb	r2, [r3, #8]
  }
  return 0;
 8008c0a:	2300      	movs	r3, #0
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3714      	adds	r7, #20
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd90      	pop	{r4, r7, pc}

08008c14 <SCSI_ProcessWrite>:
* @param  lun: Logical unit number
* @retval status
*/

static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 8008c14:	b590      	push	{r4, r7, lr}
 8008c16:	b085      	sub	sp, #20
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c26:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008c2e:	68fa      	ldr	r2, [r7, #12]
 8008c30:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008c34:	fb02 f303 	mul.w	r3, r2, r3
 8008c38:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c40:	bf28      	it	cs
 8008c42:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008c46:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008c4e:	695c      	ldr	r4, [r3, #20]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f103 010c 	add.w	r1, r3, #12
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008c62:	4618      	mov	r0, r3
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	78f8      	ldrb	r0, [r7, #3]
 8008c6e:	47a0      	blx	r4
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	da08      	bge.n	8008c88 <SCSI_ProcessWrite+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8008c76:	78f9      	ldrb	r1, [r7, #3]
 8008c78:	2303      	movs	r3, #3
 8008c7a:	2204      	movs	r2, #4
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f7ff fd77 	bl	8008770 <SCSI_SenseCode>

    return -1;
 8008c82:	f04f 33ff 	mov.w	r3, #4294967295
 8008c86:	e045      	b.n	8008d14 <SCSI_ProcessWrite+0x100>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f8d3 2264 	ldr.w	r2, [r3, #612]	; 0x264
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008c94:	4619      	mov	r1, r3
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c9c:	441a      	add	r2, r3
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f8b3 325e 	ldrh.w	r3, [r3, #606]	; 0x25e
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	fbb3 f3f1 	udiv	r3, r3, r1
 8008cb8:	1ad2      	subs	r2, r2, r3
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	1ad2      	subs	r2, r2, r3
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234

  if (hmsc->scsi_blk_len == 0U)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d104      	bne.n	8008ce4 <SCSI_ProcessWrite+0xd0>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8008cda:	2100      	movs	r1, #0
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f7ff f97f 	bl	8007fe0 <MSC_BOT_SendCSW>
 8008ce2:	e016      	b.n	8008d12 <SCSI_ProcessWrite+0xfe>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	f8b2 225e 	ldrh.w	r2, [r2, #606]	; 0x25e
 8008cf0:	fb02 f303 	mul.w	r3, r2, r3
 8008cf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cf8:	bf28      	it	cs
 8008cfa:	f44f 7300 	movcs.w	r3, #512	; 0x200
 8008cfe:	60bb      	str	r3, [r7, #8]
    /* Prepare EP to Receive next packet */
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	f103 020c 	add.w	r2, r3, #12
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	2101      	movs	r1, #1
 8008d0c:	6878      	ldr	r0, [r7, #4]
 8008d0e:	f001 fc4b 	bl	800a5a8 <USBD_LL_PrepareReceive>
  }

  return 0;
 8008d12:	2300      	movs	r3, #0
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3714      	adds	r7, #20
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd90      	pop	{r4, r7, pc}

08008d1c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	4613      	mov	r3, r2
 8008d28:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008d30:	2302      	movs	r3, #2
 8008d32:	e01a      	b.n	8008d6a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d003      	beq.n	8008d46 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d003      	beq.n	8008d54 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	79fa      	ldrb	r2, [r7, #7]
 8008d60:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008d62:	68f8      	ldr	r0, [r7, #12]
 8008d64:	f001 faac 	bl	800a2c0 <USBD_LL_Init>

  return USBD_OK;
 8008d68:	2300      	movs	r3, #0
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3710      	adds	r7, #16
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}

08008d72 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008d72:	b480      	push	{r7}
 8008d74:	b085      	sub	sp, #20
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
 8008d7a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d006      	beq.n	8008d94 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	683a      	ldr	r2, [r7, #0]
 8008d8a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8008d8e:	2300      	movs	r3, #0
 8008d90:	73fb      	strb	r3, [r7, #15]
 8008d92:	e001      	b.n	8008d98 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008d94:	2302      	movs	r3, #2
 8008d96:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3714      	adds	r7, #20
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bc80      	pop	{r7}
 8008da2:	4770      	bx	lr

08008da4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f001 fad7 	bl	800a360 <USBD_LL_Start>

  return USBD_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3708      	adds	r7, #8
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008dc4:	2300      	movs	r3, #0
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	370c      	adds	r7, #12
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bc80      	pop	{r7}
 8008dce:	4770      	bx	lr

08008dd0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	460b      	mov	r3, r1
 8008dda:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008ddc:	2302      	movs	r3, #2
 8008dde:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d00c      	beq.n	8008e04 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	78fa      	ldrb	r2, [r7, #3]
 8008df4:	4611      	mov	r1, r2
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	4798      	blx	r3
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d101      	bne.n	8008e04 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008e00:	2300      	movs	r3, #0
 8008e02:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3710      	adds	r7, #16
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b082      	sub	sp, #8
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
 8008e16:	460b      	mov	r3, r1
 8008e18:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	78fa      	ldrb	r2, [r7, #3]
 8008e24:	4611      	mov	r1, r2
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	4798      	blx	r3

  return USBD_OK;
 8008e2a:	2300      	movs	r3, #0
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3708      	adds	r7, #8
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b082      	sub	sp, #8
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008e44:	6839      	ldr	r1, [r7, #0]
 8008e46:	4618      	mov	r0, r3
 8008e48:	f000 feca 	bl	8009be0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008e68:	f003 031f 	and.w	r3, r3, #31
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d00c      	beq.n	8008e8a <USBD_LL_SetupStage+0x56>
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d302      	bcc.n	8008e7a <USBD_LL_SetupStage+0x46>
 8008e74:	2b02      	cmp	r3, #2
 8008e76:	d010      	beq.n	8008e9a <USBD_LL_SetupStage+0x66>
 8008e78:	e017      	b.n	8008eaa <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008e80:	4619      	mov	r1, r3
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 f9ca 	bl	800921c <USBD_StdDevReq>
      break;
 8008e88:	e01a      	b.n	8008ec0 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008e90:	4619      	mov	r1, r3
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 fa2c 	bl	80092f0 <USBD_StdItfReq>
      break;
 8008e98:	e012      	b.n	8008ec0 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008ea0:	4619      	mov	r1, r3
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 fa6a 	bl	800937c <USBD_StdEPReq>
      break;
 8008ea8:	e00a      	b.n	8008ec0 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008eb0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	4619      	mov	r1, r3
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f001 fad0 	bl	800a45e <USBD_LL_StallEP>
      break;
 8008ebe:	bf00      	nop
  }

  return USBD_OK;
 8008ec0:	2300      	movs	r3, #0
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3708      	adds	r7, #8
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}

08008eca <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008eca:	b580      	push	{r7, lr}
 8008ecc:	b086      	sub	sp, #24
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	60f8      	str	r0, [r7, #12]
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	607a      	str	r2, [r7, #4]
 8008ed6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008ed8:	7afb      	ldrb	r3, [r7, #11]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d14b      	bne.n	8008f76 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008ee4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008eec:	2b03      	cmp	r3, #3
 8008eee:	d134      	bne.n	8008f5a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	68da      	ldr	r2, [r3, #12]
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	691b      	ldr	r3, [r3, #16]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d919      	bls.n	8008f30 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	68da      	ldr	r2, [r3, #12]
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	1ad2      	subs	r2, r2, r3
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	68da      	ldr	r2, [r3, #12]
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d203      	bcs.n	8008f1e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	e002      	b.n	8008f24 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	461a      	mov	r2, r3
 8008f26:	6879      	ldr	r1, [r7, #4]
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	f000 ff2d 	bl	8009d88 <USBD_CtlContinueRx>
 8008f2e:	e038      	b.n	8008fa2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f36:	691b      	ldr	r3, [r3, #16]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00a      	beq.n	8008f52 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008f42:	2b03      	cmp	r3, #3
 8008f44:	d105      	bne.n	8008f52 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f4c:	691b      	ldr	r3, [r3, #16]
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008f52:	68f8      	ldr	r0, [r7, #12]
 8008f54:	f000 ff2a 	bl	8009dac <USBD_CtlSendStatus>
 8008f58:	e023      	b.n	8008fa2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008f60:	2b05      	cmp	r3, #5
 8008f62:	d11e      	bne.n	8008fa2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2200      	movs	r2, #0
 8008f68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008f6c:	2100      	movs	r1, #0
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f001 fa75 	bl	800a45e <USBD_LL_StallEP>
 8008f74:	e015      	b.n	8008fa2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f7c:	699b      	ldr	r3, [r3, #24]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d00d      	beq.n	8008f9e <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008f88:	2b03      	cmp	r3, #3
 8008f8a:	d108      	bne.n	8008f9e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f92:	699b      	ldr	r3, [r3, #24]
 8008f94:	7afa      	ldrb	r2, [r7, #11]
 8008f96:	4611      	mov	r1, r2
 8008f98:	68f8      	ldr	r0, [r7, #12]
 8008f9a:	4798      	blx	r3
 8008f9c:	e001      	b.n	8008fa2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008f9e:	2302      	movs	r3, #2
 8008fa0:	e000      	b.n	8008fa4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008fa2:	2300      	movs	r3, #0
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3718      	adds	r7, #24
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b086      	sub	sp, #24
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	607a      	str	r2, [r7, #4]
 8008fb8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008fba:	7afb      	ldrb	r3, [r7, #11]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d17f      	bne.n	80090c0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	3314      	adds	r3, #20
 8008fc4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d15c      	bne.n	800908a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	68da      	ldr	r2, [r3, #12]
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d915      	bls.n	8009008 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	68da      	ldr	r2, [r3, #12]
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	1ad2      	subs	r2, r2, r3
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	68db      	ldr	r3, [r3, #12]
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	6879      	ldr	r1, [r7, #4]
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f000 feb5 	bl	8009d64 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	2100      	movs	r1, #0
 8009000:	68f8      	ldr	r0, [r7, #12]
 8009002:	f001 fad1 	bl	800a5a8 <USBD_LL_PrepareReceive>
 8009006:	e04e      	b.n	80090a6 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	697a      	ldr	r2, [r7, #20]
 800900e:	6912      	ldr	r2, [r2, #16]
 8009010:	fbb3 f1f2 	udiv	r1, r3, r2
 8009014:	fb02 f201 	mul.w	r2, r2, r1
 8009018:	1a9b      	subs	r3, r3, r2
 800901a:	2b00      	cmp	r3, #0
 800901c:	d11c      	bne.n	8009058 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	689a      	ldr	r2, [r3, #8]
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009026:	429a      	cmp	r2, r3
 8009028:	d316      	bcc.n	8009058 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	689a      	ldr	r2, [r3, #8]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009034:	429a      	cmp	r2, r3
 8009036:	d20f      	bcs.n	8009058 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009038:	2200      	movs	r2, #0
 800903a:	2100      	movs	r1, #0
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f000 fe91 	bl	8009d64 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800904a:	2300      	movs	r3, #0
 800904c:	2200      	movs	r2, #0
 800904e:	2100      	movs	r1, #0
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f001 faa9 	bl	800a5a8 <USBD_LL_PrepareReceive>
 8009056:	e026      	b.n	80090a6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d00a      	beq.n	800907a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800906a:	2b03      	cmp	r3, #3
 800906c:	d105      	bne.n	800907a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009074:	68db      	ldr	r3, [r3, #12]
 8009076:	68f8      	ldr	r0, [r7, #12]
 8009078:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800907a:	2180      	movs	r1, #128	; 0x80
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	f001 f9ee 	bl	800a45e <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009082:	68f8      	ldr	r0, [r7, #12]
 8009084:	f000 fea5 	bl	8009dd2 <USBD_CtlReceiveStatus>
 8009088:	e00d      	b.n	80090a6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009090:	2b04      	cmp	r3, #4
 8009092:	d004      	beq.n	800909e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800909a:	2b00      	cmp	r3, #0
 800909c:	d103      	bne.n	80090a6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800909e:	2180      	movs	r1, #128	; 0x80
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f001 f9dc 	bl	800a45e <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d11d      	bne.n	80090ec <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80090b0:	68f8      	ldr	r0, [r7, #12]
 80090b2:	f7ff fe83 	bl	8008dbc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2200      	movs	r2, #0
 80090ba:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80090be:	e015      	b.n	80090ec <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090c6:	695b      	ldr	r3, [r3, #20]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d00d      	beq.n	80090e8 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80090d2:	2b03      	cmp	r3, #3
 80090d4:	d108      	bne.n	80090e8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80090dc:	695b      	ldr	r3, [r3, #20]
 80090de:	7afa      	ldrb	r2, [r7, #11]
 80090e0:	4611      	mov	r1, r2
 80090e2:	68f8      	ldr	r0, [r7, #12]
 80090e4:	4798      	blx	r3
 80090e6:	e001      	b.n	80090ec <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80090e8:	2302      	movs	r3, #2
 80090ea:	e000      	b.n	80090ee <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80090ec:	2300      	movs	r3, #0
}
 80090ee:	4618      	mov	r0, r3
 80090f0:	3718      	adds	r7, #24
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}

080090f6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80090f6:	b580      	push	{r7, lr}
 80090f8:	b082      	sub	sp, #8
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80090fe:	2340      	movs	r3, #64	; 0x40
 8009100:	2200      	movs	r2, #0
 8009102:	2100      	movs	r1, #0
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f001 f946 	bl	800a396 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2201      	movs	r2, #1
 800910e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2240      	movs	r2, #64	; 0x40
 8009116:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800911a:	2340      	movs	r3, #64	; 0x40
 800911c:	2200      	movs	r2, #0
 800911e:	2180      	movs	r1, #128	; 0x80
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f001 f938 	bl	800a396 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2201      	movs	r2, #1
 800912a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2240      	movs	r2, #64	; 0x40
 8009130:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2201      	movs	r2, #1
 8009136:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2200      	movs	r2, #0
 800913e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2200      	movs	r2, #0
 800914c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009156:	2b00      	cmp	r3, #0
 8009158:	d009      	beq.n	800916e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	687a      	ldr	r2, [r7, #4]
 8009164:	6852      	ldr	r2, [r2, #4]
 8009166:	b2d2      	uxtb	r2, r2
 8009168:	4611      	mov	r1, r2
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	4798      	blx	r3
  }

  return USBD_OK;
 800916e:	2300      	movs	r3, #0
}
 8009170:	4618      	mov	r0, r3
 8009172:	3708      	adds	r7, #8
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	460b      	mov	r3, r1
 8009182:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	78fa      	ldrb	r2, [r7, #3]
 8009188:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800918a:	2300      	movs	r3, #0
}
 800918c:	4618      	mov	r0, r3
 800918e:	370c      	adds	r7, #12
 8009190:	46bd      	mov	sp, r7
 8009192:	bc80      	pop	{r7}
 8009194:	4770      	bx	lr

08009196 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009196:	b480      	push	{r7}
 8009198:	b083      	sub	sp, #12
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2204      	movs	r2, #4
 80091ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80091b2:	2300      	movs	r3, #0
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bc80      	pop	{r7}
 80091bc:	4770      	bx	lr

080091be <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80091be:	b480      	push	{r7}
 80091c0:	b083      	sub	sp, #12
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091cc:	2b04      	cmp	r3, #4
 80091ce:	d105      	bne.n	80091dc <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	370c      	adds	r7, #12
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bc80      	pop	{r7}
 80091e6:	4770      	bx	lr

080091e8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091f6:	2b03      	cmp	r3, #3
 80091f8:	d10b      	bne.n	8009212 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009200:	69db      	ldr	r3, [r3, #28]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d005      	beq.n	8009212 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800920c:	69db      	ldr	r3, [r3, #28]
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3708      	adds	r7, #8
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009226:	2300      	movs	r3, #0
 8009228:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009232:	2b20      	cmp	r3, #32
 8009234:	d004      	beq.n	8009240 <USBD_StdDevReq+0x24>
 8009236:	2b40      	cmp	r3, #64	; 0x40
 8009238:	d002      	beq.n	8009240 <USBD_StdDevReq+0x24>
 800923a:	2b00      	cmp	r3, #0
 800923c:	d008      	beq.n	8009250 <USBD_StdDevReq+0x34>
 800923e:	e04c      	b.n	80092da <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	6839      	ldr	r1, [r7, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	4798      	blx	r3
      break;
 800924e:	e049      	b.n	80092e4 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	785b      	ldrb	r3, [r3, #1]
 8009254:	2b09      	cmp	r3, #9
 8009256:	d83a      	bhi.n	80092ce <USBD_StdDevReq+0xb2>
 8009258:	a201      	add	r2, pc, #4	; (adr r2, 8009260 <USBD_StdDevReq+0x44>)
 800925a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800925e:	bf00      	nop
 8009260:	080092b1 	.word	0x080092b1
 8009264:	080092c5 	.word	0x080092c5
 8009268:	080092cf 	.word	0x080092cf
 800926c:	080092bb 	.word	0x080092bb
 8009270:	080092cf 	.word	0x080092cf
 8009274:	08009293 	.word	0x08009293
 8009278:	08009289 	.word	0x08009289
 800927c:	080092cf 	.word	0x080092cf
 8009280:	080092a7 	.word	0x080092a7
 8009284:	0800929d 	.word	0x0800929d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 f9d4 	bl	8009638 <USBD_GetDescriptor>
          break;
 8009290:	e022      	b.n	80092d8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009292:	6839      	ldr	r1, [r7, #0]
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f000 fb37 	bl	8009908 <USBD_SetAddress>
          break;
 800929a:	e01d      	b.n	80092d8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800929c:	6839      	ldr	r1, [r7, #0]
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f000 fb74 	bl	800998c <USBD_SetConfig>
          break;
 80092a4:	e018      	b.n	80092d8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80092a6:	6839      	ldr	r1, [r7, #0]
 80092a8:	6878      	ldr	r0, [r7, #4]
 80092aa:	f000 fbfd 	bl	8009aa8 <USBD_GetConfig>
          break;
 80092ae:	e013      	b.n	80092d8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80092b0:	6839      	ldr	r1, [r7, #0]
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 fc2c 	bl	8009b10 <USBD_GetStatus>
          break;
 80092b8:	e00e      	b.n	80092d8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80092ba:	6839      	ldr	r1, [r7, #0]
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fc5a 	bl	8009b76 <USBD_SetFeature>
          break;
 80092c2:	e009      	b.n	80092d8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80092c4:	6839      	ldr	r1, [r7, #0]
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 fc69 	bl	8009b9e <USBD_ClrFeature>
          break;
 80092cc:	e004      	b.n	80092d8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80092ce:	6839      	ldr	r1, [r7, #0]
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 fcc1 	bl	8009c58 <USBD_CtlError>
          break;
 80092d6:	bf00      	nop
      }
      break;
 80092d8:	e004      	b.n	80092e4 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80092da:	6839      	ldr	r1, [r7, #0]
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 fcbb 	bl	8009c58 <USBD_CtlError>
      break;
 80092e2:	bf00      	nop
  }

  return ret;
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3710      	adds	r7, #16
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
 80092ee:	bf00      	nop

080092f0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80092fa:	2300      	movs	r3, #0
 80092fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009306:	2b20      	cmp	r3, #32
 8009308:	d003      	beq.n	8009312 <USBD_StdItfReq+0x22>
 800930a:	2b40      	cmp	r3, #64	; 0x40
 800930c:	d001      	beq.n	8009312 <USBD_StdItfReq+0x22>
 800930e:	2b00      	cmp	r3, #0
 8009310:	d12a      	bne.n	8009368 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009318:	3b01      	subs	r3, #1
 800931a:	2b02      	cmp	r3, #2
 800931c:	d81d      	bhi.n	800935a <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	889b      	ldrh	r3, [r3, #4]
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2b01      	cmp	r3, #1
 8009326:	d813      	bhi.n	8009350 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	6839      	ldr	r1, [r7, #0]
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	4798      	blx	r3
 8009336:	4603      	mov	r3, r0
 8009338:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	88db      	ldrh	r3, [r3, #6]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d110      	bne.n	8009364 <USBD_StdItfReq+0x74>
 8009342:	7bfb      	ldrb	r3, [r7, #15]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10d      	bne.n	8009364 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 fd2f 	bl	8009dac <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800934e:	e009      	b.n	8009364 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8009350:	6839      	ldr	r1, [r7, #0]
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 fc80 	bl	8009c58 <USBD_CtlError>
          break;
 8009358:	e004      	b.n	8009364 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800935a:	6839      	ldr	r1, [r7, #0]
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f000 fc7b 	bl	8009c58 <USBD_CtlError>
          break;
 8009362:	e000      	b.n	8009366 <USBD_StdItfReq+0x76>
          break;
 8009364:	bf00      	nop
      }
      break;
 8009366:	e004      	b.n	8009372 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009368:	6839      	ldr	r1, [r7, #0]
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 fc74 	bl	8009c58 <USBD_CtlError>
      break;
 8009370:	bf00      	nop
  }

  return USBD_OK;
 8009372:	2300      	movs	r3, #0
}
 8009374:	4618      	mov	r0, r3
 8009376:	3710      	adds	r7, #16
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b084      	sub	sp, #16
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009386:	2300      	movs	r3, #0
 8009388:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	889b      	ldrh	r3, [r3, #4]
 800938e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009398:	2b20      	cmp	r3, #32
 800939a:	d004      	beq.n	80093a6 <USBD_StdEPReq+0x2a>
 800939c:	2b40      	cmp	r3, #64	; 0x40
 800939e:	d002      	beq.n	80093a6 <USBD_StdEPReq+0x2a>
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d008      	beq.n	80093b6 <USBD_StdEPReq+0x3a>
 80093a4:	e13d      	b.n	8009622 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	6839      	ldr	r1, [r7, #0]
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	4798      	blx	r3
      break;
 80093b4:	e13a      	b.n	800962c <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80093be:	2b20      	cmp	r3, #32
 80093c0:	d10a      	bne.n	80093d8 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093c8:	689b      	ldr	r3, [r3, #8]
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	4798      	blx	r3
 80093d0:	4603      	mov	r3, r0
 80093d2:	73fb      	strb	r3, [r7, #15]

        return ret;
 80093d4:	7bfb      	ldrb	r3, [r7, #15]
 80093d6:	e12a      	b.n	800962e <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	785b      	ldrb	r3, [r3, #1]
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d03e      	beq.n	800945e <USBD_StdEPReq+0xe2>
 80093e0:	2b03      	cmp	r3, #3
 80093e2:	d002      	beq.n	80093ea <USBD_StdEPReq+0x6e>
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d070      	beq.n	80094ca <USBD_StdEPReq+0x14e>
 80093e8:	e115      	b.n	8009616 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093f0:	2b02      	cmp	r3, #2
 80093f2:	d002      	beq.n	80093fa <USBD_StdEPReq+0x7e>
 80093f4:	2b03      	cmp	r3, #3
 80093f6:	d015      	beq.n	8009424 <USBD_StdEPReq+0xa8>
 80093f8:	e02b      	b.n	8009452 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80093fa:	7bbb      	ldrb	r3, [r7, #14]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00c      	beq.n	800941a <USBD_StdEPReq+0x9e>
 8009400:	7bbb      	ldrb	r3, [r7, #14]
 8009402:	2b80      	cmp	r3, #128	; 0x80
 8009404:	d009      	beq.n	800941a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009406:	7bbb      	ldrb	r3, [r7, #14]
 8009408:	4619      	mov	r1, r3
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f001 f827 	bl	800a45e <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009410:	2180      	movs	r1, #128	; 0x80
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f001 f823 	bl	800a45e <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009418:	e020      	b.n	800945c <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fc1b 	bl	8009c58 <USBD_CtlError>
              break;
 8009422:	e01b      	b.n	800945c <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	885b      	ldrh	r3, [r3, #2]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d10e      	bne.n	800944a <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800942c:	7bbb      	ldrb	r3, [r7, #14]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d00b      	beq.n	800944a <USBD_StdEPReq+0xce>
 8009432:	7bbb      	ldrb	r3, [r7, #14]
 8009434:	2b80      	cmp	r3, #128	; 0x80
 8009436:	d008      	beq.n	800944a <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	88db      	ldrh	r3, [r3, #6]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d104      	bne.n	800944a <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009440:	7bbb      	ldrb	r3, [r7, #14]
 8009442:	4619      	mov	r1, r3
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f001 f80a 	bl	800a45e <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800944a:	6878      	ldr	r0, [r7, #4]
 800944c:	f000 fcae 	bl	8009dac <USBD_CtlSendStatus>

              break;
 8009450:	e004      	b.n	800945c <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8009452:	6839      	ldr	r1, [r7, #0]
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fbff 	bl	8009c58 <USBD_CtlError>
              break;
 800945a:	bf00      	nop
          }
          break;
 800945c:	e0e0      	b.n	8009620 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009464:	2b02      	cmp	r3, #2
 8009466:	d002      	beq.n	800946e <USBD_StdEPReq+0xf2>
 8009468:	2b03      	cmp	r3, #3
 800946a:	d015      	beq.n	8009498 <USBD_StdEPReq+0x11c>
 800946c:	e026      	b.n	80094bc <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800946e:	7bbb      	ldrb	r3, [r7, #14]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d00c      	beq.n	800948e <USBD_StdEPReq+0x112>
 8009474:	7bbb      	ldrb	r3, [r7, #14]
 8009476:	2b80      	cmp	r3, #128	; 0x80
 8009478:	d009      	beq.n	800948e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800947a:	7bbb      	ldrb	r3, [r7, #14]
 800947c:	4619      	mov	r1, r3
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f000 ffed 	bl	800a45e <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009484:	2180      	movs	r1, #128	; 0x80
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f000 ffe9 	bl	800a45e <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800948c:	e01c      	b.n	80094c8 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800948e:	6839      	ldr	r1, [r7, #0]
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 fbe1 	bl	8009c58 <USBD_CtlError>
              break;
 8009496:	e017      	b.n	80094c8 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	885b      	ldrh	r3, [r3, #2]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d112      	bne.n	80094c6 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80094a0:	7bbb      	ldrb	r3, [r7, #14]
 80094a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d004      	beq.n	80094b4 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80094aa:	7bbb      	ldrb	r3, [r7, #14]
 80094ac:	4619      	mov	r1, r3
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 fff4 	bl	800a49c <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 fc79 	bl	8009dac <USBD_CtlSendStatus>
              }
              break;
 80094ba:	e004      	b.n	80094c6 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 80094bc:	6839      	ldr	r1, [r7, #0]
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fbca 	bl	8009c58 <USBD_CtlError>
              break;
 80094c4:	e000      	b.n	80094c8 <USBD_StdEPReq+0x14c>
              break;
 80094c6:	bf00      	nop
          }
          break;
 80094c8:	e0aa      	b.n	8009620 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d002      	beq.n	80094da <USBD_StdEPReq+0x15e>
 80094d4:	2b03      	cmp	r3, #3
 80094d6:	d032      	beq.n	800953e <USBD_StdEPReq+0x1c2>
 80094d8:	e097      	b.n	800960a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094da:	7bbb      	ldrb	r3, [r7, #14]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d007      	beq.n	80094f0 <USBD_StdEPReq+0x174>
 80094e0:	7bbb      	ldrb	r3, [r7, #14]
 80094e2:	2b80      	cmp	r3, #128	; 0x80
 80094e4:	d004      	beq.n	80094f0 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 80094e6:	6839      	ldr	r1, [r7, #0]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fbb5 	bl	8009c58 <USBD_CtlError>
                break;
 80094ee:	e091      	b.n	8009614 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80094f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	da0b      	bge.n	8009510 <USBD_StdEPReq+0x194>
 80094f8:	7bbb      	ldrb	r3, [r7, #14]
 80094fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80094fe:	4613      	mov	r3, r2
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	4413      	add	r3, r2
 8009504:	009b      	lsls	r3, r3, #2
 8009506:	3310      	adds	r3, #16
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	4413      	add	r3, r2
 800950c:	3304      	adds	r3, #4
 800950e:	e00b      	b.n	8009528 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009510:	7bbb      	ldrb	r3, [r7, #14]
 8009512:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009516:	4613      	mov	r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	4413      	add	r3, r2
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009522:	687a      	ldr	r2, [r7, #4]
 8009524:	4413      	add	r3, r2
 8009526:	3304      	adds	r3, #4
 8009528:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	2200      	movs	r2, #0
 800952e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	2202      	movs	r2, #2
 8009534:	4619      	mov	r1, r3
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 fbf8 	bl	8009d2c <USBD_CtlSendData>
              break;
 800953c:	e06a      	b.n	8009614 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800953e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009542:	2b00      	cmp	r3, #0
 8009544:	da11      	bge.n	800956a <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009546:	7bbb      	ldrb	r3, [r7, #14]
 8009548:	f003 020f 	and.w	r2, r3, #15
 800954c:	6879      	ldr	r1, [r7, #4]
 800954e:	4613      	mov	r3, r2
 8009550:	009b      	lsls	r3, r3, #2
 8009552:	4413      	add	r3, r2
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	440b      	add	r3, r1
 8009558:	3318      	adds	r3, #24
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d117      	bne.n	8009590 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009560:	6839      	ldr	r1, [r7, #0]
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 fb78 	bl	8009c58 <USBD_CtlError>
                  break;
 8009568:	e054      	b.n	8009614 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800956a:	7bbb      	ldrb	r3, [r7, #14]
 800956c:	f003 020f 	and.w	r2, r3, #15
 8009570:	6879      	ldr	r1, [r7, #4]
 8009572:	4613      	mov	r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	4413      	add	r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	440b      	add	r3, r1
 800957c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d104      	bne.n	8009590 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009586:	6839      	ldr	r1, [r7, #0]
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f000 fb65 	bl	8009c58 <USBD_CtlError>
                  break;
 800958e:	e041      	b.n	8009614 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009594:	2b00      	cmp	r3, #0
 8009596:	da0b      	bge.n	80095b0 <USBD_StdEPReq+0x234>
 8009598:	7bbb      	ldrb	r3, [r7, #14]
 800959a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800959e:	4613      	mov	r3, r2
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	4413      	add	r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	3310      	adds	r3, #16
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	4413      	add	r3, r2
 80095ac:	3304      	adds	r3, #4
 80095ae:	e00b      	b.n	80095c8 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80095b0:	7bbb      	ldrb	r3, [r7, #14]
 80095b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80095b6:	4613      	mov	r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	4413      	add	r3, r2
 80095bc:	009b      	lsls	r3, r3, #2
 80095be:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	4413      	add	r3, r2
 80095c6:	3304      	adds	r3, #4
 80095c8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80095ca:	7bbb      	ldrb	r3, [r7, #14]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d002      	beq.n	80095d6 <USBD_StdEPReq+0x25a>
 80095d0:	7bbb      	ldrb	r3, [r7, #14]
 80095d2:	2b80      	cmp	r3, #128	; 0x80
 80095d4:	d103      	bne.n	80095de <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	2200      	movs	r2, #0
 80095da:	601a      	str	r2, [r3, #0]
 80095dc:	e00e      	b.n	80095fc <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80095de:	7bbb      	ldrb	r3, [r7, #14]
 80095e0:	4619      	mov	r1, r3
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f000 ff79 	bl	800a4da <USBD_LL_IsStallEP>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d003      	beq.n	80095f6 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	2201      	movs	r2, #1
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	e002      	b.n	80095fc <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	2200      	movs	r2, #0
 80095fa:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	2202      	movs	r2, #2
 8009600:	4619      	mov	r1, r3
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 fb92 	bl	8009d2c <USBD_CtlSendData>
              break;
 8009608:	e004      	b.n	8009614 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800960a:	6839      	ldr	r1, [r7, #0]
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 fb23 	bl	8009c58 <USBD_CtlError>
              break;
 8009612:	bf00      	nop
          }
          break;
 8009614:	e004      	b.n	8009620 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8009616:	6839      	ldr	r1, [r7, #0]
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 fb1d 	bl	8009c58 <USBD_CtlError>
          break;
 800961e:	bf00      	nop
      }
      break;
 8009620:	e004      	b.n	800962c <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8009622:	6839      	ldr	r1, [r7, #0]
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 fb17 	bl	8009c58 <USBD_CtlError>
      break;
 800962a:	bf00      	nop
  }

  return ret;
 800962c:	7bfb      	ldrb	r3, [r7, #15]
}
 800962e:	4618      	mov	r0, r3
 8009630:	3710      	adds	r7, #16
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
	...

08009638 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b084      	sub	sp, #16
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009642:	2300      	movs	r3, #0
 8009644:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009646:	2300      	movs	r3, #0
 8009648:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800964a:	2300      	movs	r3, #0
 800964c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	885b      	ldrh	r3, [r3, #2]
 8009652:	0a1b      	lsrs	r3, r3, #8
 8009654:	b29b      	uxth	r3, r3
 8009656:	3b01      	subs	r3, #1
 8009658:	2b06      	cmp	r3, #6
 800965a:	f200 8128 	bhi.w	80098ae <USBD_GetDescriptor+0x276>
 800965e:	a201      	add	r2, pc, #4	; (adr r2, 8009664 <USBD_GetDescriptor+0x2c>)
 8009660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009664:	08009681 	.word	0x08009681
 8009668:	08009699 	.word	0x08009699
 800966c:	080096d9 	.word	0x080096d9
 8009670:	080098af 	.word	0x080098af
 8009674:	080098af 	.word	0x080098af
 8009678:	0800984f 	.word	0x0800984f
 800967c:	0800987b 	.word	0x0800987b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	7c12      	ldrb	r2, [r2, #16]
 800968c:	f107 0108 	add.w	r1, r7, #8
 8009690:	4610      	mov	r0, r2
 8009692:	4798      	blx	r3
 8009694:	60f8      	str	r0, [r7, #12]
      break;
 8009696:	e112      	b.n	80098be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	7c1b      	ldrb	r3, [r3, #16]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d10d      	bne.n	80096bc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096a8:	f107 0208 	add.w	r2, r7, #8
 80096ac:	4610      	mov	r0, r2
 80096ae:	4798      	blx	r3
 80096b0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	3301      	adds	r3, #1
 80096b6:	2202      	movs	r2, #2
 80096b8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80096ba:	e100      	b.n	80098be <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096c4:	f107 0208 	add.w	r2, r7, #8
 80096c8:	4610      	mov	r0, r2
 80096ca:	4798      	blx	r3
 80096cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	3301      	adds	r3, #1
 80096d2:	2202      	movs	r2, #2
 80096d4:	701a      	strb	r2, [r3, #0]
      break;
 80096d6:	e0f2      	b.n	80098be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	885b      	ldrh	r3, [r3, #2]
 80096dc:	b2db      	uxtb	r3, r3
 80096de:	2b05      	cmp	r3, #5
 80096e0:	f200 80ac 	bhi.w	800983c <USBD_GetDescriptor+0x204>
 80096e4:	a201      	add	r2, pc, #4	; (adr r2, 80096ec <USBD_GetDescriptor+0xb4>)
 80096e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ea:	bf00      	nop
 80096ec:	08009705 	.word	0x08009705
 80096f0:	08009739 	.word	0x08009739
 80096f4:	0800976d 	.word	0x0800976d
 80096f8:	080097a1 	.word	0x080097a1
 80096fc:	080097d5 	.word	0x080097d5
 8009700:	08009809 	.word	0x08009809
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00b      	beq.n	8009728 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	7c12      	ldrb	r2, [r2, #16]
 800971c:	f107 0108 	add.w	r1, r7, #8
 8009720:	4610      	mov	r0, r2
 8009722:	4798      	blx	r3
 8009724:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009726:	e091      	b.n	800984c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009728:	6839      	ldr	r1, [r7, #0]
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 fa94 	bl	8009c58 <USBD_CtlError>
            err++;
 8009730:	7afb      	ldrb	r3, [r7, #11]
 8009732:	3301      	adds	r3, #1
 8009734:	72fb      	strb	r3, [r7, #11]
          break;
 8009736:	e089      	b.n	800984c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00b      	beq.n	800975c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	687a      	ldr	r2, [r7, #4]
 800974e:	7c12      	ldrb	r2, [r2, #16]
 8009750:	f107 0108 	add.w	r1, r7, #8
 8009754:	4610      	mov	r0, r2
 8009756:	4798      	blx	r3
 8009758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800975a:	e077      	b.n	800984c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 fa7a 	bl	8009c58 <USBD_CtlError>
            err++;
 8009764:	7afb      	ldrb	r3, [r7, #11]
 8009766:	3301      	adds	r3, #1
 8009768:	72fb      	strb	r3, [r7, #11]
          break;
 800976a:	e06f      	b.n	800984c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00b      	beq.n	8009790 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	7c12      	ldrb	r2, [r2, #16]
 8009784:	f107 0108 	add.w	r1, r7, #8
 8009788:	4610      	mov	r0, r2
 800978a:	4798      	blx	r3
 800978c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800978e:	e05d      	b.n	800984c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f000 fa60 	bl	8009c58 <USBD_CtlError>
            err++;
 8009798:	7afb      	ldrb	r3, [r7, #11]
 800979a:	3301      	adds	r3, #1
 800979c:	72fb      	strb	r3, [r7, #11]
          break;
 800979e:	e055      	b.n	800984c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80097a6:	691b      	ldr	r3, [r3, #16]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d00b      	beq.n	80097c4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80097b2:	691b      	ldr	r3, [r3, #16]
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	7c12      	ldrb	r2, [r2, #16]
 80097b8:	f107 0108 	add.w	r1, r7, #8
 80097bc:	4610      	mov	r0, r2
 80097be:	4798      	blx	r3
 80097c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097c2:	e043      	b.n	800984c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097c4:	6839      	ldr	r1, [r7, #0]
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 fa46 	bl	8009c58 <USBD_CtlError>
            err++;
 80097cc:	7afb      	ldrb	r3, [r7, #11]
 80097ce:	3301      	adds	r3, #1
 80097d0:	72fb      	strb	r3, [r7, #11]
          break;
 80097d2:	e03b      	b.n	800984c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80097da:	695b      	ldr	r3, [r3, #20]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d00b      	beq.n	80097f8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80097e6:	695b      	ldr	r3, [r3, #20]
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	7c12      	ldrb	r2, [r2, #16]
 80097ec:	f107 0108 	add.w	r1, r7, #8
 80097f0:	4610      	mov	r0, r2
 80097f2:	4798      	blx	r3
 80097f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097f6:	e029      	b.n	800984c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097f8:	6839      	ldr	r1, [r7, #0]
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fa2c 	bl	8009c58 <USBD_CtlError>
            err++;
 8009800:	7afb      	ldrb	r3, [r7, #11]
 8009802:	3301      	adds	r3, #1
 8009804:	72fb      	strb	r3, [r7, #11]
          break;
 8009806:	e021      	b.n	800984c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800980e:	699b      	ldr	r3, [r3, #24]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d00b      	beq.n	800982c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800981a:	699b      	ldr	r3, [r3, #24]
 800981c:	687a      	ldr	r2, [r7, #4]
 800981e:	7c12      	ldrb	r2, [r2, #16]
 8009820:	f107 0108 	add.w	r1, r7, #8
 8009824:	4610      	mov	r0, r2
 8009826:	4798      	blx	r3
 8009828:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800982a:	e00f      	b.n	800984c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800982c:	6839      	ldr	r1, [r7, #0]
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f000 fa12 	bl	8009c58 <USBD_CtlError>
            err++;
 8009834:	7afb      	ldrb	r3, [r7, #11]
 8009836:	3301      	adds	r3, #1
 8009838:	72fb      	strb	r3, [r7, #11]
          break;
 800983a:	e007      	b.n	800984c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800983c:	6839      	ldr	r1, [r7, #0]
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fa0a 	bl	8009c58 <USBD_CtlError>
          err++;
 8009844:	7afb      	ldrb	r3, [r7, #11]
 8009846:	3301      	adds	r3, #1
 8009848:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800984a:	e038      	b.n	80098be <USBD_GetDescriptor+0x286>
 800984c:	e037      	b.n	80098be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	7c1b      	ldrb	r3, [r3, #16]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d109      	bne.n	800986a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800985c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800985e:	f107 0208 	add.w	r2, r7, #8
 8009862:	4610      	mov	r0, r2
 8009864:	4798      	blx	r3
 8009866:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009868:	e029      	b.n	80098be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800986a:	6839      	ldr	r1, [r7, #0]
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 f9f3 	bl	8009c58 <USBD_CtlError>
        err++;
 8009872:	7afb      	ldrb	r3, [r7, #11]
 8009874:	3301      	adds	r3, #1
 8009876:	72fb      	strb	r3, [r7, #11]
      break;
 8009878:	e021      	b.n	80098be <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	7c1b      	ldrb	r3, [r3, #16]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d10d      	bne.n	800989e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800988a:	f107 0208 	add.w	r2, r7, #8
 800988e:	4610      	mov	r0, r2
 8009890:	4798      	blx	r3
 8009892:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	3301      	adds	r3, #1
 8009898:	2207      	movs	r2, #7
 800989a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800989c:	e00f      	b.n	80098be <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800989e:	6839      	ldr	r1, [r7, #0]
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f000 f9d9 	bl	8009c58 <USBD_CtlError>
        err++;
 80098a6:	7afb      	ldrb	r3, [r7, #11]
 80098a8:	3301      	adds	r3, #1
 80098aa:	72fb      	strb	r3, [r7, #11]
      break;
 80098ac:	e007      	b.n	80098be <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 f9d1 	bl	8009c58 <USBD_CtlError>
      err++;
 80098b6:	7afb      	ldrb	r3, [r7, #11]
 80098b8:	3301      	adds	r3, #1
 80098ba:	72fb      	strb	r3, [r7, #11]
      break;
 80098bc:	bf00      	nop
  }

  if (err != 0U)
 80098be:	7afb      	ldrb	r3, [r7, #11]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d11c      	bne.n	80098fe <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80098c4:	893b      	ldrh	r3, [r7, #8]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d011      	beq.n	80098ee <USBD_GetDescriptor+0x2b6>
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	88db      	ldrh	r3, [r3, #6]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d00d      	beq.n	80098ee <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	88da      	ldrh	r2, [r3, #6]
 80098d6:	893b      	ldrh	r3, [r7, #8]
 80098d8:	4293      	cmp	r3, r2
 80098da:	bf28      	it	cs
 80098dc:	4613      	movcs	r3, r2
 80098de:	b29b      	uxth	r3, r3
 80098e0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80098e2:	893b      	ldrh	r3, [r7, #8]
 80098e4:	461a      	mov	r2, r3
 80098e6:	68f9      	ldr	r1, [r7, #12]
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 fa1f 	bl	8009d2c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	88db      	ldrh	r3, [r3, #6]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d104      	bne.n	8009900 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f000 fa58 	bl	8009dac <USBD_CtlSendStatus>
 80098fc:	e000      	b.n	8009900 <USBD_GetDescriptor+0x2c8>
    return;
 80098fe:	bf00      	nop
    }
  }
}
 8009900:	3710      	adds	r7, #16
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop

08009908 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	889b      	ldrh	r3, [r3, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d130      	bne.n	800997c <USBD_SetAddress+0x74>
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	88db      	ldrh	r3, [r3, #6]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d12c      	bne.n	800997c <USBD_SetAddress+0x74>
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	885b      	ldrh	r3, [r3, #2]
 8009926:	2b7f      	cmp	r3, #127	; 0x7f
 8009928:	d828      	bhi.n	800997c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	885b      	ldrh	r3, [r3, #2]
 800992e:	b2db      	uxtb	r3, r3
 8009930:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009934:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800993c:	2b03      	cmp	r3, #3
 800993e:	d104      	bne.n	800994a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 f988 	bl	8009c58 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009948:	e01c      	b.n	8009984 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	7bfa      	ldrb	r2, [r7, #15]
 800994e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009952:	7bfb      	ldrb	r3, [r7, #15]
 8009954:	4619      	mov	r1, r3
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f000 fde4 	bl	800a524 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f000 fa25 	bl	8009dac <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009962:	7bfb      	ldrb	r3, [r7, #15]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d004      	beq.n	8009972 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2202      	movs	r2, #2
 800996c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009970:	e008      	b.n	8009984 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2201      	movs	r2, #1
 8009976:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800997a:	e003      	b.n	8009984 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800997c:	6839      	ldr	r1, [r7, #0]
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f000 f96a 	bl	8009c58 <USBD_CtlError>
  }
}
 8009984:	bf00      	nop
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b082      	sub	sp, #8
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	885b      	ldrh	r3, [r3, #2]
 800999a:	b2da      	uxtb	r2, r3
 800999c:	4b41      	ldr	r3, [pc, #260]	; (8009aa4 <USBD_SetConfig+0x118>)
 800999e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80099a0:	4b40      	ldr	r3, [pc, #256]	; (8009aa4 <USBD_SetConfig+0x118>)
 80099a2:	781b      	ldrb	r3, [r3, #0]
 80099a4:	2b01      	cmp	r3, #1
 80099a6:	d904      	bls.n	80099b2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80099a8:	6839      	ldr	r1, [r7, #0]
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 f954 	bl	8009c58 <USBD_CtlError>
 80099b0:	e075      	b.n	8009a9e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099b8:	2b02      	cmp	r3, #2
 80099ba:	d002      	beq.n	80099c2 <USBD_SetConfig+0x36>
 80099bc:	2b03      	cmp	r3, #3
 80099be:	d023      	beq.n	8009a08 <USBD_SetConfig+0x7c>
 80099c0:	e062      	b.n	8009a88 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80099c2:	4b38      	ldr	r3, [pc, #224]	; (8009aa4 <USBD_SetConfig+0x118>)
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d01a      	beq.n	8009a00 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80099ca:	4b36      	ldr	r3, [pc, #216]	; (8009aa4 <USBD_SetConfig+0x118>)
 80099cc:	781b      	ldrb	r3, [r3, #0]
 80099ce:	461a      	mov	r2, r3
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2203      	movs	r2, #3
 80099d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80099dc:	4b31      	ldr	r3, [pc, #196]	; (8009aa4 <USBD_SetConfig+0x118>)
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	4619      	mov	r1, r3
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f7ff f9f4 	bl	8008dd0 <USBD_SetClassConfig>
 80099e8:	4603      	mov	r3, r0
 80099ea:	2b02      	cmp	r3, #2
 80099ec:	d104      	bne.n	80099f8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80099ee:	6839      	ldr	r1, [r7, #0]
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 f931 	bl	8009c58 <USBD_CtlError>
            return;
 80099f6:	e052      	b.n	8009a9e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f000 f9d7 	bl	8009dac <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80099fe:	e04e      	b.n	8009a9e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f000 f9d3 	bl	8009dac <USBD_CtlSendStatus>
        break;
 8009a06:	e04a      	b.n	8009a9e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009a08:	4b26      	ldr	r3, [pc, #152]	; (8009aa4 <USBD_SetConfig+0x118>)
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d112      	bne.n	8009a36 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2202      	movs	r2, #2
 8009a14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009a18:	4b22      	ldr	r3, [pc, #136]	; (8009aa4 <USBD_SetConfig+0x118>)
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009a22:	4b20      	ldr	r3, [pc, #128]	; (8009aa4 <USBD_SetConfig+0x118>)
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	4619      	mov	r1, r3
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f7ff f9f0 	bl	8008e0e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f000 f9bc 	bl	8009dac <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009a34:	e033      	b.n	8009a9e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009a36:	4b1b      	ldr	r3, [pc, #108]	; (8009aa4 <USBD_SetConfig+0x118>)
 8009a38:	781b      	ldrb	r3, [r3, #0]
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d01d      	beq.n	8009a80 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f7ff f9de 	bl	8008e0e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009a52:	4b14      	ldr	r3, [pc, #80]	; (8009aa4 <USBD_SetConfig+0x118>)
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	461a      	mov	r2, r3
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009a5c:	4b11      	ldr	r3, [pc, #68]	; (8009aa4 <USBD_SetConfig+0x118>)
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	4619      	mov	r1, r3
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7ff f9b4 	bl	8008dd0 <USBD_SetClassConfig>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	2b02      	cmp	r3, #2
 8009a6c:	d104      	bne.n	8009a78 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 f8f1 	bl	8009c58 <USBD_CtlError>
            return;
 8009a76:	e012      	b.n	8009a9e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f000 f997 	bl	8009dac <USBD_CtlSendStatus>
        break;
 8009a7e:	e00e      	b.n	8009a9e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 f993 	bl	8009dac <USBD_CtlSendStatus>
        break;
 8009a86:	e00a      	b.n	8009a9e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009a88:	6839      	ldr	r1, [r7, #0]
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 f8e4 	bl	8009c58 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009a90:	4b04      	ldr	r3, [pc, #16]	; (8009aa4 <USBD_SetConfig+0x118>)
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	4619      	mov	r1, r3
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7ff f9b9 	bl	8008e0e <USBD_ClrClassConfig>
        break;
 8009a9c:	bf00      	nop
    }
  }
}
 8009a9e:	3708      	adds	r7, #8
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}
 8009aa4:	20000214 	.word	0x20000214

08009aa8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	88db      	ldrh	r3, [r3, #6]
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	d004      	beq.n	8009ac4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009aba:	6839      	ldr	r1, [r7, #0]
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 f8cb 	bl	8009c58 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009ac2:	e021      	b.n	8009b08 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	db17      	blt.n	8009afe <USBD_GetConfig+0x56>
 8009ace:	2b02      	cmp	r3, #2
 8009ad0:	dd02      	ble.n	8009ad8 <USBD_GetConfig+0x30>
 8009ad2:	2b03      	cmp	r3, #3
 8009ad4:	d00b      	beq.n	8009aee <USBD_GetConfig+0x46>
 8009ad6:	e012      	b.n	8009afe <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2200      	movs	r2, #0
 8009adc:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	3308      	adds	r3, #8
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	4619      	mov	r1, r3
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f920 	bl	8009d2c <USBD_CtlSendData>
        break;
 8009aec:	e00c      	b.n	8009b08 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	3304      	adds	r3, #4
 8009af2:	2201      	movs	r2, #1
 8009af4:	4619      	mov	r1, r3
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 f918 	bl	8009d2c <USBD_CtlSendData>
        break;
 8009afc:	e004      	b.n	8009b08 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8009afe:	6839      	ldr	r1, [r7, #0]
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 f8a9 	bl	8009c58 <USBD_CtlError>
        break;
 8009b06:	bf00      	nop
}
 8009b08:	bf00      	nop
 8009b0a:	3708      	adds	r7, #8
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b082      	sub	sp, #8
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b20:	3b01      	subs	r3, #1
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d81e      	bhi.n	8009b64 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	88db      	ldrh	r3, [r3, #6]
 8009b2a:	2b02      	cmp	r3, #2
 8009b2c:	d004      	beq.n	8009b38 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009b2e:	6839      	ldr	r1, [r7, #0]
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f000 f891 	bl	8009c58 <USBD_CtlError>
        break;
 8009b36:	e01a      	b.n	8009b6e <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d005      	beq.n	8009b54 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	f043 0202 	orr.w	r2, r3, #2
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	330c      	adds	r3, #12
 8009b58:	2202      	movs	r2, #2
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 f8e5 	bl	8009d2c <USBD_CtlSendData>
      break;
 8009b62:	e004      	b.n	8009b6e <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009b64:	6839      	ldr	r1, [r7, #0]
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 f876 	bl	8009c58 <USBD_CtlError>
      break;
 8009b6c:	bf00      	nop
  }
}
 8009b6e:	bf00      	nop
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b082      	sub	sp, #8
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
 8009b7e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	885b      	ldrh	r3, [r3, #2]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d106      	bne.n	8009b96 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f000 f90b 	bl	8009dac <USBD_CtlSendStatus>
  }
}
 8009b96:	bf00      	nop
 8009b98:	3708      	adds	r7, #8
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b082      	sub	sp, #8
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	6078      	str	r0, [r7, #4]
 8009ba6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bae:	3b01      	subs	r3, #1
 8009bb0:	2b02      	cmp	r3, #2
 8009bb2:	d80b      	bhi.n	8009bcc <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	885b      	ldrh	r3, [r3, #2]
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d10c      	bne.n	8009bd6 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f000 f8f1 	bl	8009dac <USBD_CtlSendStatus>
      }
      break;
 8009bca:	e004      	b.n	8009bd6 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009bcc:	6839      	ldr	r1, [r7, #0]
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f000 f842 	bl	8009c58 <USBD_CtlError>
      break;
 8009bd4:	e000      	b.n	8009bd8 <USBD_ClrFeature+0x3a>
      break;
 8009bd6:	bf00      	nop
  }
}
 8009bd8:	bf00      	nop
 8009bda:	3708      	adds	r7, #8
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	781a      	ldrb	r2, [r3, #0]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	785a      	ldrb	r2, [r3, #1]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	3302      	adds	r3, #2
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	b29a      	uxth	r2, r3
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	3303      	adds	r3, #3
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	b29b      	uxth	r3, r3
 8009c0a:	021b      	lsls	r3, r3, #8
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	4413      	add	r3, r2
 8009c10:	b29a      	uxth	r2, r3
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	3304      	adds	r3, #4
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	b29a      	uxth	r2, r3
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	3305      	adds	r3, #5
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	021b      	lsls	r3, r3, #8
 8009c28:	b29b      	uxth	r3, r3
 8009c2a:	4413      	add	r3, r2
 8009c2c:	b29a      	uxth	r2, r3
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	3306      	adds	r3, #6
 8009c36:	781b      	ldrb	r3, [r3, #0]
 8009c38:	b29a      	uxth	r2, r3
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	3307      	adds	r3, #7
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	b29b      	uxth	r3, r3
 8009c42:	021b      	lsls	r3, r3, #8
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	4413      	add	r3, r2
 8009c48:	b29a      	uxth	r2, r3
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	80da      	strh	r2, [r3, #6]

}
 8009c4e:	bf00      	nop
 8009c50:	370c      	adds	r7, #12
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bc80      	pop	{r7}
 8009c56:	4770      	bx	lr

08009c58 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009c62:	2180      	movs	r1, #128	; 0x80
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f000 fbfa 	bl	800a45e <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009c6a:	2100      	movs	r1, #0
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 fbf6 	bl	800a45e <USBD_LL_StallEP>
}
 8009c72:	bf00      	nop
 8009c74:	3708      	adds	r7, #8
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009c7a:	b580      	push	{r7, lr}
 8009c7c:	b086      	sub	sp, #24
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	60f8      	str	r0, [r7, #12]
 8009c82:	60b9      	str	r1, [r7, #8]
 8009c84:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009c86:	2300      	movs	r3, #0
 8009c88:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d032      	beq.n	8009cf6 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f000 f834 	bl	8009cfe <USBD_GetLen>
 8009c96:	4603      	mov	r3, r0
 8009c98:	3301      	adds	r3, #1
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	005b      	lsls	r3, r3, #1
 8009c9e:	b29a      	uxth	r2, r3
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009ca4:	7dfb      	ldrb	r3, [r7, #23]
 8009ca6:	1c5a      	adds	r2, r3, #1
 8009ca8:	75fa      	strb	r2, [r7, #23]
 8009caa:	461a      	mov	r2, r3
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	4413      	add	r3, r2
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	7812      	ldrb	r2, [r2, #0]
 8009cb4:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009cb6:	7dfb      	ldrb	r3, [r7, #23]
 8009cb8:	1c5a      	adds	r2, r3, #1
 8009cba:	75fa      	strb	r2, [r7, #23]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	2203      	movs	r2, #3
 8009cc4:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009cc6:	e012      	b.n	8009cee <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	1c5a      	adds	r2, r3, #1
 8009ccc:	60fa      	str	r2, [r7, #12]
 8009cce:	7dfa      	ldrb	r2, [r7, #23]
 8009cd0:	1c51      	adds	r1, r2, #1
 8009cd2:	75f9      	strb	r1, [r7, #23]
 8009cd4:	4611      	mov	r1, r2
 8009cd6:	68ba      	ldr	r2, [r7, #8]
 8009cd8:	440a      	add	r2, r1
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009cde:	7dfb      	ldrb	r3, [r7, #23]
 8009ce0:	1c5a      	adds	r2, r3, #1
 8009ce2:	75fa      	strb	r2, [r7, #23]
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	4413      	add	r3, r2
 8009cea:	2200      	movs	r2, #0
 8009cec:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d1e8      	bne.n	8009cc8 <USBD_GetString+0x4e>
    }
  }
}
 8009cf6:	bf00      	nop
 8009cf8:	3718      	adds	r7, #24
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009cfe:	b480      	push	{r7}
 8009d00:	b085      	sub	sp, #20
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009d0a:	e005      	b.n	8009d18 <USBD_GetLen+0x1a>
  {
    len++;
 8009d0c:	7bfb      	ldrb	r3, [r7, #15]
 8009d0e:	3301      	adds	r3, #1
 8009d10:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	3301      	adds	r3, #1
 8009d16:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	781b      	ldrb	r3, [r3, #0]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d1f5      	bne.n	8009d0c <USBD_GetLen+0xe>
  }

  return len;
 8009d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3714      	adds	r7, #20
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bc80      	pop	{r7}
 8009d2a:	4770      	bx	lr

08009d2c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	60b9      	str	r1, [r7, #8]
 8009d36:	4613      	mov	r3, r2
 8009d38:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2202      	movs	r2, #2
 8009d3e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009d42:	88fa      	ldrh	r2, [r7, #6]
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009d48:	88fa      	ldrh	r2, [r7, #6]
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009d4e:	88fb      	ldrh	r3, [r7, #6]
 8009d50:	68ba      	ldr	r2, [r7, #8]
 8009d52:	2100      	movs	r1, #0
 8009d54:	68f8      	ldr	r0, [r7, #12]
 8009d56:	f000 fc04 	bl	800a562 <USBD_LL_Transmit>

  return USBD_OK;
 8009d5a:	2300      	movs	r3, #0
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3710      	adds	r7, #16
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	60f8      	str	r0, [r7, #12]
 8009d6c:	60b9      	str	r1, [r7, #8]
 8009d6e:	4613      	mov	r3, r2
 8009d70:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009d72:	88fb      	ldrh	r3, [r7, #6]
 8009d74:	68ba      	ldr	r2, [r7, #8]
 8009d76:	2100      	movs	r1, #0
 8009d78:	68f8      	ldr	r0, [r7, #12]
 8009d7a:	f000 fbf2 	bl	800a562 <USBD_LL_Transmit>

  return USBD_OK;
 8009d7e:	2300      	movs	r3, #0
}
 8009d80:	4618      	mov	r0, r3
 8009d82:	3710      	adds	r7, #16
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b084      	sub	sp, #16
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	60f8      	str	r0, [r7, #12]
 8009d90:	60b9      	str	r1, [r7, #8]
 8009d92:	4613      	mov	r3, r2
 8009d94:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009d96:	88fb      	ldrh	r3, [r7, #6]
 8009d98:	68ba      	ldr	r2, [r7, #8]
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	68f8      	ldr	r0, [r7, #12]
 8009d9e:	f000 fc03 	bl	800a5a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009da2:	2300      	movs	r3, #0
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3710      	adds	r7, #16
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b082      	sub	sp, #8
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2204      	movs	r2, #4
 8009db8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	2100      	movs	r1, #0
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fbcd 	bl	800a562 <USBD_LL_Transmit>

  return USBD_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3708      	adds	r7, #8
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}

08009dd2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009dd2:	b580      	push	{r7, lr}
 8009dd4:	b082      	sub	sp, #8
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2205      	movs	r2, #5
 8009dde:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009de2:	2300      	movs	r3, #0
 8009de4:	2200      	movs	r2, #0
 8009de6:	2100      	movs	r1, #0
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fbdd 	bl	800a5a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009dee:	2300      	movs	r3, #0
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3708      	adds	r7, #8
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	4912      	ldr	r1, [pc, #72]	; (8009e48 <MX_USB_DEVICE_Init+0x50>)
 8009e00:	4812      	ldr	r0, [pc, #72]	; (8009e4c <MX_USB_DEVICE_Init+0x54>)
 8009e02:	f7fe ff8b 	bl	8008d1c <USBD_Init>
 8009e06:	4603      	mov	r3, r0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d001      	beq.n	8009e10 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009e0c:	f7f7 fd8e 	bl	800192c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8009e10:	490f      	ldr	r1, [pc, #60]	; (8009e50 <MX_USB_DEVICE_Init+0x58>)
 8009e12:	480e      	ldr	r0, [pc, #56]	; (8009e4c <MX_USB_DEVICE_Init+0x54>)
 8009e14:	f7fe ffad 	bl	8008d72 <USBD_RegisterClass>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d001      	beq.n	8009e22 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009e1e:	f7f7 fd85 	bl	800192c <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8009e22:	490c      	ldr	r1, [pc, #48]	; (8009e54 <MX_USB_DEVICE_Init+0x5c>)
 8009e24:	4809      	ldr	r0, [pc, #36]	; (8009e4c <MX_USB_DEVICE_Init+0x54>)
 8009e26:	f7fd ff5b 	bl	8007ce0 <USBD_MSC_RegisterStorage>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d001      	beq.n	8009e34 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009e30:	f7f7 fd7c 	bl	800192c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009e34:	4805      	ldr	r0, [pc, #20]	; (8009e4c <MX_USB_DEVICE_Init+0x54>)
 8009e36:	f7fe ffb5 	bl	8008da4 <USBD_Start>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d001      	beq.n	8009e44 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009e40:	f7f7 fd74 	bl	800192c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009e44:	bf00      	nop
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	2000010c 	.word	0x2000010c
 8009e4c:	20000670 	.word	0x20000670
 8009e50:	20000068 	.word	0x20000068
 8009e54:	2000015c 	.word	0x2000015c

08009e58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b083      	sub	sp, #12
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	4603      	mov	r3, r0
 8009e60:	6039      	str	r1, [r7, #0]
 8009e62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	2212      	movs	r2, #18
 8009e68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009e6a:	4b03      	ldr	r3, [pc, #12]	; (8009e78 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	370c      	adds	r7, #12
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bc80      	pop	{r7}
 8009e74:	4770      	bx	lr
 8009e76:	bf00      	nop
 8009e78:	20000128 	.word	0x20000128

08009e7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	4603      	mov	r3, r0
 8009e84:	6039      	str	r1, [r7, #0]
 8009e86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	2204      	movs	r2, #4
 8009e8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009e8e:	4b03      	ldr	r3, [pc, #12]	; (8009e9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	370c      	adds	r7, #12
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bc80      	pop	{r7}
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	2000013c 	.word	0x2000013c

08009ea0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	6039      	str	r1, [r7, #0]
 8009eaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009eac:	79fb      	ldrb	r3, [r7, #7]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d105      	bne.n	8009ebe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009eb2:	683a      	ldr	r2, [r7, #0]
 8009eb4:	4907      	ldr	r1, [pc, #28]	; (8009ed4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009eb6:	4808      	ldr	r0, [pc, #32]	; (8009ed8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009eb8:	f7ff fedf 	bl	8009c7a <USBD_GetString>
 8009ebc:	e004      	b.n	8009ec8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009ebe:	683a      	ldr	r2, [r7, #0]
 8009ec0:	4904      	ldr	r1, [pc, #16]	; (8009ed4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009ec2:	4805      	ldr	r0, [pc, #20]	; (8009ed8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009ec4:	f7ff fed9 	bl	8009c7a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009ec8:	4b02      	ldr	r3, [pc, #8]	; (8009ed4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	20000934 	.word	0x20000934
 8009ed8:	0800b068 	.word	0x0800b068

08009edc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b082      	sub	sp, #8
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	6039      	str	r1, [r7, #0]
 8009ee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009ee8:	683a      	ldr	r2, [r7, #0]
 8009eea:	4904      	ldr	r1, [pc, #16]	; (8009efc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009eec:	4804      	ldr	r0, [pc, #16]	; (8009f00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009eee:	f7ff fec4 	bl	8009c7a <USBD_GetString>
  return USBD_StrDesc;
 8009ef2:	4b02      	ldr	r3, [pc, #8]	; (8009efc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3708      	adds	r7, #8
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}
 8009efc:	20000934 	.word	0x20000934
 8009f00:	0800b07c 	.word	0x0800b07c

08009f04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b082      	sub	sp, #8
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	6039      	str	r1, [r7, #0]
 8009f0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	221a      	movs	r2, #26
 8009f14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009f16:	f000 f843 	bl	8009fa0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009f1a:	4b02      	ldr	r3, [pc, #8]	; (8009f24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3708      	adds	r7, #8
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}
 8009f24:	20000140 	.word	0x20000140

08009f28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	4603      	mov	r3, r0
 8009f30:	6039      	str	r1, [r7, #0]
 8009f32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009f34:	79fb      	ldrb	r3, [r7, #7]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d105      	bne.n	8009f46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009f3a:	683a      	ldr	r2, [r7, #0]
 8009f3c:	4907      	ldr	r1, [pc, #28]	; (8009f5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009f3e:	4808      	ldr	r0, [pc, #32]	; (8009f60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009f40:	f7ff fe9b 	bl	8009c7a <USBD_GetString>
 8009f44:	e004      	b.n	8009f50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009f46:	683a      	ldr	r2, [r7, #0]
 8009f48:	4904      	ldr	r1, [pc, #16]	; (8009f5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009f4a:	4805      	ldr	r0, [pc, #20]	; (8009f60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009f4c:	f7ff fe95 	bl	8009c7a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f50:	4b02      	ldr	r3, [pc, #8]	; (8009f5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3708      	adds	r7, #8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20000934 	.word	0x20000934
 8009f60:	0800b080 	.word	0x0800b080

08009f64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b082      	sub	sp, #8
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	6039      	str	r1, [r7, #0]
 8009f6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f70:	79fb      	ldrb	r3, [r7, #7]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d105      	bne.n	8009f82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f76:	683a      	ldr	r2, [r7, #0]
 8009f78:	4907      	ldr	r1, [pc, #28]	; (8009f98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f7a:	4808      	ldr	r0, [pc, #32]	; (8009f9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f7c:	f7ff fe7d 	bl	8009c7a <USBD_GetString>
 8009f80:	e004      	b.n	8009f8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009f82:	683a      	ldr	r2, [r7, #0]
 8009f84:	4904      	ldr	r1, [pc, #16]	; (8009f98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009f86:	4805      	ldr	r0, [pc, #20]	; (8009f9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009f88:	f7ff fe77 	bl	8009c7a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f8c:	4b02      	ldr	r3, [pc, #8]	; (8009f98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
 8009f96:	bf00      	nop
 8009f98:	20000934 	.word	0x20000934
 8009f9c:	0800b08c 	.word	0x0800b08c

08009fa0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009fa6:	4b0f      	ldr	r3, [pc, #60]	; (8009fe4 <Get_SerialNum+0x44>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009fac:	4b0e      	ldr	r3, [pc, #56]	; (8009fe8 <Get_SerialNum+0x48>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009fb2:	4b0e      	ldr	r3, [pc, #56]	; (8009fec <Get_SerialNum+0x4c>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d009      	beq.n	8009fda <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009fc6:	2208      	movs	r2, #8
 8009fc8:	4909      	ldr	r1, [pc, #36]	; (8009ff0 <Get_SerialNum+0x50>)
 8009fca:	68f8      	ldr	r0, [r7, #12]
 8009fcc:	f000 f814 	bl	8009ff8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009fd0:	2204      	movs	r2, #4
 8009fd2:	4908      	ldr	r1, [pc, #32]	; (8009ff4 <Get_SerialNum+0x54>)
 8009fd4:	68b8      	ldr	r0, [r7, #8]
 8009fd6:	f000 f80f 	bl	8009ff8 <IntToUnicode>
  }
}
 8009fda:	bf00      	nop
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	1ffff7e8 	.word	0x1ffff7e8
 8009fe8:	1ffff7ec 	.word	0x1ffff7ec
 8009fec:	1ffff7f0 	.word	0x1ffff7f0
 8009ff0:	20000142 	.word	0x20000142
 8009ff4:	20000152 	.word	0x20000152

08009ff8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b087      	sub	sp, #28
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	4613      	mov	r3, r2
 800a004:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a006:	2300      	movs	r3, #0
 800a008:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a00a:	2300      	movs	r3, #0
 800a00c:	75fb      	strb	r3, [r7, #23]
 800a00e:	e027      	b.n	800a060 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	0f1b      	lsrs	r3, r3, #28
 800a014:	2b09      	cmp	r3, #9
 800a016:	d80b      	bhi.n	800a030 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	0f1b      	lsrs	r3, r3, #28
 800a01c:	b2da      	uxtb	r2, r3
 800a01e:	7dfb      	ldrb	r3, [r7, #23]
 800a020:	005b      	lsls	r3, r3, #1
 800a022:	4619      	mov	r1, r3
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	440b      	add	r3, r1
 800a028:	3230      	adds	r2, #48	; 0x30
 800a02a:	b2d2      	uxtb	r2, r2
 800a02c:	701a      	strb	r2, [r3, #0]
 800a02e:	e00a      	b.n	800a046 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	0f1b      	lsrs	r3, r3, #28
 800a034:	b2da      	uxtb	r2, r3
 800a036:	7dfb      	ldrb	r3, [r7, #23]
 800a038:	005b      	lsls	r3, r3, #1
 800a03a:	4619      	mov	r1, r3
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	440b      	add	r3, r1
 800a040:	3237      	adds	r2, #55	; 0x37
 800a042:	b2d2      	uxtb	r2, r2
 800a044:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	011b      	lsls	r3, r3, #4
 800a04a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	005b      	lsls	r3, r3, #1
 800a050:	3301      	adds	r3, #1
 800a052:	68ba      	ldr	r2, [r7, #8]
 800a054:	4413      	add	r3, r2
 800a056:	2200      	movs	r2, #0
 800a058:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a05a:	7dfb      	ldrb	r3, [r7, #23]
 800a05c:	3301      	adds	r3, #1
 800a05e:	75fb      	strb	r3, [r7, #23]
 800a060:	7dfa      	ldrb	r2, [r7, #23]
 800a062:	79fb      	ldrb	r3, [r7, #7]
 800a064:	429a      	cmp	r2, r3
 800a066:	d3d3      	bcc.n	800a010 <IntToUnicode+0x18>
  }
}
 800a068:	bf00      	nop
 800a06a:	371c      	adds	r7, #28
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bc80      	pop	{r7}
 800a070:	4770      	bx	lr

0800a072 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b082      	sub	sp, #8
 800a076:	af00      	add	r7, sp, #0
 800a078:	4603      	mov	r3, r0
 800a07a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
	VirtualFat_Init(lun);
 800a07c:	79fb      	ldrb	r3, [r7, #7]
 800a07e:	4618      	mov	r0, r3
 800a080:	f7f7 f9a0 	bl	80013c4 <VirtualFat_Init>
  return (USBD_OK);
 800a084:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800a086:	4618      	mov	r0, r3
 800a088:	3708      	adds	r7, #8
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800a08e:	b480      	push	{r7}
 800a090:	b085      	sub	sp, #20
 800a092:	af00      	add	r7, sp, #0
 800a094:	4603      	mov	r3, r0
 800a096:	60b9      	str	r1, [r7, #8]
 800a098:	607a      	str	r2, [r7, #4]
 800a09a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a0a2:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a0aa:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800a0ac:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3714      	adds	r7, #20
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bc80      	pop	{r7}
 800a0b6:	4770      	bx	lr

0800a0b8 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b083      	sub	sp, #12
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	4603      	mov	r3, r0
 800a0c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a0c2:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	370c      	adds	r7, #12
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bc80      	pop	{r7}
 800a0cc:	4770      	bx	lr

0800a0ce <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800a0ce:	b480      	push	{r7}
 800a0d0:	b083      	sub	sp, #12
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800a0d8:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bc80      	pop	{r7}
 800a0e2:	4770      	bx	lr

0800a0e4 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60b9      	str	r1, [r7, #8]
 800a0ec:	607a      	str	r2, [r7, #4]
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	73fb      	strb	r3, [r7, #15]
 800a0f4:	4613      	mov	r3, r2
 800a0f6:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	VirtualFat_Read(lun, buf, blk_addr, blk_len);
 800a0f8:	89bb      	ldrh	r3, [r7, #12]
 800a0fa:	7bf8      	ldrb	r0, [r7, #15]
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	68b9      	ldr	r1, [r7, #8]
 800a100:	f7f7 f97a 	bl	80013f8 <VirtualFat_Read>
  return (USBD_OK);
 800a104:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a106:	4618      	mov	r0, r3
 800a108:	3710      	adds	r7, #16
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a10e:	b580      	push	{r7, lr}
 800a110:	b084      	sub	sp, #16
 800a112:	af00      	add	r7, sp, #0
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	607a      	str	r2, [r7, #4]
 800a118:	461a      	mov	r2, r3
 800a11a:	4603      	mov	r3, r0
 800a11c:	73fb      	strb	r3, [r7, #15]
 800a11e:	4613      	mov	r3, r2
 800a120:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	VirtualFat_Write(lun, buf, blk_addr, blk_len);
 800a122:	89bb      	ldrh	r3, [r7, #12]
 800a124:	7bf8      	ldrb	r0, [r7, #15]
 800a126:	687a      	ldr	r2, [r7, #4]
 800a128:	68b9      	ldr	r1, [r7, #8]
 800a12a:	f7f7 f9df 	bl	80014ec <VirtualFat_Write>
  return (USBD_OK);
 800a12e:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800a130:	4618      	mov	r0, r3
 800a132:	3710      	adds	r7, #16
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800a138:	b480      	push	{r7}
 800a13a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800a13c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800a13e:	4618      	mov	r0, r3
 800a140:	46bd      	mov	sp, r7
 800a142:	bc80      	pop	{r7}
 800a144:	4770      	bx	lr
	...

0800a148 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a0d      	ldr	r2, [pc, #52]	; (800a18c <HAL_PCD_MspInit+0x44>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d113      	bne.n	800a182 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a15a:	4b0d      	ldr	r3, [pc, #52]	; (800a190 <HAL_PCD_MspInit+0x48>)
 800a15c:	69db      	ldr	r3, [r3, #28]
 800a15e:	4a0c      	ldr	r2, [pc, #48]	; (800a190 <HAL_PCD_MspInit+0x48>)
 800a160:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a164:	61d3      	str	r3, [r2, #28]
 800a166:	4b0a      	ldr	r3, [pc, #40]	; (800a190 <HAL_PCD_MspInit+0x48>)
 800a168:	69db      	ldr	r3, [r3, #28]
 800a16a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a16e:	60fb      	str	r3, [r7, #12]
 800a170:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 4, 0);
 800a172:	2200      	movs	r2, #0
 800a174:	2104      	movs	r1, #4
 800a176:	2014      	movs	r0, #20
 800a178:	f7f7 ff95 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a17c:	2014      	movs	r0, #20
 800a17e:	f7f7 ffae 	bl	80020de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a182:	bf00      	nop
 800a184:	3710      	adds	r7, #16
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	40005c00 	.word	0x40005c00
 800a190:	40021000 	.word	0x40021000

0800a194 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	4610      	mov	r0, r2
 800a1ac:	f7fe fe42 	bl	8008e34 <USBD_LL_SetupStage>
}
 800a1b0:	bf00      	nop
 800a1b2:	3708      	adds	r7, #8
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b082      	sub	sp, #8
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800a1ca:	78fb      	ldrb	r3, [r7, #3]
 800a1cc:	687a      	ldr	r2, [r7, #4]
 800a1ce:	015b      	lsls	r3, r3, #5
 800a1d0:	4413      	add	r3, r2
 800a1d2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	78fb      	ldrb	r3, [r7, #3]
 800a1da:	4619      	mov	r1, r3
 800a1dc:	f7fe fe75 	bl	8008eca <USBD_LL_DataOutStage>
}
 800a1e0:	bf00      	nop
 800a1e2:	3708      	adds	r7, #8
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800a1fa:	78fb      	ldrb	r3, [r7, #3]
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	015b      	lsls	r3, r3, #5
 800a200:	4413      	add	r3, r2
 800a202:	333c      	adds	r3, #60	; 0x3c
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	78fb      	ldrb	r3, [r7, #3]
 800a208:	4619      	mov	r1, r3
 800a20a:	f7fe fecf 	bl	8008fac <USBD_LL_DataInStage>
}
 800a20e:	bf00      	nop
 800a210:	3708      	adds	r7, #8
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}

0800a216 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a216:	b580      	push	{r7, lr}
 800a218:	b082      	sub	sp, #8
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a224:	4618      	mov	r0, r3
 800a226:	f7fe ffdf 	bl	80091e8 <USBD_LL_SOF>
}
 800a22a:	bf00      	nop
 800a22c:	3708      	adds	r7, #8
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}

0800a232 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800a232:	b580      	push	{r7, lr}
 800a234:	b084      	sub	sp, #16
 800a236:	af00      	add	r7, sp, #0
 800a238:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a23a:	2301      	movs	r3, #1
 800a23c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	689b      	ldr	r3, [r3, #8]
 800a242:	2b02      	cmp	r3, #2
 800a244:	d001      	beq.n	800a24a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a246:	f7f7 fb71 	bl	800192c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a250:	7bfa      	ldrb	r2, [r7, #15]
 800a252:	4611      	mov	r1, r2
 800a254:	4618      	mov	r0, r3
 800a256:	f7fe ff8f 	bl	8009178 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a260:	4618      	mov	r0, r3
 800a262:	f7fe ff48 	bl	80090f6 <USBD_LL_Reset>
}
 800a266:	bf00      	nop
 800a268:	3710      	adds	r7, #16
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
	...

0800a270 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a27e:	4618      	mov	r0, r3
 800a280:	f7fe ff89 	bl	8009196 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	699b      	ldr	r3, [r3, #24]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d005      	beq.n	800a298 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a28c:	4b04      	ldr	r3, [pc, #16]	; (800a2a0 <HAL_PCD_SuspendCallback+0x30>)
 800a28e:	691b      	ldr	r3, [r3, #16]
 800a290:	4a03      	ldr	r2, [pc, #12]	; (800a2a0 <HAL_PCD_SuspendCallback+0x30>)
 800a292:	f043 0306 	orr.w	r3, r3, #6
 800a296:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a298:	bf00      	nop
 800a29a:	3708      	adds	r7, #8
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}
 800a2a0:	e000ed00 	.word	0xe000ed00

0800a2a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b082      	sub	sp, #8
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f7fe ff83 	bl	80091be <USBD_LL_Resume>
}
 800a2b8:	bf00      	nop
 800a2ba:	3708      	adds	r7, #8
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b082      	sub	sp, #8
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a2c8:	4a23      	ldr	r2, [pc, #140]	; (800a358 <USBD_LL_Init+0x98>)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	4a21      	ldr	r2, [pc, #132]	; (800a358 <USBD_LL_Init+0x98>)
 800a2d4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a2d8:	4b1f      	ldr	r3, [pc, #124]	; (800a358 <USBD_LL_Init+0x98>)
 800a2da:	4a20      	ldr	r2, [pc, #128]	; (800a35c <USBD_LL_Init+0x9c>)
 800a2dc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a2de:	4b1e      	ldr	r3, [pc, #120]	; (800a358 <USBD_LL_Init+0x98>)
 800a2e0:	2208      	movs	r2, #8
 800a2e2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a2e4:	4b1c      	ldr	r3, [pc, #112]	; (800a358 <USBD_LL_Init+0x98>)
 800a2e6:	2202      	movs	r2, #2
 800a2e8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a2ea:	4b1b      	ldr	r3, [pc, #108]	; (800a358 <USBD_LL_Init+0x98>)
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a2f0:	4b19      	ldr	r3, [pc, #100]	; (800a358 <USBD_LL_Init+0x98>)
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a2f6:	4b18      	ldr	r3, [pc, #96]	; (800a358 <USBD_LL_Init+0x98>)
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a2fc:	4816      	ldr	r0, [pc, #88]	; (800a358 <USBD_LL_Init+0x98>)
 800a2fe:	f7f9 faf5 	bl	80038ec <HAL_PCD_Init>
 800a302:	4603      	mov	r3, r0
 800a304:	2b00      	cmp	r3, #0
 800a306:	d001      	beq.n	800a30c <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a308:	f7f7 fb10 	bl	800192c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a312:	2318      	movs	r3, #24
 800a314:	2200      	movs	r2, #0
 800a316:	2100      	movs	r1, #0
 800a318:	f7fa f9ba 	bl	8004690 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a322:	2358      	movs	r3, #88	; 0x58
 800a324:	2200      	movs	r2, #0
 800a326:	2180      	movs	r1, #128	; 0x80
 800a328:	f7fa f9b2 	bl	8004690 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a332:	2398      	movs	r3, #152	; 0x98
 800a334:	2200      	movs	r2, #0
 800a336:	2181      	movs	r1, #129	; 0x81
 800a338:	f7fa f9aa 	bl	8004690 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a342:	23d8      	movs	r3, #216	; 0xd8
 800a344:	2200      	movs	r2, #0
 800a346:	2101      	movs	r1, #1
 800a348:	f7fa f9a2 	bl	8004690 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 800a34c:	2300      	movs	r3, #0
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3708      	adds	r7, #8
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}
 800a356:	bf00      	nop
 800a358:	20000b34 	.word	0x20000b34
 800a35c:	40005c00 	.word	0x40005c00

0800a360 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a368:	2300      	movs	r3, #0
 800a36a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a36c:	2300      	movs	r3, #0
 800a36e:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a376:	4618      	mov	r0, r3
 800a378:	f7f9 fb99 	bl	8003aae <HAL_PCD_Start>
 800a37c:	4603      	mov	r3, r0
 800a37e:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a380:	7bfb      	ldrb	r3, [r7, #15]
 800a382:	4618      	mov	r0, r3
 800a384:	f000 f966 	bl	800a654 <USBD_Get_USB_Status>
 800a388:	4603      	mov	r3, r0
 800a38a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a38c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3710      	adds	r7, #16
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b084      	sub	sp, #16
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
 800a39e:	4608      	mov	r0, r1
 800a3a0:	4611      	mov	r1, r2
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	70fb      	strb	r3, [r7, #3]
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	70bb      	strb	r3, [r7, #2]
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a3be:	78bb      	ldrb	r3, [r7, #2]
 800a3c0:	883a      	ldrh	r2, [r7, #0]
 800a3c2:	78f9      	ldrb	r1, [r7, #3]
 800a3c4:	f7f9 fccc 	bl	8003d60 <HAL_PCD_EP_Open>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3cc:	7bfb      	ldrb	r3, [r7, #15]
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f000 f940 	bl	800a654 <USBD_Get_USB_Status>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800a3d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3710      	adds	r7, #16
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}

0800a3e2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3e2:	b580      	push	{r7, lr}
 800a3e4:	b084      	sub	sp, #16
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3fc:	78fa      	ldrb	r2, [r7, #3]
 800a3fe:	4611      	mov	r1, r2
 800a400:	4618      	mov	r0, r3
 800a402:	f7f9 fd0d 	bl	8003e20 <HAL_PCD_EP_Close>
 800a406:	4603      	mov	r3, r0
 800a408:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
 800a40c:	4618      	mov	r0, r3
 800a40e:	f000 f921 	bl	800a654 <USBD_Get_USB_Status>
 800a412:	4603      	mov	r3, r0
 800a414:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800a416:	7bbb      	ldrb	r3, [r7, #14]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3710      	adds	r7, #16
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b084      	sub	sp, #16
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
 800a428:	460b      	mov	r3, r1
 800a42a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a42c:	2300      	movs	r3, #0
 800a42e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a430:	2300      	movs	r3, #0
 800a432:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a43a:	78fa      	ldrb	r2, [r7, #3]
 800a43c:	4611      	mov	r1, r2
 800a43e:	4618      	mov	r0, r3
 800a440:	f7f9 fe5f 	bl	8004102 <HAL_PCD_EP_Flush>
 800a444:	4603      	mov	r3, r0
 800a446:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a448:	7bfb      	ldrb	r3, [r7, #15]
 800a44a:	4618      	mov	r0, r3
 800a44c:	f000 f902 	bl	800a654 <USBD_Get_USB_Status>
 800a450:	4603      	mov	r3, r0
 800a452:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800a454:	7bbb      	ldrb	r3, [r7, #14]
}
 800a456:	4618      	mov	r0, r3
 800a458:	3710      	adds	r7, #16
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}

0800a45e <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a45e:	b580      	push	{r7, lr}
 800a460:	b084      	sub	sp, #16
 800a462:	af00      	add	r7, sp, #0
 800a464:	6078      	str	r0, [r7, #4]
 800a466:	460b      	mov	r3, r1
 800a468:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a46a:	2300      	movs	r3, #0
 800a46c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a46e:	2300      	movs	r3, #0
 800a470:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a478:	78fa      	ldrb	r2, [r7, #3]
 800a47a:	4611      	mov	r1, r2
 800a47c:	4618      	mov	r0, r3
 800a47e:	f7f9 fd98 	bl	8003fb2 <HAL_PCD_EP_SetStall>
 800a482:	4603      	mov	r3, r0
 800a484:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a486:	7bfb      	ldrb	r3, [r7, #15]
 800a488:	4618      	mov	r0, r3
 800a48a:	f000 f8e3 	bl	800a654 <USBD_Get_USB_Status>
 800a48e:	4603      	mov	r3, r0
 800a490:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a492:	7bbb      	ldrb	r3, [r7, #14]
}
 800a494:	4618      	mov	r0, r3
 800a496:	3710      	adds	r7, #16
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}

0800a49c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b084      	sub	sp, #16
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a4b6:	78fa      	ldrb	r2, [r7, #3]
 800a4b8:	4611      	mov	r1, r2
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f7f9 fdd3 	bl	8004066 <HAL_PCD_EP_ClrStall>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4c4:	7bfb      	ldrb	r3, [r7, #15]
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f000 f8c4 	bl	800a654 <USBD_Get_USB_Status>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800a4d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}

0800a4da <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4da:	b480      	push	{r7}
 800a4dc:	b085      	sub	sp, #20
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
 800a4e2:	460b      	mov	r3, r1
 800a4e4:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a4ec:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800a4ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	da08      	bge.n	800a508 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800a4f6:	78fb      	ldrb	r3, [r7, #3]
 800a4f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	015b      	lsls	r3, r3, #5
 800a500:	4413      	add	r3, r2
 800a502:	332a      	adds	r3, #42	; 0x2a
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	e008      	b.n	800a51a <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800a508:	78fb      	ldrb	r3, [r7, #3]
 800a50a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a50e:	68fa      	ldr	r2, [r7, #12]
 800a510:	015b      	lsls	r3, r3, #5
 800a512:	4413      	add	r3, r2
 800a514:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800a518:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3714      	adds	r7, #20
 800a51e:	46bd      	mov	sp, r7
 800a520:	bc80      	pop	{r7}
 800a522:	4770      	bx	lr

0800a524 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	460b      	mov	r3, r1
 800a52e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a530:	2300      	movs	r3, #0
 800a532:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a534:	2300      	movs	r3, #0
 800a536:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a53e:	78fa      	ldrb	r2, [r7, #3]
 800a540:	4611      	mov	r1, r2
 800a542:	4618      	mov	r0, r3
 800a544:	f7f9 fbe7 	bl	8003d16 <HAL_PCD_SetAddress>
 800a548:	4603      	mov	r3, r0
 800a54a:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a54c:	7bfb      	ldrb	r3, [r7, #15]
 800a54e:	4618      	mov	r0, r3
 800a550:	f000 f880 	bl	800a654 <USBD_Get_USB_Status>
 800a554:	4603      	mov	r3, r0
 800a556:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800a558:	7bbb      	ldrb	r3, [r7, #14]
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3710      	adds	r7, #16
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}

0800a562 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a562:	b580      	push	{r7, lr}
 800a564:	b086      	sub	sp, #24
 800a566:	af00      	add	r7, sp, #0
 800a568:	60f8      	str	r0, [r7, #12]
 800a56a:	607a      	str	r2, [r7, #4]
 800a56c:	461a      	mov	r2, r3
 800a56e:	460b      	mov	r3, r1
 800a570:	72fb      	strb	r3, [r7, #11]
 800a572:	4613      	mov	r3, r2
 800a574:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a576:	2300      	movs	r3, #0
 800a578:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a57a:	2300      	movs	r3, #0
 800a57c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a584:	893b      	ldrh	r3, [r7, #8]
 800a586:	7af9      	ldrb	r1, [r7, #11]
 800a588:	687a      	ldr	r2, [r7, #4]
 800a58a:	f7f9 fcd9 	bl	8003f40 <HAL_PCD_EP_Transmit>
 800a58e:	4603      	mov	r3, r0
 800a590:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a592:	7dfb      	ldrb	r3, [r7, #23]
 800a594:	4618      	mov	r0, r3
 800a596:	f000 f85d 	bl	800a654 <USBD_Get_USB_Status>
 800a59a:	4603      	mov	r3, r0
 800a59c:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800a59e:	7dbb      	ldrb	r3, [r7, #22]
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3718      	adds	r7, #24
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b086      	sub	sp, #24
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	607a      	str	r2, [r7, #4]
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	72fb      	strb	r3, [r7, #11]
 800a5b8:	4613      	mov	r3, r2
 800a5ba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800a5ca:	893b      	ldrh	r3, [r7, #8]
 800a5cc:	7af9      	ldrb	r1, [r7, #11]
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	f7f9 fc68 	bl	8003ea4 <HAL_PCD_EP_Receive>
 800a5d4:	4603      	mov	r3, r0
 800a5d6:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5d8:	7dfb      	ldrb	r3, [r7, #23]
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f000 f83a 	bl	800a654 <USBD_Get_USB_Status>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800a5e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	3718      	adds	r7, #24
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b082      	sub	sp, #8
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a600:	78fa      	ldrb	r2, [r7, #3]
 800a602:	4611      	mov	r1, r2
 800a604:	4618      	mov	r0, r3
 800a606:	f7f9 fc87 	bl	8003f18 <HAL_PCD_EP_GetRxCount>
 800a60a:	4603      	mov	r3, r0
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3708      	adds	r7, #8
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a61c:	4b02      	ldr	r3, [pc, #8]	; (800a628 <USBD_static_malloc+0x14>)
}
 800a61e:	4618      	mov	r0, r3
 800a620:	370c      	adds	r7, #12
 800a622:	46bd      	mov	sp, r7
 800a624:	bc80      	pop	{r7}
 800a626:	4770      	bx	lr
 800a628:	20000218 	.word	0x20000218

0800a62c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]

}
 800a634:	bf00      	nop
 800a636:	370c      	adds	r7, #12
 800a638:	46bd      	mov	sp, r7
 800a63a:	bc80      	pop	{r7}
 800a63c:	4770      	bx	lr

0800a63e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a63e:	b480      	push	{r7}
 800a640:	b083      	sub	sp, #12
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
 800a646:	460b      	mov	r3, r1
 800a648:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a64a:	bf00      	nop
 800a64c:	370c      	adds	r7, #12
 800a64e:	46bd      	mov	sp, r7
 800a650:	bc80      	pop	{r7}
 800a652:	4770      	bx	lr

0800a654 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	4603      	mov	r3, r0
 800a65c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a65e:	2300      	movs	r3, #0
 800a660:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a662:	79fb      	ldrb	r3, [r7, #7]
 800a664:	2b03      	cmp	r3, #3
 800a666:	d817      	bhi.n	800a698 <USBD_Get_USB_Status+0x44>
 800a668:	a201      	add	r2, pc, #4	; (adr r2, 800a670 <USBD_Get_USB_Status+0x1c>)
 800a66a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a66e:	bf00      	nop
 800a670:	0800a681 	.word	0x0800a681
 800a674:	0800a687 	.word	0x0800a687
 800a678:	0800a68d 	.word	0x0800a68d
 800a67c:	0800a693 	.word	0x0800a693
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a680:	2300      	movs	r3, #0
 800a682:	73fb      	strb	r3, [r7, #15]
    break;
 800a684:	e00b      	b.n	800a69e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a686:	2302      	movs	r3, #2
 800a688:	73fb      	strb	r3, [r7, #15]
    break;
 800a68a:	e008      	b.n	800a69e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a68c:	2301      	movs	r3, #1
 800a68e:	73fb      	strb	r3, [r7, #15]
    break;
 800a690:	e005      	b.n	800a69e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a692:	2302      	movs	r3, #2
 800a694:	73fb      	strb	r3, [r7, #15]
    break;
 800a696:	e002      	b.n	800a69e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a698:	2302      	movs	r3, #2
 800a69a:	73fb      	strb	r3, [r7, #15]
    break;
 800a69c:	bf00      	nop
  }
  return usb_status;
 800a69e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3714      	adds	r7, #20
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bc80      	pop	{r7}
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop

0800a6ac <__errno>:
 800a6ac:	4b01      	ldr	r3, [pc, #4]	; (800a6b4 <__errno+0x8>)
 800a6ae:	6818      	ldr	r0, [r3, #0]
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	2000017c 	.word	0x2000017c

0800a6b8 <__libc_init_array>:
 800a6b8:	b570      	push	{r4, r5, r6, lr}
 800a6ba:	2500      	movs	r5, #0
 800a6bc:	4e0c      	ldr	r6, [pc, #48]	; (800a6f0 <__libc_init_array+0x38>)
 800a6be:	4c0d      	ldr	r4, [pc, #52]	; (800a6f4 <__libc_init_array+0x3c>)
 800a6c0:	1ba4      	subs	r4, r4, r6
 800a6c2:	10a4      	asrs	r4, r4, #2
 800a6c4:	42a5      	cmp	r5, r4
 800a6c6:	d109      	bne.n	800a6dc <__libc_init_array+0x24>
 800a6c8:	f000 fc36 	bl	800af38 <_init>
 800a6cc:	2500      	movs	r5, #0
 800a6ce:	4e0a      	ldr	r6, [pc, #40]	; (800a6f8 <__libc_init_array+0x40>)
 800a6d0:	4c0a      	ldr	r4, [pc, #40]	; (800a6fc <__libc_init_array+0x44>)
 800a6d2:	1ba4      	subs	r4, r4, r6
 800a6d4:	10a4      	asrs	r4, r4, #2
 800a6d6:	42a5      	cmp	r5, r4
 800a6d8:	d105      	bne.n	800a6e6 <__libc_init_array+0x2e>
 800a6da:	bd70      	pop	{r4, r5, r6, pc}
 800a6dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a6e0:	4798      	blx	r3
 800a6e2:	3501      	adds	r5, #1
 800a6e4:	e7ee      	b.n	800a6c4 <__libc_init_array+0xc>
 800a6e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a6ea:	4798      	blx	r3
 800a6ec:	3501      	adds	r5, #1
 800a6ee:	e7f2      	b.n	800a6d6 <__libc_init_array+0x1e>
 800a6f0:	0800b344 	.word	0x0800b344
 800a6f4:	0800b344 	.word	0x0800b344
 800a6f8:	0800b344 	.word	0x0800b344
 800a6fc:	0800b348 	.word	0x0800b348

0800a700 <memcpy>:
 800a700:	b510      	push	{r4, lr}
 800a702:	1e43      	subs	r3, r0, #1
 800a704:	440a      	add	r2, r1
 800a706:	4291      	cmp	r1, r2
 800a708:	d100      	bne.n	800a70c <memcpy+0xc>
 800a70a:	bd10      	pop	{r4, pc}
 800a70c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a710:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a714:	e7f7      	b.n	800a706 <memcpy+0x6>

0800a716 <memset>:
 800a716:	4603      	mov	r3, r0
 800a718:	4402      	add	r2, r0
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d100      	bne.n	800a720 <memset+0xa>
 800a71e:	4770      	bx	lr
 800a720:	f803 1b01 	strb.w	r1, [r3], #1
 800a724:	e7f9      	b.n	800a71a <memset+0x4>
	...

0800a728 <siprintf>:
 800a728:	b40e      	push	{r1, r2, r3}
 800a72a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a72e:	b500      	push	{lr}
 800a730:	b09c      	sub	sp, #112	; 0x70
 800a732:	ab1d      	add	r3, sp, #116	; 0x74
 800a734:	9002      	str	r0, [sp, #8]
 800a736:	9006      	str	r0, [sp, #24]
 800a738:	9107      	str	r1, [sp, #28]
 800a73a:	9104      	str	r1, [sp, #16]
 800a73c:	4808      	ldr	r0, [pc, #32]	; (800a760 <siprintf+0x38>)
 800a73e:	4909      	ldr	r1, [pc, #36]	; (800a764 <siprintf+0x3c>)
 800a740:	f853 2b04 	ldr.w	r2, [r3], #4
 800a744:	9105      	str	r1, [sp, #20]
 800a746:	6800      	ldr	r0, [r0, #0]
 800a748:	a902      	add	r1, sp, #8
 800a74a:	9301      	str	r3, [sp, #4]
 800a74c:	f000 f866 	bl	800a81c <_svfiprintf_r>
 800a750:	2200      	movs	r2, #0
 800a752:	9b02      	ldr	r3, [sp, #8]
 800a754:	701a      	strb	r2, [r3, #0]
 800a756:	b01c      	add	sp, #112	; 0x70
 800a758:	f85d eb04 	ldr.w	lr, [sp], #4
 800a75c:	b003      	add	sp, #12
 800a75e:	4770      	bx	lr
 800a760:	2000017c 	.word	0x2000017c
 800a764:	ffff0208 	.word	0xffff0208

0800a768 <__ssputs_r>:
 800a768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a76c:	688e      	ldr	r6, [r1, #8]
 800a76e:	4682      	mov	sl, r0
 800a770:	429e      	cmp	r6, r3
 800a772:	460c      	mov	r4, r1
 800a774:	4690      	mov	r8, r2
 800a776:	4699      	mov	r9, r3
 800a778:	d837      	bhi.n	800a7ea <__ssputs_r+0x82>
 800a77a:	898a      	ldrh	r2, [r1, #12]
 800a77c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a780:	d031      	beq.n	800a7e6 <__ssputs_r+0x7e>
 800a782:	2302      	movs	r3, #2
 800a784:	6825      	ldr	r5, [r4, #0]
 800a786:	6909      	ldr	r1, [r1, #16]
 800a788:	1a6f      	subs	r7, r5, r1
 800a78a:	6965      	ldr	r5, [r4, #20]
 800a78c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a790:	fb95 f5f3 	sdiv	r5, r5, r3
 800a794:	f109 0301 	add.w	r3, r9, #1
 800a798:	443b      	add	r3, r7
 800a79a:	429d      	cmp	r5, r3
 800a79c:	bf38      	it	cc
 800a79e:	461d      	movcc	r5, r3
 800a7a0:	0553      	lsls	r3, r2, #21
 800a7a2:	d530      	bpl.n	800a806 <__ssputs_r+0x9e>
 800a7a4:	4629      	mov	r1, r5
 800a7a6:	f000 fb2d 	bl	800ae04 <_malloc_r>
 800a7aa:	4606      	mov	r6, r0
 800a7ac:	b950      	cbnz	r0, 800a7c4 <__ssputs_r+0x5c>
 800a7ae:	230c      	movs	r3, #12
 800a7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b4:	f8ca 3000 	str.w	r3, [sl]
 800a7b8:	89a3      	ldrh	r3, [r4, #12]
 800a7ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7be:	81a3      	strh	r3, [r4, #12]
 800a7c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7c4:	463a      	mov	r2, r7
 800a7c6:	6921      	ldr	r1, [r4, #16]
 800a7c8:	f7ff ff9a 	bl	800a700 <memcpy>
 800a7cc:	89a3      	ldrh	r3, [r4, #12]
 800a7ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a7d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7d6:	81a3      	strh	r3, [r4, #12]
 800a7d8:	6126      	str	r6, [r4, #16]
 800a7da:	443e      	add	r6, r7
 800a7dc:	6026      	str	r6, [r4, #0]
 800a7de:	464e      	mov	r6, r9
 800a7e0:	6165      	str	r5, [r4, #20]
 800a7e2:	1bed      	subs	r5, r5, r7
 800a7e4:	60a5      	str	r5, [r4, #8]
 800a7e6:	454e      	cmp	r6, r9
 800a7e8:	d900      	bls.n	800a7ec <__ssputs_r+0x84>
 800a7ea:	464e      	mov	r6, r9
 800a7ec:	4632      	mov	r2, r6
 800a7ee:	4641      	mov	r1, r8
 800a7f0:	6820      	ldr	r0, [r4, #0]
 800a7f2:	f000 faa1 	bl	800ad38 <memmove>
 800a7f6:	68a3      	ldr	r3, [r4, #8]
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	1b9b      	subs	r3, r3, r6
 800a7fc:	60a3      	str	r3, [r4, #8]
 800a7fe:	6823      	ldr	r3, [r4, #0]
 800a800:	441e      	add	r6, r3
 800a802:	6026      	str	r6, [r4, #0]
 800a804:	e7dc      	b.n	800a7c0 <__ssputs_r+0x58>
 800a806:	462a      	mov	r2, r5
 800a808:	f000 fb56 	bl	800aeb8 <_realloc_r>
 800a80c:	4606      	mov	r6, r0
 800a80e:	2800      	cmp	r0, #0
 800a810:	d1e2      	bne.n	800a7d8 <__ssputs_r+0x70>
 800a812:	6921      	ldr	r1, [r4, #16]
 800a814:	4650      	mov	r0, sl
 800a816:	f000 faa9 	bl	800ad6c <_free_r>
 800a81a:	e7c8      	b.n	800a7ae <__ssputs_r+0x46>

0800a81c <_svfiprintf_r>:
 800a81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a820:	461d      	mov	r5, r3
 800a822:	898b      	ldrh	r3, [r1, #12]
 800a824:	b09d      	sub	sp, #116	; 0x74
 800a826:	061f      	lsls	r7, r3, #24
 800a828:	4680      	mov	r8, r0
 800a82a:	460c      	mov	r4, r1
 800a82c:	4616      	mov	r6, r2
 800a82e:	d50f      	bpl.n	800a850 <_svfiprintf_r+0x34>
 800a830:	690b      	ldr	r3, [r1, #16]
 800a832:	b96b      	cbnz	r3, 800a850 <_svfiprintf_r+0x34>
 800a834:	2140      	movs	r1, #64	; 0x40
 800a836:	f000 fae5 	bl	800ae04 <_malloc_r>
 800a83a:	6020      	str	r0, [r4, #0]
 800a83c:	6120      	str	r0, [r4, #16]
 800a83e:	b928      	cbnz	r0, 800a84c <_svfiprintf_r+0x30>
 800a840:	230c      	movs	r3, #12
 800a842:	f8c8 3000 	str.w	r3, [r8]
 800a846:	f04f 30ff 	mov.w	r0, #4294967295
 800a84a:	e0c8      	b.n	800a9de <_svfiprintf_r+0x1c2>
 800a84c:	2340      	movs	r3, #64	; 0x40
 800a84e:	6163      	str	r3, [r4, #20]
 800a850:	2300      	movs	r3, #0
 800a852:	9309      	str	r3, [sp, #36]	; 0x24
 800a854:	2320      	movs	r3, #32
 800a856:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a85a:	2330      	movs	r3, #48	; 0x30
 800a85c:	f04f 0b01 	mov.w	fp, #1
 800a860:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a864:	9503      	str	r5, [sp, #12]
 800a866:	4637      	mov	r7, r6
 800a868:	463d      	mov	r5, r7
 800a86a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a86e:	b10b      	cbz	r3, 800a874 <_svfiprintf_r+0x58>
 800a870:	2b25      	cmp	r3, #37	; 0x25
 800a872:	d13e      	bne.n	800a8f2 <_svfiprintf_r+0xd6>
 800a874:	ebb7 0a06 	subs.w	sl, r7, r6
 800a878:	d00b      	beq.n	800a892 <_svfiprintf_r+0x76>
 800a87a:	4653      	mov	r3, sl
 800a87c:	4632      	mov	r2, r6
 800a87e:	4621      	mov	r1, r4
 800a880:	4640      	mov	r0, r8
 800a882:	f7ff ff71 	bl	800a768 <__ssputs_r>
 800a886:	3001      	adds	r0, #1
 800a888:	f000 80a4 	beq.w	800a9d4 <_svfiprintf_r+0x1b8>
 800a88c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a88e:	4453      	add	r3, sl
 800a890:	9309      	str	r3, [sp, #36]	; 0x24
 800a892:	783b      	ldrb	r3, [r7, #0]
 800a894:	2b00      	cmp	r3, #0
 800a896:	f000 809d 	beq.w	800a9d4 <_svfiprintf_r+0x1b8>
 800a89a:	2300      	movs	r3, #0
 800a89c:	f04f 32ff 	mov.w	r2, #4294967295
 800a8a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8a4:	9304      	str	r3, [sp, #16]
 800a8a6:	9307      	str	r3, [sp, #28]
 800a8a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8ac:	931a      	str	r3, [sp, #104]	; 0x68
 800a8ae:	462f      	mov	r7, r5
 800a8b0:	2205      	movs	r2, #5
 800a8b2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a8b6:	4850      	ldr	r0, [pc, #320]	; (800a9f8 <_svfiprintf_r+0x1dc>)
 800a8b8:	f000 fa30 	bl	800ad1c <memchr>
 800a8bc:	9b04      	ldr	r3, [sp, #16]
 800a8be:	b9d0      	cbnz	r0, 800a8f6 <_svfiprintf_r+0xda>
 800a8c0:	06d9      	lsls	r1, r3, #27
 800a8c2:	bf44      	itt	mi
 800a8c4:	2220      	movmi	r2, #32
 800a8c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a8ca:	071a      	lsls	r2, r3, #28
 800a8cc:	bf44      	itt	mi
 800a8ce:	222b      	movmi	r2, #43	; 0x2b
 800a8d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a8d4:	782a      	ldrb	r2, [r5, #0]
 800a8d6:	2a2a      	cmp	r2, #42	; 0x2a
 800a8d8:	d015      	beq.n	800a906 <_svfiprintf_r+0xea>
 800a8da:	462f      	mov	r7, r5
 800a8dc:	2000      	movs	r0, #0
 800a8de:	250a      	movs	r5, #10
 800a8e0:	9a07      	ldr	r2, [sp, #28]
 800a8e2:	4639      	mov	r1, r7
 800a8e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8e8:	3b30      	subs	r3, #48	; 0x30
 800a8ea:	2b09      	cmp	r3, #9
 800a8ec:	d94d      	bls.n	800a98a <_svfiprintf_r+0x16e>
 800a8ee:	b1b8      	cbz	r0, 800a920 <_svfiprintf_r+0x104>
 800a8f0:	e00f      	b.n	800a912 <_svfiprintf_r+0xf6>
 800a8f2:	462f      	mov	r7, r5
 800a8f4:	e7b8      	b.n	800a868 <_svfiprintf_r+0x4c>
 800a8f6:	4a40      	ldr	r2, [pc, #256]	; (800a9f8 <_svfiprintf_r+0x1dc>)
 800a8f8:	463d      	mov	r5, r7
 800a8fa:	1a80      	subs	r0, r0, r2
 800a8fc:	fa0b f000 	lsl.w	r0, fp, r0
 800a900:	4318      	orrs	r0, r3
 800a902:	9004      	str	r0, [sp, #16]
 800a904:	e7d3      	b.n	800a8ae <_svfiprintf_r+0x92>
 800a906:	9a03      	ldr	r2, [sp, #12]
 800a908:	1d11      	adds	r1, r2, #4
 800a90a:	6812      	ldr	r2, [r2, #0]
 800a90c:	9103      	str	r1, [sp, #12]
 800a90e:	2a00      	cmp	r2, #0
 800a910:	db01      	blt.n	800a916 <_svfiprintf_r+0xfa>
 800a912:	9207      	str	r2, [sp, #28]
 800a914:	e004      	b.n	800a920 <_svfiprintf_r+0x104>
 800a916:	4252      	negs	r2, r2
 800a918:	f043 0302 	orr.w	r3, r3, #2
 800a91c:	9207      	str	r2, [sp, #28]
 800a91e:	9304      	str	r3, [sp, #16]
 800a920:	783b      	ldrb	r3, [r7, #0]
 800a922:	2b2e      	cmp	r3, #46	; 0x2e
 800a924:	d10c      	bne.n	800a940 <_svfiprintf_r+0x124>
 800a926:	787b      	ldrb	r3, [r7, #1]
 800a928:	2b2a      	cmp	r3, #42	; 0x2a
 800a92a:	d133      	bne.n	800a994 <_svfiprintf_r+0x178>
 800a92c:	9b03      	ldr	r3, [sp, #12]
 800a92e:	3702      	adds	r7, #2
 800a930:	1d1a      	adds	r2, r3, #4
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	9203      	str	r2, [sp, #12]
 800a936:	2b00      	cmp	r3, #0
 800a938:	bfb8      	it	lt
 800a93a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a93e:	9305      	str	r3, [sp, #20]
 800a940:	4d2e      	ldr	r5, [pc, #184]	; (800a9fc <_svfiprintf_r+0x1e0>)
 800a942:	2203      	movs	r2, #3
 800a944:	7839      	ldrb	r1, [r7, #0]
 800a946:	4628      	mov	r0, r5
 800a948:	f000 f9e8 	bl	800ad1c <memchr>
 800a94c:	b138      	cbz	r0, 800a95e <_svfiprintf_r+0x142>
 800a94e:	2340      	movs	r3, #64	; 0x40
 800a950:	1b40      	subs	r0, r0, r5
 800a952:	fa03 f000 	lsl.w	r0, r3, r0
 800a956:	9b04      	ldr	r3, [sp, #16]
 800a958:	3701      	adds	r7, #1
 800a95a:	4303      	orrs	r3, r0
 800a95c:	9304      	str	r3, [sp, #16]
 800a95e:	7839      	ldrb	r1, [r7, #0]
 800a960:	2206      	movs	r2, #6
 800a962:	4827      	ldr	r0, [pc, #156]	; (800aa00 <_svfiprintf_r+0x1e4>)
 800a964:	1c7e      	adds	r6, r7, #1
 800a966:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a96a:	f000 f9d7 	bl	800ad1c <memchr>
 800a96e:	2800      	cmp	r0, #0
 800a970:	d038      	beq.n	800a9e4 <_svfiprintf_r+0x1c8>
 800a972:	4b24      	ldr	r3, [pc, #144]	; (800aa04 <_svfiprintf_r+0x1e8>)
 800a974:	bb13      	cbnz	r3, 800a9bc <_svfiprintf_r+0x1a0>
 800a976:	9b03      	ldr	r3, [sp, #12]
 800a978:	3307      	adds	r3, #7
 800a97a:	f023 0307 	bic.w	r3, r3, #7
 800a97e:	3308      	adds	r3, #8
 800a980:	9303      	str	r3, [sp, #12]
 800a982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a984:	444b      	add	r3, r9
 800a986:	9309      	str	r3, [sp, #36]	; 0x24
 800a988:	e76d      	b.n	800a866 <_svfiprintf_r+0x4a>
 800a98a:	fb05 3202 	mla	r2, r5, r2, r3
 800a98e:	2001      	movs	r0, #1
 800a990:	460f      	mov	r7, r1
 800a992:	e7a6      	b.n	800a8e2 <_svfiprintf_r+0xc6>
 800a994:	2300      	movs	r3, #0
 800a996:	250a      	movs	r5, #10
 800a998:	4619      	mov	r1, r3
 800a99a:	3701      	adds	r7, #1
 800a99c:	9305      	str	r3, [sp, #20]
 800a99e:	4638      	mov	r0, r7
 800a9a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9a4:	3a30      	subs	r2, #48	; 0x30
 800a9a6:	2a09      	cmp	r2, #9
 800a9a8:	d903      	bls.n	800a9b2 <_svfiprintf_r+0x196>
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d0c8      	beq.n	800a940 <_svfiprintf_r+0x124>
 800a9ae:	9105      	str	r1, [sp, #20]
 800a9b0:	e7c6      	b.n	800a940 <_svfiprintf_r+0x124>
 800a9b2:	fb05 2101 	mla	r1, r5, r1, r2
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	4607      	mov	r7, r0
 800a9ba:	e7f0      	b.n	800a99e <_svfiprintf_r+0x182>
 800a9bc:	ab03      	add	r3, sp, #12
 800a9be:	9300      	str	r3, [sp, #0]
 800a9c0:	4622      	mov	r2, r4
 800a9c2:	4b11      	ldr	r3, [pc, #68]	; (800aa08 <_svfiprintf_r+0x1ec>)
 800a9c4:	a904      	add	r1, sp, #16
 800a9c6:	4640      	mov	r0, r8
 800a9c8:	f3af 8000 	nop.w
 800a9cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a9d0:	4681      	mov	r9, r0
 800a9d2:	d1d6      	bne.n	800a982 <_svfiprintf_r+0x166>
 800a9d4:	89a3      	ldrh	r3, [r4, #12]
 800a9d6:	065b      	lsls	r3, r3, #25
 800a9d8:	f53f af35 	bmi.w	800a846 <_svfiprintf_r+0x2a>
 800a9dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9de:	b01d      	add	sp, #116	; 0x74
 800a9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e4:	ab03      	add	r3, sp, #12
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	4b07      	ldr	r3, [pc, #28]	; (800aa08 <_svfiprintf_r+0x1ec>)
 800a9ec:	a904      	add	r1, sp, #16
 800a9ee:	4640      	mov	r0, r8
 800a9f0:	f000 f882 	bl	800aaf8 <_printf_i>
 800a9f4:	e7ea      	b.n	800a9cc <_svfiprintf_r+0x1b0>
 800a9f6:	bf00      	nop
 800a9f8:	0800b310 	.word	0x0800b310
 800a9fc:	0800b316 	.word	0x0800b316
 800aa00:	0800b31a 	.word	0x0800b31a
 800aa04:	00000000 	.word	0x00000000
 800aa08:	0800a769 	.word	0x0800a769

0800aa0c <_printf_common>:
 800aa0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa10:	4691      	mov	r9, r2
 800aa12:	461f      	mov	r7, r3
 800aa14:	688a      	ldr	r2, [r1, #8]
 800aa16:	690b      	ldr	r3, [r1, #16]
 800aa18:	4606      	mov	r6, r0
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	bfb8      	it	lt
 800aa1e:	4613      	movlt	r3, r2
 800aa20:	f8c9 3000 	str.w	r3, [r9]
 800aa24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aa28:	460c      	mov	r4, r1
 800aa2a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aa2e:	b112      	cbz	r2, 800aa36 <_printf_common+0x2a>
 800aa30:	3301      	adds	r3, #1
 800aa32:	f8c9 3000 	str.w	r3, [r9]
 800aa36:	6823      	ldr	r3, [r4, #0]
 800aa38:	0699      	lsls	r1, r3, #26
 800aa3a:	bf42      	ittt	mi
 800aa3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800aa40:	3302      	addmi	r3, #2
 800aa42:	f8c9 3000 	strmi.w	r3, [r9]
 800aa46:	6825      	ldr	r5, [r4, #0]
 800aa48:	f015 0506 	ands.w	r5, r5, #6
 800aa4c:	d107      	bne.n	800aa5e <_printf_common+0x52>
 800aa4e:	f104 0a19 	add.w	sl, r4, #25
 800aa52:	68e3      	ldr	r3, [r4, #12]
 800aa54:	f8d9 2000 	ldr.w	r2, [r9]
 800aa58:	1a9b      	subs	r3, r3, r2
 800aa5a:	42ab      	cmp	r3, r5
 800aa5c:	dc29      	bgt.n	800aab2 <_printf_common+0xa6>
 800aa5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800aa62:	6822      	ldr	r2, [r4, #0]
 800aa64:	3300      	adds	r3, #0
 800aa66:	bf18      	it	ne
 800aa68:	2301      	movne	r3, #1
 800aa6a:	0692      	lsls	r2, r2, #26
 800aa6c:	d42e      	bmi.n	800aacc <_printf_common+0xc0>
 800aa6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa72:	4639      	mov	r1, r7
 800aa74:	4630      	mov	r0, r6
 800aa76:	47c0      	blx	r8
 800aa78:	3001      	adds	r0, #1
 800aa7a:	d021      	beq.n	800aac0 <_printf_common+0xb4>
 800aa7c:	6823      	ldr	r3, [r4, #0]
 800aa7e:	68e5      	ldr	r5, [r4, #12]
 800aa80:	f003 0306 	and.w	r3, r3, #6
 800aa84:	2b04      	cmp	r3, #4
 800aa86:	bf18      	it	ne
 800aa88:	2500      	movne	r5, #0
 800aa8a:	f8d9 2000 	ldr.w	r2, [r9]
 800aa8e:	f04f 0900 	mov.w	r9, #0
 800aa92:	bf08      	it	eq
 800aa94:	1aad      	subeq	r5, r5, r2
 800aa96:	68a3      	ldr	r3, [r4, #8]
 800aa98:	6922      	ldr	r2, [r4, #16]
 800aa9a:	bf08      	it	eq
 800aa9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	bfc4      	itt	gt
 800aaa4:	1a9b      	subgt	r3, r3, r2
 800aaa6:	18ed      	addgt	r5, r5, r3
 800aaa8:	341a      	adds	r4, #26
 800aaaa:	454d      	cmp	r5, r9
 800aaac:	d11a      	bne.n	800aae4 <_printf_common+0xd8>
 800aaae:	2000      	movs	r0, #0
 800aab0:	e008      	b.n	800aac4 <_printf_common+0xb8>
 800aab2:	2301      	movs	r3, #1
 800aab4:	4652      	mov	r2, sl
 800aab6:	4639      	mov	r1, r7
 800aab8:	4630      	mov	r0, r6
 800aaba:	47c0      	blx	r8
 800aabc:	3001      	adds	r0, #1
 800aabe:	d103      	bne.n	800aac8 <_printf_common+0xbc>
 800aac0:	f04f 30ff 	mov.w	r0, #4294967295
 800aac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aac8:	3501      	adds	r5, #1
 800aaca:	e7c2      	b.n	800aa52 <_printf_common+0x46>
 800aacc:	2030      	movs	r0, #48	; 0x30
 800aace:	18e1      	adds	r1, r4, r3
 800aad0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aad4:	1c5a      	adds	r2, r3, #1
 800aad6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aada:	4422      	add	r2, r4
 800aadc:	3302      	adds	r3, #2
 800aade:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aae2:	e7c4      	b.n	800aa6e <_printf_common+0x62>
 800aae4:	2301      	movs	r3, #1
 800aae6:	4622      	mov	r2, r4
 800aae8:	4639      	mov	r1, r7
 800aaea:	4630      	mov	r0, r6
 800aaec:	47c0      	blx	r8
 800aaee:	3001      	adds	r0, #1
 800aaf0:	d0e6      	beq.n	800aac0 <_printf_common+0xb4>
 800aaf2:	f109 0901 	add.w	r9, r9, #1
 800aaf6:	e7d8      	b.n	800aaaa <_printf_common+0x9e>

0800aaf8 <_printf_i>:
 800aaf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aafc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ab00:	460c      	mov	r4, r1
 800ab02:	7e09      	ldrb	r1, [r1, #24]
 800ab04:	b085      	sub	sp, #20
 800ab06:	296e      	cmp	r1, #110	; 0x6e
 800ab08:	4617      	mov	r7, r2
 800ab0a:	4606      	mov	r6, r0
 800ab0c:	4698      	mov	r8, r3
 800ab0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab10:	f000 80b3 	beq.w	800ac7a <_printf_i+0x182>
 800ab14:	d822      	bhi.n	800ab5c <_printf_i+0x64>
 800ab16:	2963      	cmp	r1, #99	; 0x63
 800ab18:	d036      	beq.n	800ab88 <_printf_i+0x90>
 800ab1a:	d80a      	bhi.n	800ab32 <_printf_i+0x3a>
 800ab1c:	2900      	cmp	r1, #0
 800ab1e:	f000 80b9 	beq.w	800ac94 <_printf_i+0x19c>
 800ab22:	2958      	cmp	r1, #88	; 0x58
 800ab24:	f000 8083 	beq.w	800ac2e <_printf_i+0x136>
 800ab28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab2c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ab30:	e032      	b.n	800ab98 <_printf_i+0xa0>
 800ab32:	2964      	cmp	r1, #100	; 0x64
 800ab34:	d001      	beq.n	800ab3a <_printf_i+0x42>
 800ab36:	2969      	cmp	r1, #105	; 0x69
 800ab38:	d1f6      	bne.n	800ab28 <_printf_i+0x30>
 800ab3a:	6820      	ldr	r0, [r4, #0]
 800ab3c:	6813      	ldr	r3, [r2, #0]
 800ab3e:	0605      	lsls	r5, r0, #24
 800ab40:	f103 0104 	add.w	r1, r3, #4
 800ab44:	d52a      	bpl.n	800ab9c <_printf_i+0xa4>
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6011      	str	r1, [r2, #0]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	da03      	bge.n	800ab56 <_printf_i+0x5e>
 800ab4e:	222d      	movs	r2, #45	; 0x2d
 800ab50:	425b      	negs	r3, r3
 800ab52:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800ab56:	486f      	ldr	r0, [pc, #444]	; (800ad14 <_printf_i+0x21c>)
 800ab58:	220a      	movs	r2, #10
 800ab5a:	e039      	b.n	800abd0 <_printf_i+0xd8>
 800ab5c:	2973      	cmp	r1, #115	; 0x73
 800ab5e:	f000 809d 	beq.w	800ac9c <_printf_i+0x1a4>
 800ab62:	d808      	bhi.n	800ab76 <_printf_i+0x7e>
 800ab64:	296f      	cmp	r1, #111	; 0x6f
 800ab66:	d020      	beq.n	800abaa <_printf_i+0xb2>
 800ab68:	2970      	cmp	r1, #112	; 0x70
 800ab6a:	d1dd      	bne.n	800ab28 <_printf_i+0x30>
 800ab6c:	6823      	ldr	r3, [r4, #0]
 800ab6e:	f043 0320 	orr.w	r3, r3, #32
 800ab72:	6023      	str	r3, [r4, #0]
 800ab74:	e003      	b.n	800ab7e <_printf_i+0x86>
 800ab76:	2975      	cmp	r1, #117	; 0x75
 800ab78:	d017      	beq.n	800abaa <_printf_i+0xb2>
 800ab7a:	2978      	cmp	r1, #120	; 0x78
 800ab7c:	d1d4      	bne.n	800ab28 <_printf_i+0x30>
 800ab7e:	2378      	movs	r3, #120	; 0x78
 800ab80:	4865      	ldr	r0, [pc, #404]	; (800ad18 <_printf_i+0x220>)
 800ab82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab86:	e055      	b.n	800ac34 <_printf_i+0x13c>
 800ab88:	6813      	ldr	r3, [r2, #0]
 800ab8a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab8e:	1d19      	adds	r1, r3, #4
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	6011      	str	r1, [r2, #0]
 800ab94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab98:	2301      	movs	r3, #1
 800ab9a:	e08c      	b.n	800acb6 <_printf_i+0x1be>
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aba2:	6011      	str	r1, [r2, #0]
 800aba4:	bf18      	it	ne
 800aba6:	b21b      	sxthne	r3, r3
 800aba8:	e7cf      	b.n	800ab4a <_printf_i+0x52>
 800abaa:	6813      	ldr	r3, [r2, #0]
 800abac:	6825      	ldr	r5, [r4, #0]
 800abae:	1d18      	adds	r0, r3, #4
 800abb0:	6010      	str	r0, [r2, #0]
 800abb2:	0628      	lsls	r0, r5, #24
 800abb4:	d501      	bpl.n	800abba <_printf_i+0xc2>
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	e002      	b.n	800abc0 <_printf_i+0xc8>
 800abba:	0668      	lsls	r0, r5, #25
 800abbc:	d5fb      	bpl.n	800abb6 <_printf_i+0xbe>
 800abbe:	881b      	ldrh	r3, [r3, #0]
 800abc0:	296f      	cmp	r1, #111	; 0x6f
 800abc2:	bf14      	ite	ne
 800abc4:	220a      	movne	r2, #10
 800abc6:	2208      	moveq	r2, #8
 800abc8:	4852      	ldr	r0, [pc, #328]	; (800ad14 <_printf_i+0x21c>)
 800abca:	2100      	movs	r1, #0
 800abcc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800abd0:	6865      	ldr	r5, [r4, #4]
 800abd2:	2d00      	cmp	r5, #0
 800abd4:	60a5      	str	r5, [r4, #8]
 800abd6:	f2c0 8095 	blt.w	800ad04 <_printf_i+0x20c>
 800abda:	6821      	ldr	r1, [r4, #0]
 800abdc:	f021 0104 	bic.w	r1, r1, #4
 800abe0:	6021      	str	r1, [r4, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d13d      	bne.n	800ac62 <_printf_i+0x16a>
 800abe6:	2d00      	cmp	r5, #0
 800abe8:	f040 808e 	bne.w	800ad08 <_printf_i+0x210>
 800abec:	4665      	mov	r5, ip
 800abee:	2a08      	cmp	r2, #8
 800abf0:	d10b      	bne.n	800ac0a <_printf_i+0x112>
 800abf2:	6823      	ldr	r3, [r4, #0]
 800abf4:	07db      	lsls	r3, r3, #31
 800abf6:	d508      	bpl.n	800ac0a <_printf_i+0x112>
 800abf8:	6923      	ldr	r3, [r4, #16]
 800abfa:	6862      	ldr	r2, [r4, #4]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	bfde      	ittt	le
 800ac00:	2330      	movle	r3, #48	; 0x30
 800ac02:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ac06:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ac0a:	ebac 0305 	sub.w	r3, ip, r5
 800ac0e:	6123      	str	r3, [r4, #16]
 800ac10:	f8cd 8000 	str.w	r8, [sp]
 800ac14:	463b      	mov	r3, r7
 800ac16:	aa03      	add	r2, sp, #12
 800ac18:	4621      	mov	r1, r4
 800ac1a:	4630      	mov	r0, r6
 800ac1c:	f7ff fef6 	bl	800aa0c <_printf_common>
 800ac20:	3001      	adds	r0, #1
 800ac22:	d14d      	bne.n	800acc0 <_printf_i+0x1c8>
 800ac24:	f04f 30ff 	mov.w	r0, #4294967295
 800ac28:	b005      	add	sp, #20
 800ac2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac2e:	4839      	ldr	r0, [pc, #228]	; (800ad14 <_printf_i+0x21c>)
 800ac30:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ac34:	6813      	ldr	r3, [r2, #0]
 800ac36:	6821      	ldr	r1, [r4, #0]
 800ac38:	1d1d      	adds	r5, r3, #4
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	6015      	str	r5, [r2, #0]
 800ac3e:	060a      	lsls	r2, r1, #24
 800ac40:	d50b      	bpl.n	800ac5a <_printf_i+0x162>
 800ac42:	07ca      	lsls	r2, r1, #31
 800ac44:	bf44      	itt	mi
 800ac46:	f041 0120 	orrmi.w	r1, r1, #32
 800ac4a:	6021      	strmi	r1, [r4, #0]
 800ac4c:	b91b      	cbnz	r3, 800ac56 <_printf_i+0x15e>
 800ac4e:	6822      	ldr	r2, [r4, #0]
 800ac50:	f022 0220 	bic.w	r2, r2, #32
 800ac54:	6022      	str	r2, [r4, #0]
 800ac56:	2210      	movs	r2, #16
 800ac58:	e7b7      	b.n	800abca <_printf_i+0xd2>
 800ac5a:	064d      	lsls	r5, r1, #25
 800ac5c:	bf48      	it	mi
 800ac5e:	b29b      	uxthmi	r3, r3
 800ac60:	e7ef      	b.n	800ac42 <_printf_i+0x14a>
 800ac62:	4665      	mov	r5, ip
 800ac64:	fbb3 f1f2 	udiv	r1, r3, r2
 800ac68:	fb02 3311 	mls	r3, r2, r1, r3
 800ac6c:	5cc3      	ldrb	r3, [r0, r3]
 800ac6e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ac72:	460b      	mov	r3, r1
 800ac74:	2900      	cmp	r1, #0
 800ac76:	d1f5      	bne.n	800ac64 <_printf_i+0x16c>
 800ac78:	e7b9      	b.n	800abee <_printf_i+0xf6>
 800ac7a:	6813      	ldr	r3, [r2, #0]
 800ac7c:	6825      	ldr	r5, [r4, #0]
 800ac7e:	1d18      	adds	r0, r3, #4
 800ac80:	6961      	ldr	r1, [r4, #20]
 800ac82:	6010      	str	r0, [r2, #0]
 800ac84:	0628      	lsls	r0, r5, #24
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	d501      	bpl.n	800ac8e <_printf_i+0x196>
 800ac8a:	6019      	str	r1, [r3, #0]
 800ac8c:	e002      	b.n	800ac94 <_printf_i+0x19c>
 800ac8e:	066a      	lsls	r2, r5, #25
 800ac90:	d5fb      	bpl.n	800ac8a <_printf_i+0x192>
 800ac92:	8019      	strh	r1, [r3, #0]
 800ac94:	2300      	movs	r3, #0
 800ac96:	4665      	mov	r5, ip
 800ac98:	6123      	str	r3, [r4, #16]
 800ac9a:	e7b9      	b.n	800ac10 <_printf_i+0x118>
 800ac9c:	6813      	ldr	r3, [r2, #0]
 800ac9e:	1d19      	adds	r1, r3, #4
 800aca0:	6011      	str	r1, [r2, #0]
 800aca2:	681d      	ldr	r5, [r3, #0]
 800aca4:	6862      	ldr	r2, [r4, #4]
 800aca6:	2100      	movs	r1, #0
 800aca8:	4628      	mov	r0, r5
 800acaa:	f000 f837 	bl	800ad1c <memchr>
 800acae:	b108      	cbz	r0, 800acb4 <_printf_i+0x1bc>
 800acb0:	1b40      	subs	r0, r0, r5
 800acb2:	6060      	str	r0, [r4, #4]
 800acb4:	6863      	ldr	r3, [r4, #4]
 800acb6:	6123      	str	r3, [r4, #16]
 800acb8:	2300      	movs	r3, #0
 800acba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acbe:	e7a7      	b.n	800ac10 <_printf_i+0x118>
 800acc0:	6923      	ldr	r3, [r4, #16]
 800acc2:	462a      	mov	r2, r5
 800acc4:	4639      	mov	r1, r7
 800acc6:	4630      	mov	r0, r6
 800acc8:	47c0      	blx	r8
 800acca:	3001      	adds	r0, #1
 800accc:	d0aa      	beq.n	800ac24 <_printf_i+0x12c>
 800acce:	6823      	ldr	r3, [r4, #0]
 800acd0:	079b      	lsls	r3, r3, #30
 800acd2:	d413      	bmi.n	800acfc <_printf_i+0x204>
 800acd4:	68e0      	ldr	r0, [r4, #12]
 800acd6:	9b03      	ldr	r3, [sp, #12]
 800acd8:	4298      	cmp	r0, r3
 800acda:	bfb8      	it	lt
 800acdc:	4618      	movlt	r0, r3
 800acde:	e7a3      	b.n	800ac28 <_printf_i+0x130>
 800ace0:	2301      	movs	r3, #1
 800ace2:	464a      	mov	r2, r9
 800ace4:	4639      	mov	r1, r7
 800ace6:	4630      	mov	r0, r6
 800ace8:	47c0      	blx	r8
 800acea:	3001      	adds	r0, #1
 800acec:	d09a      	beq.n	800ac24 <_printf_i+0x12c>
 800acee:	3501      	adds	r5, #1
 800acf0:	68e3      	ldr	r3, [r4, #12]
 800acf2:	9a03      	ldr	r2, [sp, #12]
 800acf4:	1a9b      	subs	r3, r3, r2
 800acf6:	42ab      	cmp	r3, r5
 800acf8:	dcf2      	bgt.n	800ace0 <_printf_i+0x1e8>
 800acfa:	e7eb      	b.n	800acd4 <_printf_i+0x1dc>
 800acfc:	2500      	movs	r5, #0
 800acfe:	f104 0919 	add.w	r9, r4, #25
 800ad02:	e7f5      	b.n	800acf0 <_printf_i+0x1f8>
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d1ac      	bne.n	800ac62 <_printf_i+0x16a>
 800ad08:	7803      	ldrb	r3, [r0, #0]
 800ad0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad12:	e76c      	b.n	800abee <_printf_i+0xf6>
 800ad14:	0800b321 	.word	0x0800b321
 800ad18:	0800b332 	.word	0x0800b332

0800ad1c <memchr>:
 800ad1c:	b510      	push	{r4, lr}
 800ad1e:	b2c9      	uxtb	r1, r1
 800ad20:	4402      	add	r2, r0
 800ad22:	4290      	cmp	r0, r2
 800ad24:	4603      	mov	r3, r0
 800ad26:	d101      	bne.n	800ad2c <memchr+0x10>
 800ad28:	2300      	movs	r3, #0
 800ad2a:	e003      	b.n	800ad34 <memchr+0x18>
 800ad2c:	781c      	ldrb	r4, [r3, #0]
 800ad2e:	3001      	adds	r0, #1
 800ad30:	428c      	cmp	r4, r1
 800ad32:	d1f6      	bne.n	800ad22 <memchr+0x6>
 800ad34:	4618      	mov	r0, r3
 800ad36:	bd10      	pop	{r4, pc}

0800ad38 <memmove>:
 800ad38:	4288      	cmp	r0, r1
 800ad3a:	b510      	push	{r4, lr}
 800ad3c:	eb01 0302 	add.w	r3, r1, r2
 800ad40:	d807      	bhi.n	800ad52 <memmove+0x1a>
 800ad42:	1e42      	subs	r2, r0, #1
 800ad44:	4299      	cmp	r1, r3
 800ad46:	d00a      	beq.n	800ad5e <memmove+0x26>
 800ad48:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad4c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ad50:	e7f8      	b.n	800ad44 <memmove+0xc>
 800ad52:	4283      	cmp	r3, r0
 800ad54:	d9f5      	bls.n	800ad42 <memmove+0xa>
 800ad56:	1881      	adds	r1, r0, r2
 800ad58:	1ad2      	subs	r2, r2, r3
 800ad5a:	42d3      	cmn	r3, r2
 800ad5c:	d100      	bne.n	800ad60 <memmove+0x28>
 800ad5e:	bd10      	pop	{r4, pc}
 800ad60:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad64:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ad68:	e7f7      	b.n	800ad5a <memmove+0x22>
	...

0800ad6c <_free_r>:
 800ad6c:	b538      	push	{r3, r4, r5, lr}
 800ad6e:	4605      	mov	r5, r0
 800ad70:	2900      	cmp	r1, #0
 800ad72:	d043      	beq.n	800adfc <_free_r+0x90>
 800ad74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad78:	1f0c      	subs	r4, r1, #4
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	bfb8      	it	lt
 800ad7e:	18e4      	addlt	r4, r4, r3
 800ad80:	f000 f8d0 	bl	800af24 <__malloc_lock>
 800ad84:	4a1e      	ldr	r2, [pc, #120]	; (800ae00 <_free_r+0x94>)
 800ad86:	6813      	ldr	r3, [r2, #0]
 800ad88:	4610      	mov	r0, r2
 800ad8a:	b933      	cbnz	r3, 800ad9a <_free_r+0x2e>
 800ad8c:	6063      	str	r3, [r4, #4]
 800ad8e:	6014      	str	r4, [r2, #0]
 800ad90:	4628      	mov	r0, r5
 800ad92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad96:	f000 b8c6 	b.w	800af26 <__malloc_unlock>
 800ad9a:	42a3      	cmp	r3, r4
 800ad9c:	d90b      	bls.n	800adb6 <_free_r+0x4a>
 800ad9e:	6821      	ldr	r1, [r4, #0]
 800ada0:	1862      	adds	r2, r4, r1
 800ada2:	4293      	cmp	r3, r2
 800ada4:	bf01      	itttt	eq
 800ada6:	681a      	ldreq	r2, [r3, #0]
 800ada8:	685b      	ldreq	r3, [r3, #4]
 800adaa:	1852      	addeq	r2, r2, r1
 800adac:	6022      	streq	r2, [r4, #0]
 800adae:	6063      	str	r3, [r4, #4]
 800adb0:	6004      	str	r4, [r0, #0]
 800adb2:	e7ed      	b.n	800ad90 <_free_r+0x24>
 800adb4:	4613      	mov	r3, r2
 800adb6:	685a      	ldr	r2, [r3, #4]
 800adb8:	b10a      	cbz	r2, 800adbe <_free_r+0x52>
 800adba:	42a2      	cmp	r2, r4
 800adbc:	d9fa      	bls.n	800adb4 <_free_r+0x48>
 800adbe:	6819      	ldr	r1, [r3, #0]
 800adc0:	1858      	adds	r0, r3, r1
 800adc2:	42a0      	cmp	r0, r4
 800adc4:	d10b      	bne.n	800adde <_free_r+0x72>
 800adc6:	6820      	ldr	r0, [r4, #0]
 800adc8:	4401      	add	r1, r0
 800adca:	1858      	adds	r0, r3, r1
 800adcc:	4282      	cmp	r2, r0
 800adce:	6019      	str	r1, [r3, #0]
 800add0:	d1de      	bne.n	800ad90 <_free_r+0x24>
 800add2:	6810      	ldr	r0, [r2, #0]
 800add4:	6852      	ldr	r2, [r2, #4]
 800add6:	4401      	add	r1, r0
 800add8:	6019      	str	r1, [r3, #0]
 800adda:	605a      	str	r2, [r3, #4]
 800addc:	e7d8      	b.n	800ad90 <_free_r+0x24>
 800adde:	d902      	bls.n	800ade6 <_free_r+0x7a>
 800ade0:	230c      	movs	r3, #12
 800ade2:	602b      	str	r3, [r5, #0]
 800ade4:	e7d4      	b.n	800ad90 <_free_r+0x24>
 800ade6:	6820      	ldr	r0, [r4, #0]
 800ade8:	1821      	adds	r1, r4, r0
 800adea:	428a      	cmp	r2, r1
 800adec:	bf01      	itttt	eq
 800adee:	6811      	ldreq	r1, [r2, #0]
 800adf0:	6852      	ldreq	r2, [r2, #4]
 800adf2:	1809      	addeq	r1, r1, r0
 800adf4:	6021      	streq	r1, [r4, #0]
 800adf6:	6062      	str	r2, [r4, #4]
 800adf8:	605c      	str	r4, [r3, #4]
 800adfa:	e7c9      	b.n	800ad90 <_free_r+0x24>
 800adfc:	bd38      	pop	{r3, r4, r5, pc}
 800adfe:	bf00      	nop
 800ae00:	20000488 	.word	0x20000488

0800ae04 <_malloc_r>:
 800ae04:	b570      	push	{r4, r5, r6, lr}
 800ae06:	1ccd      	adds	r5, r1, #3
 800ae08:	f025 0503 	bic.w	r5, r5, #3
 800ae0c:	3508      	adds	r5, #8
 800ae0e:	2d0c      	cmp	r5, #12
 800ae10:	bf38      	it	cc
 800ae12:	250c      	movcc	r5, #12
 800ae14:	2d00      	cmp	r5, #0
 800ae16:	4606      	mov	r6, r0
 800ae18:	db01      	blt.n	800ae1e <_malloc_r+0x1a>
 800ae1a:	42a9      	cmp	r1, r5
 800ae1c:	d903      	bls.n	800ae26 <_malloc_r+0x22>
 800ae1e:	230c      	movs	r3, #12
 800ae20:	6033      	str	r3, [r6, #0]
 800ae22:	2000      	movs	r0, #0
 800ae24:	bd70      	pop	{r4, r5, r6, pc}
 800ae26:	f000 f87d 	bl	800af24 <__malloc_lock>
 800ae2a:	4a21      	ldr	r2, [pc, #132]	; (800aeb0 <_malloc_r+0xac>)
 800ae2c:	6814      	ldr	r4, [r2, #0]
 800ae2e:	4621      	mov	r1, r4
 800ae30:	b991      	cbnz	r1, 800ae58 <_malloc_r+0x54>
 800ae32:	4c20      	ldr	r4, [pc, #128]	; (800aeb4 <_malloc_r+0xb0>)
 800ae34:	6823      	ldr	r3, [r4, #0]
 800ae36:	b91b      	cbnz	r3, 800ae40 <_malloc_r+0x3c>
 800ae38:	4630      	mov	r0, r6
 800ae3a:	f000 f863 	bl	800af04 <_sbrk_r>
 800ae3e:	6020      	str	r0, [r4, #0]
 800ae40:	4629      	mov	r1, r5
 800ae42:	4630      	mov	r0, r6
 800ae44:	f000 f85e 	bl	800af04 <_sbrk_r>
 800ae48:	1c43      	adds	r3, r0, #1
 800ae4a:	d124      	bne.n	800ae96 <_malloc_r+0x92>
 800ae4c:	230c      	movs	r3, #12
 800ae4e:	4630      	mov	r0, r6
 800ae50:	6033      	str	r3, [r6, #0]
 800ae52:	f000 f868 	bl	800af26 <__malloc_unlock>
 800ae56:	e7e4      	b.n	800ae22 <_malloc_r+0x1e>
 800ae58:	680b      	ldr	r3, [r1, #0]
 800ae5a:	1b5b      	subs	r3, r3, r5
 800ae5c:	d418      	bmi.n	800ae90 <_malloc_r+0x8c>
 800ae5e:	2b0b      	cmp	r3, #11
 800ae60:	d90f      	bls.n	800ae82 <_malloc_r+0x7e>
 800ae62:	600b      	str	r3, [r1, #0]
 800ae64:	18cc      	adds	r4, r1, r3
 800ae66:	50cd      	str	r5, [r1, r3]
 800ae68:	4630      	mov	r0, r6
 800ae6a:	f000 f85c 	bl	800af26 <__malloc_unlock>
 800ae6e:	f104 000b 	add.w	r0, r4, #11
 800ae72:	1d23      	adds	r3, r4, #4
 800ae74:	f020 0007 	bic.w	r0, r0, #7
 800ae78:	1ac3      	subs	r3, r0, r3
 800ae7a:	d0d3      	beq.n	800ae24 <_malloc_r+0x20>
 800ae7c:	425a      	negs	r2, r3
 800ae7e:	50e2      	str	r2, [r4, r3]
 800ae80:	e7d0      	b.n	800ae24 <_malloc_r+0x20>
 800ae82:	684b      	ldr	r3, [r1, #4]
 800ae84:	428c      	cmp	r4, r1
 800ae86:	bf16      	itet	ne
 800ae88:	6063      	strne	r3, [r4, #4]
 800ae8a:	6013      	streq	r3, [r2, #0]
 800ae8c:	460c      	movne	r4, r1
 800ae8e:	e7eb      	b.n	800ae68 <_malloc_r+0x64>
 800ae90:	460c      	mov	r4, r1
 800ae92:	6849      	ldr	r1, [r1, #4]
 800ae94:	e7cc      	b.n	800ae30 <_malloc_r+0x2c>
 800ae96:	1cc4      	adds	r4, r0, #3
 800ae98:	f024 0403 	bic.w	r4, r4, #3
 800ae9c:	42a0      	cmp	r0, r4
 800ae9e:	d005      	beq.n	800aeac <_malloc_r+0xa8>
 800aea0:	1a21      	subs	r1, r4, r0
 800aea2:	4630      	mov	r0, r6
 800aea4:	f000 f82e 	bl	800af04 <_sbrk_r>
 800aea8:	3001      	adds	r0, #1
 800aeaa:	d0cf      	beq.n	800ae4c <_malloc_r+0x48>
 800aeac:	6025      	str	r5, [r4, #0]
 800aeae:	e7db      	b.n	800ae68 <_malloc_r+0x64>
 800aeb0:	20000488 	.word	0x20000488
 800aeb4:	2000048c 	.word	0x2000048c

0800aeb8 <_realloc_r>:
 800aeb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeba:	4607      	mov	r7, r0
 800aebc:	4614      	mov	r4, r2
 800aebe:	460e      	mov	r6, r1
 800aec0:	b921      	cbnz	r1, 800aecc <_realloc_r+0x14>
 800aec2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aec6:	4611      	mov	r1, r2
 800aec8:	f7ff bf9c 	b.w	800ae04 <_malloc_r>
 800aecc:	b922      	cbnz	r2, 800aed8 <_realloc_r+0x20>
 800aece:	f7ff ff4d 	bl	800ad6c <_free_r>
 800aed2:	4625      	mov	r5, r4
 800aed4:	4628      	mov	r0, r5
 800aed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aed8:	f000 f826 	bl	800af28 <_malloc_usable_size_r>
 800aedc:	42a0      	cmp	r0, r4
 800aede:	d20f      	bcs.n	800af00 <_realloc_r+0x48>
 800aee0:	4621      	mov	r1, r4
 800aee2:	4638      	mov	r0, r7
 800aee4:	f7ff ff8e 	bl	800ae04 <_malloc_r>
 800aee8:	4605      	mov	r5, r0
 800aeea:	2800      	cmp	r0, #0
 800aeec:	d0f2      	beq.n	800aed4 <_realloc_r+0x1c>
 800aeee:	4631      	mov	r1, r6
 800aef0:	4622      	mov	r2, r4
 800aef2:	f7ff fc05 	bl	800a700 <memcpy>
 800aef6:	4631      	mov	r1, r6
 800aef8:	4638      	mov	r0, r7
 800aefa:	f7ff ff37 	bl	800ad6c <_free_r>
 800aefe:	e7e9      	b.n	800aed4 <_realloc_r+0x1c>
 800af00:	4635      	mov	r5, r6
 800af02:	e7e7      	b.n	800aed4 <_realloc_r+0x1c>

0800af04 <_sbrk_r>:
 800af04:	b538      	push	{r3, r4, r5, lr}
 800af06:	2300      	movs	r3, #0
 800af08:	4c05      	ldr	r4, [pc, #20]	; (800af20 <_sbrk_r+0x1c>)
 800af0a:	4605      	mov	r5, r0
 800af0c:	4608      	mov	r0, r1
 800af0e:	6023      	str	r3, [r4, #0]
 800af10:	f7f6 ff3a 	bl	8001d88 <_sbrk>
 800af14:	1c43      	adds	r3, r0, #1
 800af16:	d102      	bne.n	800af1e <_sbrk_r+0x1a>
 800af18:	6823      	ldr	r3, [r4, #0]
 800af1a:	b103      	cbz	r3, 800af1e <_sbrk_r+0x1a>
 800af1c:	602b      	str	r3, [r5, #0]
 800af1e:	bd38      	pop	{r3, r4, r5, pc}
 800af20:	20000da0 	.word	0x20000da0

0800af24 <__malloc_lock>:
 800af24:	4770      	bx	lr

0800af26 <__malloc_unlock>:
 800af26:	4770      	bx	lr

0800af28 <_malloc_usable_size_r>:
 800af28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af2c:	1f18      	subs	r0, r3, #4
 800af2e:	2b00      	cmp	r3, #0
 800af30:	bfbc      	itt	lt
 800af32:	580b      	ldrlt	r3, [r1, r0]
 800af34:	18c0      	addlt	r0, r0, r3
 800af36:	4770      	bx	lr

0800af38 <_init>:
 800af38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af3a:	bf00      	nop
 800af3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af3e:	bc08      	pop	{r3}
 800af40:	469e      	mov	lr, r3
 800af42:	4770      	bx	lr

0800af44 <_fini>:
 800af44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af46:	bf00      	nop
 800af48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af4a:	bc08      	pop	{r3}
 800af4c:	469e      	mov	lr, r3
 800af4e:	4770      	bx	lr
