#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Thu Aug  8 11:58:56 2024
# Process ID: 19360
# Current directory: C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7688 C:\Users\ikay2\Documents\ML Accelerator\Line_Buffer\Line_Buffer.xpr
# Log file: C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/vivado.log
# Journal file: C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer\vivado.jou
# Running On: DESKTOP-TKI0AJ6, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8429 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.xpr}

update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
close_sim
launch_simulation
source LineBuffer_tb.tcl
save_wave_config {C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/LineBuffer_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/LineBuffer_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/LineBuffer_tb_behav.wcfg}} [get_filesets sim_1]
create_bd_design "linebuffer"
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/bd/linebuffer/linebuffer.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.srcs/sources_1/bd/linebuffer/linebuffer.bd}}
set_property part xc7s50csga324-1 [current_project]
close_sim
close_project
create_project ConvWindowRegister {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister} -part xc7s50csga324-1
set_property platform.extensible true [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new
file mkdir {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new}
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv} w ]
add_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sources_1/new/Conv_Window_Reg.sv}}
update_compile_order -fileset sources_1
open_project {C:/Users/ikay2/Documents/ML Accelerator/Line_Buffer/Line_Buffer.xpr}
update_compile_order -fileset sources_1
synth_design -top LineBuffer -part xc7s50csga324-1 -lint 
current_project ConvWindowRegister
synth_design -top Conv_Window_Reg -part xc7s50csga324-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -top Conv_Window_Reg -part xc7s50csga324-1 -lint 
close_design
current_project Line_Buffer
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
current_project ConvWindowRegister
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new
file mkdir {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new}
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}
set_property file_type SystemVerilog [get_files  {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/ConvWindowReg.tb}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
set_property file_type SystemVerilog [get_files  {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
file delete -force {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
set_property file_type SystemVerilog [get_files  {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}]
update_compile_order -fileset sim_1
launch_simulation
source Conv_Window_Reg.tcl
close_sim
delete_fileset [ get_filesets sim_1 ]
export_ip_user_files -of_objects  [get_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}}
file delete -force {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/Conv_Window_Reg.tb}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv} w ]
add_files -fileset sim_1 {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/ConvWindowRegister.srcs/sim_1/new/convreg.sv}}
update_compile_order -fileset sim_1
launch_simulation
source Conv_Window_Reg.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source Conv_Window_Reg_tb.tcl
close_sim
launch_simulation
source Conv_Window_Reg_tb.tcl
close_sim
launch_simulation
source Conv_Window_Reg_tb.tcl
close_sim
launch_simulation
source Conv_Window_Reg_tb.tcl
save_wave_config {C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/Conv_Window_Reg_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/Conv_Window_Reg_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindowRegister/Conv_Window_Reg_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
close_project
create_project ConvWindDesign1 {C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1} -part xc7s50csga324-1
set_property platform.extensible true [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new
file mkdir {C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new}
close [ open {C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new/ConvWindDesign1.sv} w ]
add_files {{C:/Users/ikay2/Documents/ML Accelerator/ConvWindDesign1/ConvWindDesign1.srcs/sources_1/new/ConvWindDesign1.sv}}
update_compile_order -fileset sources_1
