#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8b954069f0 .scope module, "clock_divider" "clock_divider" 2 7;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "divided_clocks"
    .port_info 1 /INPUT 1 "clk"
L_0x7f8b954161b0 .functor BUFZ 32, v0x7f8b95415470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x10443c008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8b95405df0_0 .net "clk", 0 0, o0x10443c008;  0 drivers
v0x7f8b95415470_0 .var "clocks", 31 0;
v0x7f8b95415510_0 .net "divided_clocks", 31 0, L_0x7f8b954161b0;  1 drivers
E_0x7f8b954039c0 .event posedge, v0x7f8b95405df0_0;
S_0x7f8b95406b50 .scope module, "counter_testbench" "counter_testbench" 3 2;
 .timescale 0 0;
P_0x7f8b954032d0 .param/l "CLOCK_PERIOD" 0 3 10, +C4<00000000000000000000000000001010>;
v0x7f8b95415e60_0 .var "clk", 0 0;
v0x7f8b95415f10_0 .var "down", 0 0;
v0x7f8b95415fa0_0 .var "reset", 0 0;
v0x7f8b95416050_0 .var "up", 0 0;
v0x7f8b954160e0_0 .net "val", 3 0, L_0x7f8b95416260;  1 drivers
S_0x7f8b954155f0 .scope module, "dut" "counter" 3 7, 4 2 0, S_0x7f8b95406b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "val"
    .port_info 1 /INPUT 1 "up"
    .port_info 2 /INPUT 1 "down"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
L_0x7f8b95416260 .functor BUFZ 4, v0x7f8b95415b00_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f8b954158f0_0 .net "clk", 0 0, v0x7f8b95415e60_0;  1 drivers
v0x7f8b954159a0_0 .net "down", 0 0, v0x7f8b95415f10_0;  1 drivers
v0x7f8b95415a40_0 .var "ns", 3 0;
v0x7f8b95415b00_0 .var "ps", 3 0;
v0x7f8b95415bb0_0 .net "reset", 0 0, v0x7f8b95415fa0_0;  1 drivers
v0x7f8b95415c90_0 .net "up", 0 0, v0x7f8b95416050_0;  1 drivers
v0x7f8b95415d30_0 .net "val", 3 0, L_0x7f8b95416260;  alias, 1 drivers
E_0x7f8b95415850 .event posedge, v0x7f8b954158f0_0;
E_0x7f8b954158a0 .event edge, v0x7f8b95415c90_0, v0x7f8b954159a0_0, v0x7f8b95415b00_0;
    .scope S_0x7f8b954069f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8b95415470_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7f8b954069f0;
T_1 ;
    %wait E_0x7f8b954039c0;
    %load/vec4 v0x7f8b95415470_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f8b95415470_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8b954155f0;
T_2 ;
    %wait E_0x7f8b954158a0;
    %load/vec4 v0x7f8b95415c90_0;
    %load/vec4 v0x7f8b954159a0_0;
    %inv;
    %and;
    %load/vec4 v0x7f8b95415b00_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f8b95415b00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f8b95415a40_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8b954159a0_0;
    %load/vec4 v0x7f8b95415c90_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7f8b95415b00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8b95415b00_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7f8b95415a40_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f8b95415b00_0;
    %store/vec4 v0x7f8b95415a40_0, 0, 4;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8b954155f0;
T_3 ;
    %wait E_0x7f8b95415850;
    %load/vec4 v0x7f8b95415bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8b95415b00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8b95415a40_0;
    %assign/vec4 v0x7f8b95415b00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8b95406b50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8b95415e60_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7f8b95406b50;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7f8b95415e60_0;
    %inv;
    %store/vec4 v0x7f8b95415e60_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8b95406b50;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8b95415fa0_0, 0;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8b95415fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8b95416050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8b95415f10_0, 0;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8b95416050_0, 0;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8b95415f10_0, 0;
    %wait E_0x7f8b95415850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8b95416050_0, 0;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8b95415f10_0, 0;
    %wait E_0x7f8b95415850;
    %wait E_0x7f8b95415850;
    %vpi_call 3 52 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7f8b95406b50;
T_7 ;
    %vpi_call 3 57 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call 3 58 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock_divider.v";
    "counter_testbench.v";
    "./counter.v";
