verilog xil_defaultlib --include "E:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../lab_final.gen/sources_1/bd/Lab_final_bd/ipshared/ec67/hdl" --include "../../../../lab_final.gen/sources_1/bd/Lab_final_bd/ipshared/3007/hdl" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_xbar_0/sim/Lab_final_bd_xbar_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_myip_v1_0_0_0/sim/Lab_final_bd_myip_v1_0_0_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_processing_system7_0_0/sim/Lab_final_bd_processing_system7_0_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_xbar_1/sim/Lab_final_bd_xbar_1.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_blk_rom_weight_0/sim/Lab_final_bd_blk_rom_weight_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_blk_rom_other_weight_0/sim/Lab_final_bd_blk_rom_other_weight_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_blk_ram_temp_0/sim/Lab_final_bd_blk_ram_temp_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_MP1_0_0/sim/Lab_final_bd_MP1_0_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_blk_rom_inimg_0/sim/Lab_final_bd_blk_rom_inimg_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_MP2_0_0/sim/Lab_final_bd_MP2_0_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_FC_0_0/sim/Lab_final_bd_FC_0_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_MUX_mem_out_0_0/sim/Lab_final_bd_MUX_mem_out_0_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_ConV1_0_0/sim/Lab_final_bd_ConV1_0_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_auto_pc_0/sim/Lab_final_bd_auto_pc_0.v" \
"../../../bd/Lab_final_bd/ip/Lab_final_bd_auto_pc_1/sim/Lab_final_bd_auto_pc_1.v" \
"../../../bd/Lab_final_bd/sim/Lab_final_bd.v" \

verilog xil_defaultlib "glbl.v"

nosort
