idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x80000bff 0x80000bff 500
###poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500
###################################
# This reg is on side_rst_b and can be R/W through GPSB
# while prim_rst_b is asserted.  It can also be R/W through
# IOSF primary.
rd hqm_sif_csr.visa_sw_control     0x00000000
wr hqm_sif_csr.visa_sw_control     0x12345678
rd hqm_sif_csr.visa_sw_control     0x12345678
wr hqm_sif_csr.visa_sw_control     0xFFFFFFFF
rd hqm_sif_csr.visa_sw_control     0xFFFFFFFF
wr hqm_sif_csr.visa_sw_control     0x00000000
rd hqm_sif_csr.visa_sw_control     0x00000000
