
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 3000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs ../traces//bfs_first.trace.xz
CPU 0 Bimodal branch predictor
*** Reached end of trace for Core: 0 Repeating trace: ../traces//bfs_first.trace.xz
*** Reached end of trace for Core: 0 Repeating trace: ../traces//bfs_first.trace.xz

Warmup complete CPU 0 instructions: 2000003 cycles: 837077 (Simulation time: 0 hr 0 min 3 sec) 

*** Reached end of trace for Core: 0 Repeating trace: ../traces//bfs_first.trace.xz
*** Reached end of trace for Core: 0 Repeating trace: ../traces//bfs_first.trace.xz
*** Reached end of trace for Core: 0 Repeating trace: ../traces//bfs_first.trace.xz
Finished CPU 0 instructions: 3000000 cycles: 2621538 cumulative IPC: 1.14437 (Simulation time: 0 hr 0 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.14437 instructions: 3000000 cycles: 2621538
L1D TOTAL     ACCESS:     728570  HIT:     707389  MISS:      21181
L1D LOAD      ACCESS:     453780  HIT:     437402  MISS:      16378
L1D RFO       ACCESS:     274790  HIT:     269987  MISS:       4803
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 17.5877 cycles
L1I TOTAL     ACCESS:     514721  HIT:     512140  MISS:       2581
L1I LOAD      ACCESS:     514721  HIT:     512140  MISS:       2581
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 19.5432 cycles
L2C TOTAL     ACCESS:      28945  HIT:      26675  MISS:       2270
L2C LOAD      ACCESS:      18959  HIT:      16953  MISS:       2006
L2C RFO       ACCESS:       4802  HIT:       4538  MISS:        264
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:       5184  HIT:       5184  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C AVERAGE MISS LATENCY: 30 cycles
LLC TOTAL     ACCESS:       2555  HIT:       2555  MISS:          0
LLC LOAD      ACCESS:       2006  HIT:       2006  MISS:          0
LLC RFO       ACCESS:        264  HIT:        264  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:        285  HIT:        285  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: -nan cycles
Major fault: 0 Minor fault: 242

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -

CPU 0 Branch Prediction Accuracy: 96.3288% MPKI: 5.90466 Average ROB Occupancy at Mispredict: 52.687

Branch types
NOT_BRANCH: 2517144 83.9048%
BRANCH_DIRECT_JUMP: 21582 0.7194%
BRANCH_INDIRECT: 6666 0.2222%
BRANCH_CONDITIONAL: 423048 14.1016%
BRANCH_DIRECT_CALL: 15402 0.5134%
BRANCH_INDIRECT_CALL: 216 0.0072%
BRANCH_RETURN: 15603 0.5201%
BRANCH_OTHER: 0 0%

