// Seed: 2275295500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout uwire id_2;
  output wire id_1;
  wire id_5 = id_3, id_6 = id_5;
  assign id_2 = -1'b0;
  assign id_2 = id_6;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd97,
    parameter id_2  = 32'd20
) (
    input supply1 id_0,
    output tri1 id_1[-1 'b0 : -1],
    input tri1 _id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    inout supply0 id_6,
    output wire id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wor _id_11
);
  wire [1 'b0 : id_11  ?  id_2 : -1] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_13 = id_2;
  wire id_14;
endmodule
