#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 23 07:16:44 2024
# Process ID: 147754
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 3781.398 MHz, CPU Physical cores: 4, Host memory: 16483 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 147872
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2082.266 ; gain = 404.598 ; free physical = 265 ; free virtual = 3175
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rendering' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering.v:9]
INFO: [Synth 8-6157] synthesizing module 'rendering_z_buffer_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_z_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './rendering_z_buffer_RAM_AUTO_1R1W.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_z_buffer_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'rendering_z_buffer_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_z_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'rendering_fragment_x_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_fragment_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rendering_fragment_x_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_fragment_x_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'rendering_fragment_color_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_fragment_color_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rendering_fragment_color_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_fragment_color_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'rendering_rendering_Pipeline_RAST2' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:9]
INFO: [Synth 8-6157] synthesizing module 'rendering_urem_31ns_8ns_8_35_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'rendering_urem_31ns_8ns_8_35_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rendering_urem_31ns_8ns_8_35_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rendering_urem_31ns_8ns_8_35_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'rendering_udiv_31ns_8ns_8_35_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'rendering_udiv_31ns_8ns_8_35_1_divider' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rendering_udiv_31ns_8ns_8_35_1_divider' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'rendering_udiv_31ns_8ns_8_35_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'rendering_mul_9s_9s_18_3_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mul_9s_9s_18_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rendering_mul_9s_9s_18_3_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mul_9s_9s_18_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'rendering_mac_mulsub_9s_9s_18s_18_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mac_mulsub_9s_9s_18s_18_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mac_mulsub_9s_9s_18s_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mac_mulsub_9s_9s_18s_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'rendering_mac_mulsub_9s_9s_18s_18_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mac_mulsub_9s_9s_18s_18_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'rendering_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'rendering_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'rendering_rendering_Pipeline_RAST2' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:9]
INFO: [Synth 8-6157] synthesizing module 'rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'rendering_rendering_Pipeline_ZCULLING' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_ZCULLING.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rendering_rendering_Pipeline_ZCULLING' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_ZCULLING.v:9]
INFO: [Synth 8-6157] synthesizing module 'rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'rendering_rendering_Pipeline_COLORING_FB' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_COLORING_FB.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rendering_rendering_Pipeline_COLORING_FB' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_COLORING_FB.v:9]
INFO: [Synth 8-6157] synthesizing module 'rendering_mul_8ns_10ns_17_3_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mul_8ns_10ns_17_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rendering_mul_8ns_10ns_17_3_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mul_8ns_10ns_17_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rendering' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[30].divisor_tmp_reg[31] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element loop[30].divisor_tmp_reg[31] was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_1_load_reg_694_reg' and it is trimmed from '32' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:1036]
WARNING: [Synth 8-7129] Port reset in module rendering_mul_9s_9s_18_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rendering_mul_8ns_10ns_17_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rendering_udiv_31ns_8ns_8_35_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rendering_urem_31ns_8ns_8_35_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rendering_fragment_color_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rendering_fragment_x_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rendering_z_buffer_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2218.234 ; gain = 540.566 ; free physical = 163 ; free virtual = 2987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2233.078 ; gain = 555.410 ; free physical = 162 ; free virtual = 2987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2233.078 ; gain = 555.410 ; free physical = 162 ; free virtual = 2987
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2233.078 ; gain = 0.000 ; free physical = 160 ; free virtual = 2987
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/rendering_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/rendering_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.828 ; gain = 0.000 ; free physical = 189 ; free virtual = 2978
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2374.863 ; gain = 0.000 ; free physical = 188 ; free virtual = 2977
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 188 ; free virtual = 2949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 188 ; free virtual = 2949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 188 ; free virtual = 2949
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '31' to '8' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].dividend_tmp_reg[31]' and it is trimmed from '31' to '8' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_urem_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '31' to '8' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].dividend_tmp_reg[31]' and it is trimmed from '31' to '8' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '31' to '30' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_udiv_31ns_8ns_8_35_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln212_reg_273_reg' and it is trimmed from '31' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_ZCULLING.v:258]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln216_reg_330_reg' and it is trimmed from '32' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_ZCULLING.v:269]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 189 ; free virtual = 2948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 62    
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 4     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 75    
	               30 Bit    Registers := 60    
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 14    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 35    
	                8 Bit    Registers := 129   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 177   
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	               3K Bit	(500 X 8 bit)          RAMs := 5     
	               2K Bit	(500 X 6 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   31 Bit        Muxes := 33    
	   2 Input   30 Bit        Muxes := 60    
	   2 Input   22 Bit        Muxes := 1     
	  23 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 23    
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 49    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mac_mulsub_9s_9s_18s_18_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln23_1_cast_reg_567_reg' and it is trimmed from '18' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:1111]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mac_mulsub_9s_9s_18s_18_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln146_cast_reg_527_reg' and it is trimmed from '18' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:1109]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_mac_mulsub_9s_9s_18s_18_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub31_i_i_cast_cast_reg_547_reg' and it is trimmed from '18' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:1113]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln22_1_cast_reg_577_reg' and it is trimmed from '18' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:1110]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub42_i_i_cast_cast_reg_537_reg' and it is trimmed from '18' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:1114]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub22_i_i_cast_cast_reg_557_reg' and it is trimmed from '18' to '9' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7652/hdl/verilog/rendering_rendering_Pipeline_RAST2.v:1112]
DSP Report: Generating DSP mul_ln52_reg_675_reg, operation Mode is: (A''*B'')'.
DSP Report: register sext_ln22_1_cast_reg_577_reg is absorbed into DSP mul_ln52_reg_675_reg.
DSP Report: register mul_9s_9s_18_3_1_U3/din1_reg_reg is absorbed into DSP mul_ln52_reg_675_reg.
DSP Report: register sub_ln52_reg_630_reg is absorbed into DSP mul_ln52_reg_675_reg.
DSP Report: register mul_9s_9s_18_3_1_U3/din0_reg_reg is absorbed into DSP mul_ln52_reg_675_reg.
DSP Report: register mul_ln52_reg_675_reg is absorbed into DSP mul_ln52_reg_675_reg.
DSP Report: register mul_9s_9s_18_3_1_U3/buff0_reg is absorbed into DSP mul_ln52_reg_675_reg.
DSP Report: operator mul_9s_9s_18_3_1_U3/tmp_product is absorbed into DSP mul_ln52_reg_675_reg.
DSP Report: Generating DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN-(A2*B'')')'.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U6/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln53_reg_680_reg, operation Mode is: (A''*B'')'.
DSP Report: register sub22_i_i_cast_cast_reg_557_reg is absorbed into DSP mul_ln53_reg_680_reg.
DSP Report: register mul_9s_9s_18_3_1_U4/din1_reg_reg is absorbed into DSP mul_ln53_reg_680_reg.
DSP Report: register sub_ln53_reg_635_reg is absorbed into DSP mul_ln53_reg_680_reg.
DSP Report: register mul_9s_9s_18_3_1_U4/din0_reg_reg is absorbed into DSP mul_ln53_reg_680_reg.
DSP Report: register mul_ln53_reg_680_reg is absorbed into DSP mul_ln53_reg_680_reg.
DSP Report: register mul_9s_9s_18_3_1_U4/buff0_reg is absorbed into DSP mul_ln53_reg_680_reg.
DSP Report: operator mul_9s_9s_18_3_1_U4/tmp_product is absorbed into DSP mul_ln53_reg_680_reg.
DSP Report: Generating DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN-(A2*B'')')'.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U7/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln54_reg_685_reg, operation Mode is: (A''*B'')'.
DSP Report: register sub42_i_i_cast_cast_reg_537_reg is absorbed into DSP mul_ln54_reg_685_reg.
DSP Report: register mul_9s_9s_18_3_1_U5/din1_reg_reg is absorbed into DSP mul_ln54_reg_685_reg.
DSP Report: register sub_ln54_reg_640_reg is absorbed into DSP mul_ln54_reg_685_reg.
DSP Report: register mul_9s_9s_18_3_1_U5/din0_reg_reg is absorbed into DSP mul_ln54_reg_685_reg.
DSP Report: register mul_ln54_reg_685_reg is absorbed into DSP mul_ln54_reg_685_reg.
DSP Report: register mul_9s_9s_18_3_1_U5/buff0_reg is absorbed into DSP mul_ln54_reg_685_reg.
DSP Report: operator mul_9s_9s_18_3_1_U5/tmp_product is absorbed into DSP mul_ln54_reg_685_reg.
DSP Report: Generating DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN-(A2*B'')')'.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_mulsub_9s_9s_18s_18_4_1_U8/rendering_mac_mulsub_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln23_reg_1022_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_9s_9s_18_3_1_U56/din1_reg_reg is absorbed into DSP mul_ln23_reg_1022_reg.
DSP Report: register mul_9s_9s_18_3_1_U56/din0_reg_reg is absorbed into DSP mul_ln23_reg_1022_reg.
DSP Report: register mul_ln23_reg_1022_reg is absorbed into DSP mul_ln23_reg_1022_reg.
DSP Report: register mul_9s_9s_18_3_1_U56/buff0_reg is absorbed into DSP mul_ln23_reg_1022_reg.
DSP Report: operator mul_9s_9s_18_3_1_U56/tmp_product is absorbed into DSP mul_ln23_reg_1022_reg.
DSP Report: Generating DSP mul_ln22_reg_1016_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_9s_9s_18_3_1_U55/din1_reg_reg is absorbed into DSP mul_ln22_reg_1016_reg.
DSP Report: register mul_9s_9s_18_3_1_U55/din0_reg_reg is absorbed into DSP mul_ln22_reg_1016_reg.
DSP Report: register mul_ln22_reg_1016_reg is absorbed into DSP mul_ln22_reg_1016_reg.
DSP Report: register mul_9s_9s_18_3_1_U55/buff0_reg is absorbed into DSP mul_ln22_reg_1016_reg.
DSP Report: operator mul_9s_9s_18_3_1_U55/tmp_product is absorbed into DSP mul_ln22_reg_1016_reg.
DSP Report: Generating DSP sext_ln264_reg_1180_reg, operation Mode is: (A''*B'')'.
DSP Report: register sub_ln157_reg_1160_reg is absorbed into DSP sext_ln264_reg_1180_reg.
DSP Report: register mul_9s_9s_18_3_1_U57/din1_reg_reg is absorbed into DSP sext_ln264_reg_1180_reg.
DSP Report: register sub_ln154_reg_1150_reg is absorbed into DSP sext_ln264_reg_1180_reg.
DSP Report: register mul_9s_9s_18_3_1_U57/din0_reg_reg is absorbed into DSP sext_ln264_reg_1180_reg.
DSP Report: register sext_ln264_reg_1180_reg is absorbed into DSP sext_ln264_reg_1180_reg.
DSP Report: register mul_9s_9s_18_3_1_U57/buff0_reg is absorbed into DSP sext_ln264_reg_1180_reg.
DSP Report: operator mul_9s_9s_18_3_1_U57/tmp_product is absorbed into DSP sext_ln264_reg_1180_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_3_1_U53/buff0_reg, operation Mode is: ((A:0x156)'*B2)'.
DSP Report: register mul_8ns_10ns_17_3_1_U53/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U53/buff0_reg.
DSP Report: register mul_8ns_10ns_17_3_1_U52/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U53/buff0_reg.
DSP Report: register mul_8ns_10ns_17_3_1_U53/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U53/buff0_reg.
DSP Report: operator mul_8ns_10ns_17_3_1_U53/tmp_product is absorbed into DSP mul_8ns_10ns_17_3_1_U53/buff0_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_3_1_U54/buff0_reg, operation Mode is: ((A:0x156)'*B2)'.
DSP Report: register mul_8ns_10ns_17_3_1_U54/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U54/buff0_reg.
DSP Report: register mul_8ns_10ns_17_3_1_U52/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U54/buff0_reg.
DSP Report: register mul_8ns_10ns_17_3_1_U54/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U54/buff0_reg.
DSP Report: operator mul_8ns_10ns_17_3_1_U54/tmp_product is absorbed into DSP mul_8ns_10ns_17_3_1_U54/buff0_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_3_1_U52/buff0_reg, operation Mode is: ((A:0x156)'*B2)'.
DSP Report: register mul_8ns_10ns_17_3_1_U52/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U52/buff0_reg.
DSP Report: register mul_8ns_10ns_17_3_1_U52/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U52/buff0_reg.
DSP Report: register mul_8ns_10ns_17_3_1_U52/buff0_reg is absorbed into DSP mul_8ns_10ns_17_3_1_U52/buff0_reg.
DSP Report: operator mul_8ns_10ns_17_3_1_U52/tmp_product is absorbed into DSP mul_8ns_10ns_17_3_1_U52/buff0_reg.
WARNING: [Synth 8-7129] Port reset in module rendering_udiv_31ns_8ns_8_35_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rendering_urem_31ns_8ns_8_35_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 246 ; free virtual = 2944
---------------------------------------------------------------------------------
 Sort Area is  mul_ln52_reg_675_reg_0 : 0 0 : 652 1557 : Used 1 time 100
 Sort Area is  mul_ln52_reg_675_reg_0 : 0 1 : 905 1557 : Used 1 time 100
 Sort Area is  mul_ln53_reg_680_reg_3 : 0 0 : 652 1557 : Used 1 time 100
 Sort Area is  mul_ln53_reg_680_reg_3 : 0 1 : 905 1557 : Used 1 time 100
 Sort Area is  mul_ln54_reg_685_reg_4 : 0 0 : 652 1557 : Used 1 time 100
 Sort Area is  mul_ln54_reg_685_reg_4 : 0 1 : 905 1557 : Used 1 time 100
 Sort Area is  mul_8ns_10ns_17_3_1_U52/buff0_reg_9 : 0 0 : 726 726 : Used 1 time 100
 Sort Area is  mul_8ns_10ns_17_3_1_U53/buff0_reg_c : 0 0 : 726 726 : Used 1 time 100
 Sort Area is  mul_8ns_10ns_17_3_1_U54/buff0_reg_b : 0 0 : 726 726 : Used 1 time 100
 Sort Area is  sext_ln264_reg_1180_reg_8 : 0 0 : 652 652 : Used 1 time 100
 Sort Area is  mul_ln22_reg_1016_reg_5 : 0 0 : 634 634 : Used 1 time 100
 Sort Area is  mul_ln23_reg_1022_reg_7 : 0 0 : 634 634 : Used 1 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | z_buffer_U/ram_reg       | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|inst        | fragment_x_U/ram_reg     | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | fragment_y_U/ram_reg     | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | fragment_z_U/ram_reg     | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | fragment_color_U/ram_reg | 500 x 6(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | pixels_x_U/ram_reg       | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | pixels_y_U/ram_reg       | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | pixels_color_U/ram_reg   | 500 x 6(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rendering_rendering_Pipeline_RAST2 | (A''*B'')'        | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (PCIN-(A2*B'')')' | 10     | 10     | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (A''*B'')'        | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (PCIN-(A2*B'')')' | 10     | 10     | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (A''*B'')'        | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (PCIN-(A2*B'')')' | 10     | 10     | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_mul_9s_9s_18_3_1         | (A2*B2)'          | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|rendering_mul_9s_9s_18_3_1         | (A2*B2)'          | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|rendering                          | (A''*B'')'        | 9      | 9      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering                          | ((A:0x156)'*B2)'  | 9      | 11     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|rendering                          | ((A:0x156)'*B2)'  | 9      | 11     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|rendering                          | ((A:0x156)'*B2)'  | 9      | 11     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 220 ; free virtual = 2922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 219 ; free virtual = 2921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | z_buffer_U/ram_reg       | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|inst        | fragment_x_U/ram_reg     | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | fragment_y_U/ram_reg     | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | fragment_z_U/ram_reg     | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | fragment_color_U/ram_reg | 500 x 6(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | pixels_x_U/ram_reg       | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | pixels_y_U/ram_reg       | 500 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | pixels_color_U/ram_reg   | 500 x 6(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 218 ; free virtual = 2919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 214 ; free virtual = 2916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 214 ; free virtual = 2916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 213 ; free virtual = 2915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 213 ; free virtual = 2915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 213 ; free virtual = 2915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 213 ; free virtual = 2915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/rem_urem_i_reg_608_reg[7]                                                                          | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/div_udiv_i_reg_613_reg[7]                                                                          | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/div_udiv_i_reg_613_reg[6]                                                                          | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/div_udiv_i_reg_613_reg[5]                                                                          | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/div_udiv_i_reg_613_reg[4]                                                                          | 7      | 1     | NO           | YES                | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/div_udiv_i_reg_613_reg[3]                                                                          | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/div_udiv_i_reg_613_reg[2]                                                                          | 5      | 1     | NO           | YES                | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/div_udiv_i_reg_613_reg[1]                                                                          | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/x_reg_618_pp0_iter41_reg_reg[7]                                                                    | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/y_reg_624_pp0_iter41_reg_reg[7]                                                                    | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/ap_loop_exit_ready_pp0_iter41_reg_reg                                                              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[1].dividend_tmp_reg[2][30]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[2].dividend_tmp_reg[3][30]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[3].dividend_tmp_reg[4][30]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[4].dividend_tmp_reg[5][30]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[5].dividend_tmp_reg[6][30]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[6].dividend_tmp_reg[7][30]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[7].dividend_tmp_reg[8][30]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[8].dividend_tmp_reg[9][30]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[9].dividend_tmp_reg[10][30]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[10].dividend_tmp_reg[11][30] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[11].dividend_tmp_reg[12][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[12].dividend_tmp_reg[13][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[13].dividend_tmp_reg[14][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[14].dividend_tmp_reg[15][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[15].dividend_tmp_reg[16][30] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[16].dividend_tmp_reg[17][30] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[17].dividend_tmp_reg[18][30] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[18].dividend_tmp_reg[19][30] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[19].dividend_tmp_reg[20][30] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[20].dividend_tmp_reg[21][30] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[21].dividend_tmp_reg[22][30] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[22].dividend_tmp_reg[23][30] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[23].dividend_tmp_reg[24][30] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[24].dividend_tmp_reg[25][30] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[25].dividend_tmp_reg[26][30] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[26].dividend_tmp_reg[27][30] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[27].dividend_tmp_reg[28][30] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[28].dividend_tmp_reg[29][30] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|rendering   | grp_rendering_Pipeline_RAST2_fu_178/urem_31ns_8ns_8_35_1_U1/rendering_urem_31ns_8ns_8_35_1_divider_u/loop[29].dividend_tmp_reg[30][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rendering_mul_9s_9s_18_3_1         | ((A''*B'')')'       | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_mul_9s_9s_18_3_1         | ((A''*B'')')'       | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering                          | ((A''*B'')')'       | 30     | 18     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | ((A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | ((A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | ((A''*B'')')'       | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (PCIN-((A'*B'')'))' | 30     | 18     | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (PCIN-((A'*B'')'))' | 30     | 18     | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rendering_rendering_Pipeline_RAST2 | (PCIN-((A'*B'')'))' | 30     | 18     | -      | -      | 18     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|rendering                          | ((A'*B)')'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|rendering                          | ((A'*B)')'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|rendering                          | ((A'*B)')'          | 8      | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   533|
|2     |DSP48E1  |    12|
|5     |LUT1     |   898|
|6     |LUT2     |   674|
|7     |LUT3     |  1534|
|8     |LUT4     |   213|
|9     |LUT5     |   232|
|10    |LUT6     |   213|
|11    |RAMB18E1 |     7|
|12    |RAMB36E1 |    16|
|14    |SRL16E   |    46|
|15    |SRLC32E  |    16|
|16    |FDRE     |  2801|
|17    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 213 ; free virtual = 2915
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2374.863 ; gain = 555.410 ; free physical = 213 ; free virtual = 2914
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2374.863 ; gain = 697.195 ; free physical = 213 ; free virtual = 2914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2374.863 ; gain = 0.000 ; free physical = 509 ; free virtual = 3210
INFO: [Netlist 29-17] Analyzing 568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.863 ; gain = 0.000 ; free physical = 508 ; free virtual = 3209
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6ad28cdf
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2374.863 ; gain = 1033.695 ; free physical = 507 ; free virtual = 3209
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1930.481; main = 1601.691; forked = 377.378
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3332.156; main = 2374.832; forked = 989.340
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2398.840 ; gain = 0.000 ; free physical = 506 ; free virtual = 3208
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 94c810fdb5d1a573
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2398.840 ; gain = 0.000 ; free physical = 429 ; free virtual = 3183
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/vitis_projects/rosetta/rendering/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 07:17:22 2024...
