\documentclass[titlepage, a4paper, 10pt, reqno, openany]{report}
\input{./input/PREAMBLE}
\begin{document}
\renewcommand\thesection{\arabic{section}}
\renewcommand\thesubsection{\thesection.\arabic{subsection}}
\renewcommand\thesubsubsection{\thesection.\thesubsection.\arabic{subsubsection}}
\include{./include/CAPAREPORT}%titlepage
%\tableofcontents
%\appendix
\pagestyle{plain}%plain headings empty
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%few lessons \newline \newpage only in text.
%\pagestyle{headings} %estilo de numeração
%{\tiny text}{\scriptsize text}{\footnotesize text}{\small text}{\normalize text}{\large text}{\Large text}{\huge text}{Huge text}{\it text}{\bf text}{\tt text}\underline{text}
%\newline \newpage \linebreak \\[distance]
%\. \, \; quad qquad hspace{xx cm} vspace{xx cm}
%{\color{cor}text}
%\footcite{•}\twocolumn\onecolumn
% $ formula $ $$ formula $$ \nonumber \\
%\frac{•}{•} \dfrac{•}{•} \sqrt[•]{•} \binom{}{}
%\mathbb{NZqRC} \mathcal{texto} \mathfrak{texto}
%\vert \Vert \leq \geq \neq \to \lim
%displaystyle \int \sum \prod \cup \cap
%\longleftarrow \overline{•} \langle
%\hline \caption \label \centering \ref{Capa}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
	\chapter*{Interliga\c{c}\~{a}o Sensores e Atuadores}
	\section{Introdu\c{c}\~{a}o}
Este relat\'{o}rio tem como objetivo a implementa\c{c}\~{a}o de um {\bf Dimmer} controlado por potenci\'{o}metro recorrendo a {\bf PWM} (Power Width Modulation) sendo um {\bf LED} a carga, variando o fluxo luminoso. \par
O PWM usado \'{e} de oito bits, dai o {\bf ADC} tem que ser adaptado de forma a gerar oito bits para controlar o PWM, neste caso Fast PWM. Um LED estar\'{a} a piscar a 1 Hz no PORTD6 permanentemente em simult\^{a}neo. \par
O c\'{o}digo deste circuito primeiro ser\'{a} em Assembler depois em C. 
%\newpage

	\section{Arquitetura}
O {\bf CPU} (Unidade Central de Processamento) dos microcontroldores da Atmel de 8 e 32 bits s\~{a}o baseados na arquitetura avan\c{c}ada de {\bf Harvard} na qual esta concebido para baixos consumos e performance. \par
Este tipo de arquitetura tem dois  busses (barramentos) um dedicado a leitura das instru\c{c}\~{o}es a executar e outra para escrita e leitura de data (informa\c{c}\~{a}o ou dados), isto assegura que uma nova instru\c{c}\~{a}o pode ser executada em cada ciclo de rel\'{o}gio, na qual elimina estados de espera quando n\~{a}o ha instru\c{c}\~{o}es prontas a executar. \par
Nos microcontroladores da AVR os barramentos est\~{a}o configurados de forma a dar prioridade ao barramento das instru\c{c}\~{o}es do CPU acesso a memoria flash enquanto o barramento da CPU de dados tem prioridade de acesso a {\bf SRAM} (Static Random Access Memory). \par
O espa\c{c}o de memoria de dados \'{e} dividida em tr\^{e}s, os {\bf GPR} (General Purpose Registers) as {\bf SFRs} (Special Function Registers) ou memoria de I/O e a data SRAM. \par
Os microcontroladores da AVR utiliza uma arquitetura de instru\c{c}\~{o}es {\bf RISC} (Reduced Instruction Set Computer ou Reduced COMPLEXITY Instruction Set Computer) na qual reduz a complexidade dos circuitos na codifica\c{c}\~{a}o de cada instru\c{c}\~{a}o. \par
Dai que os microcontroladores que se baseiam nestes tipos de arquitetura s\~{a}o sinonimo de c\'{o}digo reduzido, alta performance e baixo consumo energ\'{e}tico \par
%\newpage

	\section{Hardware}
O micro-controlador a ser usado \'{e} um Atmega88. \par
Para Facilitar seu desenvolvimento foi feito numa placa pre furada sua implementa\c{c}\~{a}o de forma a ser alimentada diretamente ao PC pela alimenta\c{c}\~{a}o da porta USB.
	\begin{figure}[H]
	\centering
	\includegraphics[scale=0.05]{./image/Board/DevBoard_1.JPG}
%	\caption{Dev Board}
%	\label{Dev Board}
	\end{figure}
Para programa\c{c}\~{a}o e debug do integrado \'{e} usado um Atmel-ICE, uma ferramenta de desenvolvimento que neste caso do i.c Atmega88 tem dispon\'{i}vel programa\c{c}\~{a}o via {\bf ISP} e debug por {\bf debugWIRE}. \\
Os Par\^{a}metros de configura\c{c}\~{a}o do integrado s\~{a}o os seguintes, Device Signature do Atmega88=0x1E930A, {\bf ISP} clock a 1Mhz, BOOTZ=1024W\_0C00, SPIEN=ON, BODLEVEL=2V7, SUT\_CKSEL=EXTXOSC\_8MHZ\_XX\_16KCK\_14CK\_65MS , EXTENDED FUSE= 0xF9,HIGH FUSE=0xDD, LOW FUSE=0xFF com os restantes bits OFF.
%\newpage

	\section{Software}
Nesta sec\c{c}\~{a}o \'{e} feito o c\'{o}digo correspondente nos casos mencionados na introdu\c{c}\~{a}o. \\
A ferramenta de desenvolvimento ({\bf IDE}) utilizado \'{e} o Atmel Studio 6 (vers\~{a}o 6.2) \\
Deve-se ter em aten\c{c}\~{a}o que no assembly a rotina JMP e CALL n\~{a}o funcionam no ATmega88 pois n\~{a}o fazem parte do seu conjunto de instru\c{c}\~{o}es, como indicado no seu Datasheet, mas recorrer a RJMP e RCALL respetivamente.	

{\bf ADC}:
\[ \boxed{ADC=\frac{V_{IN}.1024}{V_{REF}}} \]
{\bf fast PWM}:
\[ \boxed{F_{OCnxPWM}=\frac{F_{clk\_I/O}}{N.(1+{TOP})}} \quad \textit{ com resolu\c{c}\~{a}o minima} \quad \boxed{R_{FPWM}=\frac{log(TOP+1)}{log(2)}} \] \par
Os parametros escolhidos para o ADC s\~{a}o o PORTC0 como entrada com clock dividido por 128, o mais lento poss\'{i}vel, a tens\~{a}o de referencia \'{e} VCC com capacidade em Vref. \par
Utilizando fast PWM com N=256 e TOP=255, dai pode-se calcular sua respectiva frequ\^{e}ncia e duty cycle minimo, pelas formulas.
A saida do PWM \'{e} no pino OC1nA ou PORTB1, o led a piscar a um hertz no pino PORTD6, n\~{a}o ha necesssidade de o mencionar o c\'{o}digo auto explicativo, mesmo assim.
%\newpage

	\subsection{C\'{o}digo DIMMER por Assembler}
\begin{minipage}[t]{.45\linewidth}
\scriptsize
;assembly code \\
.EQU REPEAT = 100 \\
.EQU MASK = (1$<<$PD6) \\
.INCLUDE \textquotedblleft M88DEF.INC\textquotedblright \\
.ORG 0 \\
\hspace*{.5cm}	RJMP RESET \\
.ORG 0x015 \\
\hspace*{.5cm}	RJMP ADC\_vect \\
.ORG 0X00E \\
\hspace*{.5cm}	RJMP TIM0\_COMPA\_vect \\
.ORG 0x100 \\
RESET: \\
\hspace*{.5cm}	LDI R16, HIGH(RAMEND) \\
\hspace*{.5cm}	OUT SPH, R16 \\
\hspace*{.5cm}	LDI R16, LOW(RAMEND) \\
\hspace*{.5cm}	OUT SPL, R16 \\
\hspace*{.5cm}	LDI R16, MASK \\
\hspace*{.5cm}	LDI R17, MASK \\
\hspace*{.5cm}	LDI R18, REPEAT \\
\hspace*{.5cm}	SBI DDRD, 6 \\
\hspace*{.5cm}	CBI DDRB, (1$<<$PB1) \\
\hspace*{.5cm}	CBI PORTD, 6 \\
\hspace*{.5cm}	RCALL TIMER0A\_setup \\
\hspace*{.5cm}	RCALL TIMER1A\_setup \\
\hspace*{.5cm}	RCALL ADC\_setup \\
\hspace*{.5cm}	RJMP MAIN \\
\newline
;--- 10ms Setup \\
TIMER0A\_setup: \\
\hspace*{.5cm}	LDI R19, (1$<<$OCIE0A) \\
\hspace*{.5cm}	STS TIMSK0, R19 \\
\hspace*{.5cm}	LDI R19, 156 ;OCR0A \\
\hspace*{.5cm}	OUT OCR0A, R19 \\
\hspace*{.5cm}	LDI R19, (1$<<$WGM01) \\
\hspace*{.5cm}	OUT TCCR0A, R19 \\
\hspace*{.5cm}	LDI R19, (1$<<$CS02) \\
\hspace*{.5cm}	OUT TCCR0B, R19 \\
\hspace*{.5cm}	RET
\newline
TIMER1A\_setup: \\
\hspace*{.5cm}	LDI R19, (1$<<$WGM10) \\
\hspace*{.5cm}	ORI R19, (3$<<$COM1A0) \\
\hspace*{.5cm}	STS TCCR1A, R19 \\
\hspace*{.5cm}	LDI R19, (1$<<$WGM12) \\
\hspace*{.5cm}	STS TCCR1B, R19 \\
\hspace*{.5cm}	SBI DDRB, PB1 \\
\hspace*{.5cm}	LDI R19, 128 \\
\hspace*{.5cm}	STS OCR1AL, R19 \\
\hspace*{.5cm}	LDS R19, TCCR1B \\
\hspace*{.5cm}	ORI R19, (1$<<$CS12) \\
\hspace*{.5cm}	STS TCCR1B, R19 \\
\hspace*{.5cm}	RET \\
\newline
ADC\_setup: \\
\hspace*{.5cm}	CBI DDRC, PC0 \\
\hspace*{.5cm}	LDI R19, (1$<<$REFS0) \\
\hspace*{.5cm}	ORI R19, (1$<<$ADLAR) \\
\hspace*{.5cm}	STS ADMUX, R19 \\
\hspace*{.5cm}	LDI R19, (7$<<$ADPS0) \\
\hspace*{.5cm}	ORI R19, (1$<<$ADIE) \\
\hspace*{.5cm}	ORI R19, (1$<<$ADEN) \\
\hspace*{.5cm}	ORI R19, (1$<<$ADSC) \\
\hspace*{.5cm}	ORI R19, (1$<<$ADATE) \\
\hspace*{.5cm}	STS ADCSRA, R19 \\
\hspace*{.5cm}	SEI \\
\hspace*{.5cm}	RET
\end{minipage}
\vline \quad
\begin{minipage}[t]{.45\linewidth}
\scriptsize
MAIN: \\
\hspace*{.5cm}	RJMP MAIN \\
\newline
.ORG 400 \\
TIM0\_COMPA\_vect: \\
\hspace*{.5cm}	DEC R18 \\
\hspace*{.5cm}	BREQ INIC \\
\hspace*{.5cm}	RETI \\
INIC: \\
\hspace*{.5cm}	LDI R18, REPEAT \\
\hspace*{.5cm}	EOR R16, R17 \\
\hspace*{.5cm}	OUT PORTD, R16 \\
\newline
.ORG 500 \\
ADC\_vect: \\
\hspace*{.5cm}	LDS R20, ADCL \\
\hspace*{.5cm}	LDS R20, ADCH \\
\hspace*{.5cm}	STS OCR1AL, R20 \\
\hspace*{.5cm}	RETI \\
;EOF
\end{minipage} \par
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\begin{minipage}[c]{.45\linewidth}
\normalsize
\begin{tikzpicture}[node distance = 2cm, auto]
% Define
\tikzstyle{RECTANGLE_1} = [rectangle, align=left, rounded corners, minimum width=1cm, minimum height=1cm,text centered, draw=black, fill=green!30]
\tikzstyle{RECTANGLE_2} = [rectangle, draw, align=left, fill=blue!10]
\tikzstyle{RECTANGLE_3} = [rectangle, draw, align=left, fill=blue!40]
\tikzstyle{RECTANGLE_4} = [rectangle, draw, align=left, fill=purple!60]
\tikzstyle{RECTANGLE_5} = [rectangle, draw, fill=purple!60, text width=5em, text badly centered, minimum height=4em]
\tikzstyle{RECTANGLE_6} = [rectangle, draw, align=left, fill=red!60]
\tikzstyle{RECTANGLE_7} = [rectangle, draw, align=left, fill=orange!60]
\tikzstyle{DIAMOND_1} = [diamond, draw, align=left, fill=red!80]
\tikzstyle{ARROW} = [thick,->,>=stealth]
\tikzstyle{LINE} = [draw, -latex']
\tikzstyle{MYLINE} = [draw, ->,  thick, shorten <=4pt, shorten >=4pt]
% Place node
\node [RECTANGLE_1] (START) {.ORG 0x100};
\node [RECTANGLE_2, below of=START] (SETUP) {Setup Stack Pointer\\ Inicializar variaveis \\ Inicializar port};
\node [RECTANGLE_3, below of=SETUP] (INTERRUPT_SETUP) {TIMER0A\_setup \\ TIMER1A\_setup \\ ADC\_setup};
\node [RECTANGLE_5, below of=INTERRUPT_SETUP] (MAIN) {MAIN};
% LINES and ARROWS
\path [LINE] (START) -- node (l_1) {} (SETUP);
\path [LINE] (SETUP) -- node (l_2) {} (INTERRUPT_SETUP);
\path [LINE] (INTERRUPT_SETUP) -- node (l_3) {} (MAIN);
\path [LINE] (MAIN) |- ($(MAIN.south east) + (0.5,-0.5)$) |- (MAIN);
\end{tikzpicture}
\end{minipage}
\quad
\begin{minipage}[c]{.45\linewidth}
\normalsize
\begin{tikzpicture}[node distance = 2cm, auto]
% Define
\tikzstyle{RECTANGLE_1} = [rectangle, align=left, rounded corners, minimum width=1cm, minimum height=1cm,text centered, draw=black, fill=green!30]
\tikzstyle{RECTANGLE_2} = [rectangle, draw, align=left, fill=blue!10]
\tikzstyle{RECTANGLE_3} = [rectangle, draw, align=left, fill=blue!40]
\tikzstyle{RECTANGLE_4} = [rectangle, draw, align=left, fill=purple!60]
\tikzstyle{RECTANGLE_5} = [rectangle, draw, fill=purple!60, text width=5em, text badly centered, minimum height=4em]
\tikzstyle{RECTANGLE_6} = [rectangle, draw, align=left, fill=red!60]
\tikzstyle{RECTANGLE_7} = [rectangle, draw, align=left, fill=orange!60]
\tikzstyle{DIAMOND_1} = [diamond, draw, align=left, fill=red!80]
\tikzstyle{ARROW} = [thick,->,>=stealth]
\tikzstyle{LINE} = [draw, -latex']
\tikzstyle{MYLINE} = [draw, ->,  thick, shorten <=4pt, shorten >=4pt]
% Place node
\node [RECTANGLE_1, below= 3cm of MAIN] (INTERRUPT_START) {.ORG 400};
\node [RECTANGLE_6, below of=INTERRUPT_START] (DEC18) {DEC R18};
\node [DIAMOND_1, below of=DEC18] (BREQ18) {BREQ};
\node [RECTANGLE_6, right=1cm of BREQ18] (RETI) {RETI};
\node [RECTANGLE_7, left=1cm of BREQ18] (INIC_COUNTER) {INIC COUNTER \\ (R18=100) \\ TOGGLE};
% LINES and ARROWS
\path [LINE] (INTERRUPT_START) -- node (l_4) {} (DEC18);
\path [LINE] (DEC18) -- node (l_5) {} (BREQ18);
\path [LINE] (BREQ18) -- node (l_6) {no} (RETI);
\path [LINE] (BREQ18) -- node (l_7) {yes} (INIC_COUNTER);
\path [LINE] (INIC_COUNTER) |- ($(INIC_COUNTER.south east) + (4,-1)$) -- (RETI.south);
\end{tikzpicture}
\newline \newline
\begin{tikzpicture}[node distance = 2cm, auto]
% Define
\tikzstyle{RECTANGLE_1} = [rectangle, align=left, rounded corners, minimum width=1cm, minimum height=1cm,text centered, draw=black, fill=green!30]
\tikzstyle{RECTANGLE_2} = [rectangle, draw, align=left, fill=blue!10]
\tikzstyle{RECTANGLE_3} = [rectangle, draw, align=left, fill=blue!40]
\tikzstyle{RECTANGLE_4} = [rectangle, draw, align=left, fill=purple!60]
\tikzstyle{RECTANGLE_5} = [rectangle, draw, fill=purple!60, text width=5em, text badly centered, minimum height=4em]
\tikzstyle{RECTANGLE_6} = [rectangle, draw, align=left, fill=red!60]
\tikzstyle{RECTANGLE_7} = [rectangle, draw, align=left, fill=orange!60]
\tikzstyle{DIAMOND_1} = [diamond, draw, align=left, fill=red!80]
\tikzstyle{ARROW} = [thick,->,>=stealth]
\tikzstyle{LINE} = [draw, -latex']
\tikzstyle{MYLINE} = [draw, ->,  thick, shorten <=4pt, shorten >=4pt]
% Place node
\node [RECTANGLE_1, below= 3cm of MAIN] (INTERRUPT_START) {.ORG 500};
\node [RECTANGLE_6, below of=INTERRUPT_START] (DEC18) {OCR1AL=ADCH};
\node [RECTANGLE_6, below of=DEC18] (RETI) {RETI};
% LINES and ARROWS
\path [LINE] (INTERRUPT_START) -- node (l_4) {} (DEC18);
\path [LINE] (DEC18) -- node (l_5) {} (RETI);
\end{tikzpicture}
\end{minipage}
%\newpage

	\subsection {C\'{o}digo DIMMER em C}
\begin{minipage}[t]{.35\linewidth} 
\tiny
/***Pre Processor***/ \\
\#ifndef F\_CPU \\
\hspace*{.5cm}	\#define F\_CPU 8000000UL \\
\#endif \\
/***Library***/ \\
\#include \textless avr/io.h \textgreater \\
\#include \textless avr/interrupt.h \textgreater \\
\#include \textless util/delay.h \textgreater \\
\#include \textless avr/pgmspace.h \textgreater \\
/***Define and Macro***/ \\
\#define TRUE 1 \\
\#define REPEAT 100 \\
/***Global variable***/ \\
static volatile uint16\_t adcL\_tmp; \\
static volatile uint16\_t adcH\_tmp; \\
int count; \\
/***Prototype***/ \\
void PORTINIT(void); \\
/******/ \\
void TIMER0A\_SETUP(void); \\
/******/ \\
void TIMER1A\_SETUP(uint8\_t wagenmode, uint8\_t compoutAmode,uint8\_t interruptmask); \\
void TIMER1A\_STARTSTOP(uint16\_t prescaler); \\
void TIMER1A\_trigger(uint16\_t Atrigger); \\
void TIMER1\_intcapture(uint16\_t capture); \\
/******/ \\
void ADC\_ENABLE(uint8\_t ADC\_channel, uint8\_t ADC\_Vref, uint8\_t ADC\_lar, uint8\_t ADC\_Div); \\
/***MAIN\_MAIN\_MAIN***/ \\
int main(void) \\
\textbraceleft \\
\hspace*{.5cm}	//PORTINIT(); \\
\hspace*{.5cm}	/******/ \\
\hspace*{.5cm}	TIMER0A\_SETUP(); \\
\hspace*{.5cm}	count=REPEAT; \\
\hspace*{.5cm}	/******/ \\
\hspace*{.5cm}	TIMER1A\_SETUP(5,2,0); \\
\hspace*{.5cm}	TIMER1A\_trigger(128); \\
\hspace*{.5cm}	TIMER1A\_STARTSTOP(256); \\
\hspace*{.5cm}	/******/ \\
\hspace*{.5cm}	ADC\_ENABLE(0, 1, 1, 128); \\
\hspace*{.5cm}    while(TRUE) \\
\hspace*{.5cm}    \textbraceleft \\
\hspace*{.5cm}    \textbraceright \\
\textbraceright \\
/***Procedure and Function***/ \\
void PORTINIT(void) \\
\textbraceleft \\
\textbraceright \\
/*****/ \\
void TIMER0A\_SETUP(void) \\
\textbraceleft \\
\hspace*{.5cm}	DDRD=(1$<<$PORTD6); \\
\hspace*{.5cm}	/***T=10ms***/ \\
\hspace*{.5cm}	TCCR0A=(1$<<$WGM01); \\
\hspace*{.5cm}	TIMSK0=(1$<<$OCIE0A); \\
\hspace*{.5cm}	OCR0A=156; \\
\hspace*{.5cm}	TCCR0B\textbar =(1$<<$CS02); \\
\textbraceright \\
/*****/ \\
void TIMER1A\_SETUP(uint8\_t wavegenmode, uint8\_t compoutAmode,uint8\_t interruptmask) \\
\textbraceleft \\
\hspace*{.5cm}	uint8\_t TCCR1A\_tmp=0x00; \\
\hspace*{.5cm}	uint8\_t TCCR1B\_tmp=0x00; \\
\hspace*{.5cm}	uint8\_t TIMSK1\_tmp=0x00; \\
\hspace*{.5cm}	switch(wavegenmode)\textbraceleft \\
\hspace*{1cm}		case 0: \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(1$<<$WGM10); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 2: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(1$<<$WGM11); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 3: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(3$<<$WGM10); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 4: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM12); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 5: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(1$<<$WGM10); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM12); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 6: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(1$<<$WGM11); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM12); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 7: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(3$<<$WGM10); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM12); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 8: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM13); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 9: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(1$<<$WGM10); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM13); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 10: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(1$<<$WGM11); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM13); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 11: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(3$<<$WGM10); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$WGM13); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 12: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(3$<<$WGM12); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 14: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(1$<<$WGM11); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(3$<<$WGM12); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 15: \\
\hspace*{1.5cm}			TCCR1A\_tmp=(3$<<$WGM10); \\
\hspace*{1.5cm}			TCCR1B\_tmp=(3$<<$WGM12); \\
\hspace*{1.5cm}			break;
\end{minipage}
\vline \quad
\begin{minipage}[t]{.35\linewidth}
\tiny
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			break; \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	switch(compoutAmode)\textbraceleft \\
\hspace*{1cm}		case 0: \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			TCCR1A\_tmp \textbar =(1$<<$COM1A0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 2: \\
\hspace*{1.5cm}			TCCR1A\_tmp \textbar =(1$<<$COM1A1); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 3: \\
\hspace*{1.5cm}			TCCR1A\_tmp \textbar =(3$<<$COM1A0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			break; \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	switch(interruptmask)\textbraceleft \\
\hspace*{1cm}		case 0: \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			TIMSK1\_tmp=(1$<<$TOIE1); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 2: \\
\hspace*{1.5cm}			TIMSK1\_tmp=(1$<<$OCIE1A); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 3: \\
\hspace*{1.5cm}			TIMSK1\_tmp=(3$<<$TOIE1); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 4: \\
\hspace*{1.5cm}			TIMSK1\_tmp=(1$<<$OCIE1B); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 5: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$OCIE1B) \textbar (1$<<$TOIE1)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 6: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((3$<<$OCIE1A)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 7: \\
\hspace*{1.5cm}			TIMSK1\_tmp=(7$<<$TOIE1); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 8: \\
\hspace*{1.5cm}			TIMSK1\_tmp=(1$<<$ICIE1); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 9: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$ICIE1) \textbar (1$<<$TOIE1)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 10: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$ICIE1) \textbar (1$<<$OCIE1A)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 11: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$ICIE1) \textbar (3$<<$TOIE1)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 12: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$ICIE1) \textbar (1$<<$OCIE1B)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 13: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$ICIE1) \textbar (1$<<$OCIE1B) \textbar (1$<<$TOIE1)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 14: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$ICIE1) \textbar (3$<<$OCIE1A)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 15: \\
\hspace*{1.5cm}			TIMSK1\_tmp=((1$<<$ICIE1) \textbar (7$<<$TOIE1)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			break; \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	TCCR1A=TCCR1A\_tmp; \\
\hspace*{.5cm}	TCCR1B=TCCR1B\_tmp; \\
\hspace*{.5cm}	if(compoutAmode)\textbraceleft \\
\hspace*{1cm}		DDRB \textbar =(1$<<$PB1); \\
\hspace*{.5cm}	\textbraceright \\
\hspace*{.5cm}	TIMSK1=TIMSK1\_tmp; \\
\textbraceright \\
void TIMER1A\_STARTSTOP(uint16\_t prescaler) \\
\textbraceleft \\
\hspace*{.5cm}	uint8\_t TCCR1B\_tmp=0x00; \\
\hspace*{.5cm}	switch(prescaler)\textbraceleft \\
\hspace*{1cm}		case 0: \\
\hspace*{1.5cm}			TCCR1B\&=\texttildelow ((1$<<$CS12) \textbar (1$<<$CS11) \textbar (1$<<$CS10)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$CS10); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 8: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$CS11); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 64: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(3$<<$CS10); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 256: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(1$<<$CS12); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1024: \\
\hspace*{1.5cm}			TCCR1B\_tmp=((1$<<$CS12) \textbar (1$<<$CS10)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 2: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(3$<<$CS11); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 3: \\
\hspace*{1.5cm}			TCCR1B\_tmp=((1$<<$CS12) \textbar (1$<<$CS10)); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			TCCR1B\_tmp=(7$<<$CS10); \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	TCCR1B|=TCCR1B\_tmp; \\
\textbraceright \\
void TIMER1A\_trigger(uint16\_t Atrigger) \\
\textbraceleft \\
\hspace*{.5cm}	OCR1A=Atrigger; \\
\textbraceright \\
void TIMER1\_intcapture(uint16\_t capture) \\
\textbraceleft \\
\hspace*{.5cm}	ICR1=capture; \\
\textbraceright \\
/*****/
\end{minipage}
\vline \quad
\begin{minipage}[t]{.3\linewidth}
\tiny
void ADC\_ENABLE(uint8\_t ADC\_channel, uint8\_t ADC\_Vref, uint8\_t ADC\_lar, uint8\_t ADC\_Div) \\
\textbraceleft \\
\hspace*{.5cm}	uint8\_t ADMUX\_tmp; \\
\hspace*{.5cm}	uint8\_t ADCSRA\_tmp; \\
\hspace*{.5cm}	switch(ADC\_channel)\textbraceleft \\
\hspace*{1cm}		case 0: \\
\hspace*{1.5cm}			DDRC\&=\texttildelow (1$<<$PC0); \\
\hspace*{1.5cm}			ADMUX\_tmp=0x00; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			DDRC\&=\texttildelow (1$<<$PC1); \\
\hspace*{1.5cm}			ADMUX\_tmp=0x01; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 2: \\
\hspace*{1.5cm}			DDRC\&=\texttildelow (1$<<$PC2); \\
\hspace*{1.5cm}			ADMUX\_tmp=0x02; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 3: \\
\hspace*{1.5cm}			DDRC\&=\texttildelow (1$<<$PC3); \\
\hspace*{1.5cm}			ADMUX\_tmp=0x03; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 4: \\
\hspace*{1.5cm}			DDRC\&=\texttildelow (1$<<$PC4); \\
\hspace*{.5cm}			ADMUX\_tmp=0x04; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 5: \\
\hspace*{1.5cm}			DDRC\&=\texttildelow (1$<<$PC5); \\
\hspace*{1.5cm}			ADMUX\_tmp=0x05; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 6: \\
\hspace*{1.5cm}			ADMUX\_tmp=0x06; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 7: \\
\hspace*{1.5cm}			ADMUX\_tmp=0x07; \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			ADMUX\_tmp=0x00; \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	switch(ADC\_Vref)\textbraceleft \\
\hspace*{1cm}		case 0: \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			ADMUX\_tmp \textbar =(1$<<$REFS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 3: \\
\hspace*{1.5cm}			ADMUX\_tmp \textbar =(3$<<$REFS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			ADMUX\_tmp \textbar =(1$<<$REFS0); \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	switch(ADC\_lar)\textbraceleft \\
\hspace*{1cm}		case 0: \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			ADMUX\_tmp \textbar =(1$<<$ADLAR); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			break; \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	switch(ADC\_Div)\textbraceleft \\
\hspace*{1cm}		case 1: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(1$<<$ADPS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 2: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(1$<<$ADPS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 4: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(1$<<$ADPS1); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 8: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(3$<<$ADPS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 16: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(1$<<$ADPS2); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 32: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(5$<<$ADPS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 64: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(3$<<$ADPS1); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		case 128: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(7$<<$ADPS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{1cm}		default: \\
\hspace*{1.5cm}			ADCSRA\_tmp=(7$<<$ADPS0); \\
\hspace*{1.5cm}			break; \\
\hspace*{.5cm}	\textbraceright ; \\
\hspace*{.5cm}	ADMUX=ADMUX\_tmp; \\
\hspace*{.5cm}	ADCSRA\_tmp \textbar =(1$<<$ADIE); \\
\hspace*{.5cm}	ADCSRA\_tmp \textbar =(1$<<$ADEN); \\
\hspace*{.5cm}	ADCSRA\_tmp \textbar =(1$<<$ADSC); \\
\hspace*{.5cm}	ADCSRA\_tmp \textbar =(1$<<$ADATE); \\
\hspace*{.5cm}	ADCSRA=ADCSRA\_tmp; \\
\hspace*{.5cm}	ADCSRB\&=\texttildelow (7$<<$ADTS0); \\
\hspace*{.5cm}	sei(); \\
\textbraceright \\
/***Interrupt***/ \\
ISR(TIMER0\_COMPA\_vect)\textbraceleft \\
\hspace*{.5cm}	uint8\_t sREG=SREG; \\
\hspace*{.5cm}	cli(); \\
\hspace*{.5cm}	count- -; \\
\hspace*{.5cm}	if(!count)\textbraceleft \\
\hspace*{1cm}		PORTD \textasciicircum =(1$<<$PORTD6); \\
\hspace*{1cm}		count=REPEAT; \\
\hspace*{.5cm}	\textbraceright \\
\hspace*{.5cm}	SREG=sREG; \\
\hspace*{.5cm}	sei(); \\
\textbraceright \\
/******/ \\
ISR(ADC\_vect) \\
\textbraceleft \\
\hspace*{.5cm}	adcL\_tmp=ADCL; \\
\hspace*{.5cm}	adcH\_tmp=ADCH; \\
\hspace*{.5cm}	adcL\_tmp=adcL\_tmp \textbar (adcH\_tmp$<<$8); \\
\hspace*{.5cm}	TIMER1A\_trigger(adcH\_tmp); \\
\textbraceright \\
/***EOF***/
\end{minipage} \par
\begin{minipage}[T]{.45\linewidth}
\normalsize
\begin{tikzpicture}[node distance = 2cm, auto]
% Define
\tikzstyle{RECTANGLE_1} = [rectangle, align=left, rounded corners, minimum width=1cm, minimum height=1cm,text centered, draw=black, fill=green!30]
\tikzstyle{RECTANGLE_2} = [rectangle, draw, align=left, fill=blue!10]
\tikzstyle{RECTANGLE_3} = [rectangle, draw, align=left, fill=blue!40]
\tikzstyle{RECTANGLE_4} = [rectangle, draw, align=left, fill=purple!60]
\tikzstyle{RECTANGLE_5} = [rectangle, draw, fill=purple!60, text width=5em, text badly centered, minimum height=4em]
\tikzstyle{RECTANGLE_6} = [rectangle, draw, align=left, fill=red!60]
\tikzstyle{RECTANGLE_7} = [rectangle, draw, align=left, fill=orange!60]
\tikzstyle{DIAMOND_1} = [diamond, draw, align=left, fill=red!80]
\tikzstyle{ARROW} = [thick,->,>=stealth]
\tikzstyle{LINE} = [draw, -latex']
\tikzstyle{MYLINE} = [draw, ->,  thick, shorten <=4pt, shorten >=4pt]
% Place node
\node [RECTANGLE_1] (START) {MAIN};
\node [RECTANGLE_2, below of=START] (SETUP) {PORTINIT();\\ TIMER0ASETUP();\\ count=REPEAT;\\ TIMER1A\_SETUP \\ ADC\_SETUP};
\node [RECTANGLE_5, below of=SETUP] (LOOP) {While Loop};%
% LINES and ARROWS
\path [LINE] (START) -- node (l_1) {} (SETUP);
\path [LINE] (SETUP) -- node (l_2) {} (LOOP);
\path [LINE] (LOOP) |- ($(LOOP.south east) + (0.5,-0.5)$) |- (LOOP);
\end{tikzpicture}
\end{minipage}
\quad
\begin{minipage}[T]{.45\linewidth}
\normalsize
\begin{tikzpicture}[node distance = 2cm, auto]
% Define
\tikzstyle{RECTANGLE_1} = [rectangle, align=left, rounded corners, minimum width=1cm, minimum height=1cm,text centered, draw=black, fill=green!30]
\tikzstyle{RECTANGLE_2} = [rectangle, draw, align=left, fill=blue!10]
\tikzstyle{RECTANGLE_3} = [rectangle, draw, align=left, fill=blue!40]
\tikzstyle{RECTANGLE_4} = [rectangle, draw, align=left, fill=purple!60]
\tikzstyle{RECTANGLE_5} = [rectangle, draw, fill=purple!60, text width=5em, text badly centered, minimum height=4em]
\tikzstyle{RECTANGLE_6} = [rectangle, draw, align=left, fill=red!60]
\tikzstyle{RECTANGLE_7} = [rectangle, draw, align=left, fill=orange!60]
\tikzstyle{DIAMOND_1} = [diamond, draw, align=left, fill=red!80]
\tikzstyle{ARROW} = [thick,->,>=stealth]
\tikzstyle{LINE} = [draw, -latex']
\tikzstyle{MYLINE} = [draw, ->,  thick, shorten <=4pt, shorten >=4pt]
% Place node
\node [RECTANGLE_1, below= 3cm of LOOP] (INTERRUPT_START) {TIMER0\_COMPA\_vect};
\node [RECTANGLE_6, below of=INTERRUPT_START] (COUNT) {count- -};
\node [DIAMOND_1, below of=COUNT] (COUNTNULL) {!count};
\node [RECTANGLE_6, right=1cm of COUNTNULL] (RETURN) {RETURN};
\node [RECTANGLE_7, left=1cm of COUNTNULL] (INIC_COUNTER) {PORTD\^{}=(1$<<$PORTD6) \\ count=REPEAT;};
% LINES and ARROWS
\path [LINE] (INTERRUPT_START) -- node (l_4) {} (COUNT);
\path [LINE] (COUNT) -- node (l_5) {} (COUNTNULL);
\path [LINE] (COUNTNULL) -- node (l_6) {no} (RETURN);
\path [LINE] (COUNTNULL) -- node (l_7) {yes} (INIC_COUNTER);
\path [LINE] (INIC_COUNTER) |- ($(INIC_COUNTER.south east) + (4,-1)$) -- (RETURN.south);
\end{tikzpicture}
\newline \newline
\begin{tikzpicture}[node distance = 2cm, auto]
% Define
\tikzstyle{RECTANGLE_1} = [rectangle, align=left, rounded corners, minimum width=1cm, minimum height=1cm,text centered, draw=black, fill=green!30]
\tikzstyle{RECTANGLE_2} = [rectangle, draw, align=left, fill=blue!10]
\tikzstyle{RECTANGLE_3} = [rectangle, draw, align=left, fill=blue!40]
\tikzstyle{RECTANGLE_4} = [rectangle, draw, align=left, fill=purple!60]
\tikzstyle{RECTANGLE_5} = [rectangle, draw, fill=purple!60, text width=5em, text badly centered, minimum height=4em]
\tikzstyle{RECTANGLE_6} = [rectangle, draw, align=left, fill=red!60]
\tikzstyle{RECTANGLE_7} = [rectangle, draw, align=left, fill=orange!60]
\tikzstyle{DIAMOND_1} = [diamond, draw, align=left, fill=red!80]
\tikzstyle{ARROW} = [thick,->,>=stealth]
\tikzstyle{LINE} = [draw, -latex']
\tikzstyle{MYLINE} = [draw, ->,  thick, shorten <=4pt, shorten >=4pt]
% Place node
\node [RECTANGLE_1, below= 3cm of MAIN] (INTERRUPT_START) {ADC\_vect};
\node [RECTANGLE_6, below of=INTERRUPT_START] (DEC18) {OCR1AL=ADCH};
\node [RECTANGLE_6, below of=DEC18] (RETI) {RETURN};
% LINES and ARROWS
\path [LINE] (INTERRUPT_START) -- node (l_4) {} (DEC18);
\path [LINE] (DEC18) -- node (l_5) {} (RETI);
\end{tikzpicture}
\end{minipage}
%\newpage

	\section{Resultados}
No geral foi conseguido os objetivos do relat\'{o}rio, o manuseamento e parametriza\c{c}\~{a}o do Atmega88 com o auxilio do datasheet, com as ferramentas Atmel ICE e o Atmega Studio 6.
Tendo sempre em conta para o c\'{o}digo ser percet\'{i}vel e ao mesmo tempo amigo do utilizador, e criar uma forma de abstra\c{c}\~{a}o simples e l\'{o}gica na perspetiva humana.
Na parte de hardware a pouco a dizer devido aos circuitos utilizados j\'{a} serem muito conhecidos na electr\'{o}nica, e se surgir duvidas facilmente com pesquisa h\'{a} centenas de fontes de inform\c{c}\~{a}o ao dispor como a Internet ou literatura.  
%\newpage

	\section{Conclus\~{o}es}
O dom\'{i}nio de interpreta\c{c}\~{a}o e manipula\c{c}\~{a}o do datasheet em conjunto com seu component cosidero como objetivo priorit\'{a}rio, perceber seus conceitos e modos de funcionamento, interpretar os esquemas electr\'{o}nicos e sua interliga\c{c}\~{a}o com a parte de programa\c{c}\~{a}o, suas defini\c{c}\~{o}es e caracter\'{i}sticas ter uma vis\~{a}o do que \'{e} poss\'{i}vel fazer da combina\c{c}\~{a}o de hardware e software, tendo em conta suas limita\c{c}\~{o}es e virtudes, podemos com esta aprendizagem facilmente nos adaptar a outras arquiteturas e fabricantes, o hardware em principio ser\'{a} igual o modo de o manipular por software o paradigma de aproxima\c{c}\~{a}o poder\'{a} ser diferente mas a eletr\'{o}nica em principio \'{e} universal.

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\newpage
\input{./input/DEFINICAO}
%Figuras Bibliografia Index
%\newpage
%\listoffigures
%
\cite{*}
\bibliography{./bibliography/Bibliography}
%outro metodo mas manual\input{Bibliografia}
%
%\printindex
%
\newpage
\footnote{Apontamentos}
	\end{document}
%%%EOF%%%
