module RCA(Cout,S,A,B);
input [3:0] A,B;
output [3:0] S;
output Cout;
wire [3:1] C;
HA stage0(C[1],S[0],A[0],B[0]);
FA stage1(C[2],S[1],A[1],B[1],C[1]);
FA stage2(C[3],S[2],A[2],B[2],C[2]);
FA stage3(Cout,S[3],A[3],B[3],C[3]);
endmodule
module HA(C1,S,A,B);
input A,B;
output S,C1;
assign S=A^B;
assign C1=A&B;
endmodule 
module FA(Cout,S,A,B,C1);
input A,B,C1;
output Cout,S;
assign S=A^B^C1;
assign Cout=(A&B)|(B&C1)|(A&C1);
endmodule
