-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity fc_layer3_fc_layeiab_rom is 
    generic(
             dwidth     : integer := 12; 
             awidth     : integer := 7; 
             mem_size    : integer := 84
    ); 
    port (
          addr0      : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(dwidth-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of fc_layer3_fc_layeiab_rom is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
signal mem : mem_array := (
    0 => "111001000010", 1 => "000110010000", 2 => "000010000100", 
    3 => "111011110010", 4 => "110001011001", 5 => "001111001101", 
    6 => "111000100010", 7 => "111100010101", 8 => "111100001001", 
    9 => "111101111111", 10 => "001100011000", 11 => "010000000011", 
    12 => "111100110010", 13 => "000011111001", 14 => "001101101100", 
    15 => "111000001100", 16 => "001010110011", 17 => "000111101110", 
    18 => "001100100110", 19 => "000101010111", 20 => "111111001111", 
    21 => "111010011000", 22 => "111011110111", 23 => "110000100111", 
    24 => "111010010011", 25 => "001010011001", 26 => "111011001000", 
    27 => "110010110001", 28 => "000101111110", 29 => "110000100101", 
    30 => "111110110000", 31 => "000000100001", 32 => "110100100101", 
    33 => "001000100110", 34 => "000111100101", 35 => "000101110010", 
    36 => "110011000101", 37 => "001111011000", 38 => "111110010001", 
    39 => "000010001000", 40 => "111010110111", 41 => "111101110100", 
    42 => "110111011011", 43 => "001010000101", 44 => "111001011101", 
    45 => "111111101101", 46 => "000110010011", 47 => "001001001000", 
    48 => "111110110011", 49 => "110110011100", 50 => "111010110100", 
    51 => "110001100011", 52 => "001110101011", 53 => "111000011111", 
    54 => "000001001001", 55 => "110000110110", 56 => "110011010101", 
    57 => "001001010111", 58 => "000010101110", 59 => "111011101000", 
    60 => "110111011000", 61 => "110100110000", 62 => "111001010100", 
    63 => "000100011100", 64 => "000111111010", 65 => "001011111000", 
    66 => "110111111101", 67 => "111011110111", 68 => "110111010001", 
    69 => "111110110111", 70 => "110010000110", 71 => "110000111100", 
    72 => "110011100100", 73 => "001100101001", 74 => "111000100101", 
    75 => "001111110100", 76 => "000111010101", 77 => "001010011110", 
    78 => "000011011101", 79 => "110000100111", 80 => "001101001001", 
    81 => "110011111010", 82 => "110000001110", 83 => "111000010110" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity fc_layer3_fc_layeiab is
    generic (
        DataWidth : INTEGER := 12;
        AddressRange : INTEGER := 84;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of fc_layer3_fc_layeiab is
    component fc_layer3_fc_layeiab_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    fc_layer3_fc_layeiab_rom_U :  component fc_layer3_fc_layeiab_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


