// Seed: 2165274036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    output wand  id_0,
    input  tri1  _id_1,
    input  wand  id_2,
    input  uwire id_3,
    output wire  id_4
);
  wand [id_1 : -1] id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
