Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Oct 21 19:06:18 2025
| Host         : Tinkpad-do-Julinho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file CSR_Lab_3_Part1_main_timing_summary_routed.rpt -pb CSR_Lab_3_Part1_main_timing_summary_routed.pb -rpx CSR_Lab_3_Part1_main_timing_summary_routed.rpx -warn_on_violation
| Design       : CSR_Lab_3_Part1_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.103        0.000                      0                   34        0.198        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.103        0.000                      0                   34        0.198        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.580ns (31.045%)  route 1.288ns (68.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     5.320    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/Q
                         net (fo=3, routed)           1.288     7.064    U_CSR_Lab_3_Part1_TD1/p_46
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.124     7.188 r  U_CSR_Lab_3_Part1_TD1/p_40/O
                         net (fo=1, routed)           0.000     7.188    U_CSR_Lab_3_Part1_TD1/p_40_n_0
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
                         clock pessimism              0.277    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y66          FDCE (Setup_fdce_C_D)        0.029    15.291    U_CSR_Lab_3_Part1_TD1/p_4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.718ns (40.879%)  route 1.038ns (59.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.716     5.319    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/Q
                         net (fo=4, routed)           1.038     6.776    U_CSR_Lab_3_Part1_TD2/p_34_6
    SLICE_X3Y66          LUT5 (Prop_lut5_I3_O)        0.299     7.075 r  U_CSR_Lab_3_Part1_TD2/p_520/O
                         net (fo=1, routed)           0.000     7.075    U_CSR_Lab_3_Part1_TD2/p_520_n_0
    SLICE_X3Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDPE (Setup_fdpe_C_D)        0.031    15.291    U_CSR_Lab_3_Part1_TD2/p_52_reg[0]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD3/p_36_6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.716ns (42.374%)  route 0.974ns (57.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     5.320    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  U_CSR_Lab_3_Part1_TD3/p_36_6_reg[0]/Q
                         net (fo=4, routed)           0.974     6.712    U_CSR_Lab_3_Part1_TD3/p_36_6
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.297     7.009 r  U_CSR_Lab_3_Part1_TD3/s_Bot3_i_1/O
                         net (fo=1, routed)           0.000     7.009    U_CSR_Lab_3_Part1_TD3/new_value
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597    15.020    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.029    15.288    U_CSR_Lab_3_Part1_TD3/s_Bot3_reg
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD2/p_8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.642ns (42.484%)  route 0.869ns (57.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.718     5.321    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.839 r  U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/Q
                         net (fo=1, routed)           0.869     6.708    U_CSR_Lab_3_Part1_TD2/out_evt_event71_td_2
    SLICE_X3Y66          LUT4 (Prop_lut4_I3_O)        0.124     6.832 r  U_CSR_Lab_3_Part1_TD2/p_80/O
                         net (fo=1, routed)           0.000     6.832    U_CSR_Lab_3_Part1_TD2/p_80_n_0
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_8_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDCE (Setup_fdce_C_D)        0.031    15.291    U_CSR_Lab_3_Part1_TD2/p_8_reg[0]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD2/s_Bot2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.922%)  route 0.816ns (66.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.716     5.319    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/Q
                         net (fo=4, routed)           0.816     6.554    U_CSR_Lab_3_Part1_TD2/p_34_6
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_Bot2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597    15.020    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_Bot2_reg/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)       -0.222    15.037    U_CSR_Lab_3_Part1_TD2/s_Bot2_reg
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD3/p_36_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.580ns (39.596%)  route 0.885ns (60.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.716     5.319    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  U_CSR_Lab_3_Part1_TD3/p_36_9_reg[0]/Q
                         net (fo=3, routed)           0.885     6.659    U_CSR_Lab_3_Part1_TD3/p_36_9
    SLICE_X0Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.783 r  U_CSR_Lab_3_Part1_TD3/p_610/O
                         net (fo=1, routed)           0.000     6.783    U_CSR_Lab_3_Part1_TD3/p_610_n_0
    SLICE_X0Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597    15.020    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X0Y67          FDPE (Setup_fdpe_C_D)        0.032    15.315    U_CSR_Lab_3_Part1_TD3/p_61_reg[0]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.718ns (48.788%)  route 0.754ns (51.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     5.320    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/Q
                         net (fo=4, routed)           0.754     6.492    U_CSR_Lab_3_Part1_TD1/p_6
    SLICE_X2Y65          LUT2 (Prop_lut2_I0_O)        0.299     6.791 r  U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_i_1/O
                         net (fo=1, routed)           0.000     6.791    U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_203_out
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.599    15.022    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDRE (Setup_fdre_C_D)        0.077    15.338    U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.718ns (51.957%)  route 0.664ns (48.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     5.320    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/Q
                         net (fo=4, routed)           0.664     6.403    U_CSR_Lab_3_Part1_TD1/p_6
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.299     6.702 r  U_CSR_Lab_3_Part1_TD1/p_430/O
                         net (fo=1, routed)           0.000     6.702    U_CSR_Lab_3_Part1_TD1/p_430_n_0
    SLICE_X0Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/C
                         clock pessimism              0.277    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y66          FDPE (Setup_fdpe_C_D)        0.029    15.291    U_CSR_Lab_3_Part1_TD1/p_43_reg[0]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.580ns (41.340%)  route 0.823ns (58.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.716     5.319    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/Q
                         net (fo=3, routed)           0.823     6.598    U_CSR_Lab_3_Part1_TD3/p_61
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.124     6.722 r  U_CSR_Lab_3_Part1_TD3/p_36_80/O
                         net (fo=1, routed)           0.000     6.722    U_CSR_Lab_3_Part1_TD3/p_36_80_n_0
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597    15.020    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.029    15.312    U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.595ns  (required time - arrival time)
  Source:                 U_CSR_Lab_3_Part1_TD2/p_9_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD2/p_9_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.746ns (51.629%)  route 0.699ns (48.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     5.320    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_9_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.419     5.739 r  U_CSR_Lab_3_Part1_TD2/p_9_reg[0]/Q
                         net (fo=3, routed)           0.699     6.438    U_CSR_Lab_3_Part1_TD2/p_9
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.327     6.765 r  U_CSR_Lab_3_Part1_TD2/p_90/O
                         net (fo=1, routed)           0.000     6.765    U_CSR_Lab_3_Part1_TD2/p_90_n_0
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598    15.021    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_9_reg[0]/C
                         clock pessimism              0.299    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X3Y66          FDCE (Setup_fdce_C_D)        0.075    15.359    U_CSR_Lab_3_Part1_TD2/p_9_reg[0]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  8.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD2/p_49_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_49_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_CSR_Lab_3_Part1_TD2/p_49_reg[0]/Q
                         net (fo=3, routed)           0.133     1.793    U_CSR_Lab_3_Part1_TD2/p_49
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.063     1.594    U_CSR_Lab_3_Part1_TD2/s_movei_2_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/Q
                         net (fo=4, routed)           0.120     1.778    U_CSR_Lab_3_Part1_TD3/p_36_8
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  U_CSR_Lab_3_Part1_TD3/s_Bot3_i_1/O
                         net (fo=1, routed)           0.000     1.823    U_CSR_Lab_3_Part1_TD3/new_value
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091     1.621    U_CSR_Lab_3_Part1_TD3/s_Bot3_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/Q
                         net (fo=3, routed)           0.122     1.781    U_CSR_Lab_3_Part1_TD2/p_52
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.045     1.826 r  U_CSR_Lab_3_Part1_TD2/p_520/O
                         net (fo=1, routed)           0.000     1.826    U_CSR_Lab_3_Part1_TD2/p_520_n_0
    SLICE_X3Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y66          FDPE (Hold_fdpe_C_D)         0.092     1.610    U_CSR_Lab_3_Part1_TD2/p_52_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD1/s_movei_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.546%)  route 0.162ns (53.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/Q
                         net (fo=3, routed)           0.162     1.821    U_CSR_Lab_3_Part1_TD1/p_46
    SLICE_X0Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/s_movei_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/s_movei_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.070     1.603    U_CSR_Lab_3_Part1_TD1/s_movei_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD3/p_34_8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/Q
                         net (fo=1, routed)           0.126     1.808    U_CSR_Lab_3_Part1_TD3/out_evt_event87_td_3
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  U_CSR_Lab_3_Part1_TD3/p_34_80/O
                         net (fo=1, routed)           0.000     1.853    U_CSR_Lab_3_Part1_TD3/p_34_80_n_0
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_34_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_34_8_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.092     1.624    U_CSR_Lab_3_Part1_TD3/p_34_8_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD1/s_Bot1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.876%)  route 0.129ns (50.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.128     1.646 r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/Q
                         net (fo=4, routed)           0.129     1.775    U_CSR_Lab_3_Part1_TD1/p_6
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/s_Bot1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/s_Bot1_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.005     1.537    U_CSR_Lab_3_Part1_TD1/s_Bot1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD3/p_36_9_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.393%)  route 0.144ns (43.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  U_CSR_Lab_3_Part1_TD3/p_61_reg[0]/Q
                         net (fo=3, routed)           0.144     1.802    U_CSR_Lab_3_Part1_TD3/p_61
    SLICE_X0Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.847 r  U_CSR_Lab_3_Part1_TD3/p_36_90/O
                         net (fo=1, routed)           0.000     1.847    U_CSR_Lab_3_Part1_TD3/p_36_90_n_0
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_9_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.092     1.609    U_CSR_Lab_3_Part1_TD3/p_36_9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD3/out_evt_event90_td_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD2/p_34_5_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/out_evt_event90_td_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_CSR_Lab_3_Part1_TD3/out_evt_event90_td_2_reg/Q
                         net (fo=1, routed)           0.135     1.816    U_CSR_Lab_3_Part1_TD2/out_evt_event90_td_2
    SLICE_X3Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  U_CSR_Lab_3_Part1_TD2/p_34_50/O
                         net (fo=1, routed)           0.000     1.861    U_CSR_Lab_3_Part1_TD2/p_34_50_n_0
    SLICE_X3Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_5_reg[0]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X3Y67          FDPE (Hold_fdpe_C_D)         0.092     1.622    U_CSR_Lab_3_Part1_TD2/p_34_5_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/Q
                         net (fo=3, routed)           0.167     1.827    U_CSR_Lab_3_Part1_TD1/p_4
    SLICE_X1Y66          LUT4 (Prop_lut4_I2_O)        0.042     1.869 r  U_CSR_Lab_3_Part1_TD1/p_60/O
                         net (fo=1, routed)           0.000     1.869    U_CSR_Lab_3_Part1_TD1/p_60_n_0
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.107     1.625    U_CSR_Lab_3_Part1_TD1/p_6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_CSR_Lab_3_Part1_TD3/p_55_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CSR_Lab_3_Part1_TD3/p_34_9_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.811%)  route 0.170ns (48.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_55_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  U_CSR_Lab_3_Part1_TD3/p_55_reg[0]/Q
                         net (fo=3, routed)           0.170     1.830    U_CSR_Lab_3_Part1_TD3/p_55
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.042     1.872 r  U_CSR_Lab_3_Part1_TD3/p_34_90/O
                         net (fo=1, routed)           0.000     1.872    U_CSR_Lab_3_Part1_TD3/p_34_90_n_0
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_34_9_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_34_9_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.107     1.625    U_CSR_Lab_3_Part1_TD3/p_34_9_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_6_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     U_CSR_Lab_3_Part1_TD1/s_Bot1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     U_CSR_Lab_3_Part1_TD1/s_movei_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_4_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD2/s_Bot1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.755ns  (logic 4.212ns (62.357%)  route 2.543ns (37.643%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     5.320    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_Bot1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  U_CSR_Lab_3_Part1_TD2/s_Bot1_reg/Q
                         net (fo=1, routed)           0.661     6.499    U_CSR_Lab_3_Part1_TD1/Bot1_TD2
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.124     6.623 r  U_CSR_Lab_3_Part1_TD1/Bot1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.882     8.505    Bot1_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.075 r  Bot1_OBUF_inst/O
                         net (fo=0)                   0.000    12.075    Bot1
    V12                                                               r  Bot1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD3/s_Bot2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 4.132ns (63.952%)  route 2.329ns (36.048%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.716     5.319    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_Bot2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  U_CSR_Lab_3_Part1_TD3/s_Bot2_reg/Q
                         net (fo=1, routed)           0.655     6.430    U_CSR_Lab_3_Part1_TD2/Bot2_TD3
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  U_CSR_Lab_3_Part1_TD2/Bot2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     8.228    Bot2_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.779 r  Bot2_OBUF_inst/O
                         net (fo=0)                   0.000    11.779    Bot2
    V15                                                               r  Bot2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 4.072ns (66.339%)  route 2.066ns (33.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     5.320    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     5.838 r  U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/Q
                         net (fo=1, routed)           2.066     7.904    movei_2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.458 r  movei_2_OBUF_inst/O
                         net (fo=0)                   0.000    11.458    movei_2
    V14                                                               r  movei_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 4.008ns (65.704%)  route 2.092ns (34.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.716     5.319    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/Q
                         net (fo=1, routed)           2.092     7.867    Bot3_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.419 r  Bot3_OBUF_inst/O
                         net (fo=0)                   0.000    11.419    Bot3
    U14                                                               r  Bot3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD1/s_movei_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.025ns (68.144%)  route 1.882ns (31.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.718     5.321    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/s_movei_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  U_CSR_Lab_3_Part1_TD1/s_movei_reg/Q
                         net (fo=1, routed)           1.882     7.658    movei_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.227 r  movei_OBUF_inst/O
                         net (fo=0)                   0.000    11.227    movei
    V11                                                               r  movei (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD3/s_movei_3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 3.987ns (68.783%)  route 1.810ns (31.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.716     5.319    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_movei_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  U_CSR_Lab_3_Part1_TD3/s_movei_3_reg/Q
                         net (fo=1, routed)           1.810     7.584    movei_3_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.116 r  movei_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.116    movei_3
    T16                                                               r  movei_3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD3/s_movei_3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.373ns (77.853%)  route 0.391ns (22.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_movei_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_CSR_Lab_3_Part1_TD3/s_movei_3_reg/Q
                         net (fo=1, routed)           0.391     2.049    movei_3_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.281 r  movei_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.281    movei_3
    T16                                                               r  movei_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD1/s_movei_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.410ns (76.571%)  route 0.432ns (23.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.600     1.519    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/s_movei_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U_CSR_Lab_3_Part1_TD1/s_movei_reg/Q
                         net (fo=1, routed)           0.432     2.092    movei_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.361 r  movei_OBUF_inst/O
                         net (fo=0)                   0.000     3.361    movei
    V11                                                               r  movei (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD2/s_Bot2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.479ns (79.640%)  route 0.378ns (20.360%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_Bot2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  U_CSR_Lab_3_Part1_TD2/s_Bot2_reg/Q
                         net (fo=1, routed)           0.053     1.699    U_CSR_Lab_3_Part1_TD2/Bot2_TD2
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.099     1.798 r  U_CSR_Lab_3_Part1_TD2/Bot2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.325     2.123    Bot2_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.375 r  Bot2_OBUF_inst/O
                         net (fo=0)                   0.000     3.375    Bot2
    V15                                                               r  Bot2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.394ns (73.474%)  route 0.503ns (26.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.598     1.517    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_CSR_Lab_3_Part1_TD3/s_Bot3_reg/Q
                         net (fo=1, routed)           0.503     2.162    Bot3_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.415 r  Bot3_OBUF_inst/O
                         net (fo=0)                   0.000     3.415    Bot3
    U14                                                               r  Bot3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movei_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.419ns (74.553%)  route 0.484ns (25.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_CSR_Lab_3_Part1_TD2/s_movei_2_reg/Q
                         net (fo=1, routed)           0.484     2.167    movei_2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.421 r  movei_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.421    movei_2
    V14                                                               r  movei_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_CSR_Lab_3_Part1_TD1/s_Bot1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bot1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.480ns (72.023%)  route 0.575ns (27.977%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.599     1.518    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/s_Bot1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_CSR_Lab_3_Part1_TD1/s_Bot1_reg/Q
                         net (fo=1, routed)           0.163     1.845    U_CSR_Lab_3_Part1_TD1/Bot1_TD1
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.890 r  U_CSR_Lab_3_Part1_TD1/Bot1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     2.302    Bot1_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.573 r  Bot1_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    Bot1
    V12                                                               r  Bot1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.727ns  (logic 1.591ns (23.645%)  route 5.136ns (76.355%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  outi_2_IBUF_inst/O
                         net (fo=6, routed)           5.136     6.603    U_CSR_Lab_3_Part1_TD2/outi_2_IBUF
    SLICE_X2Y67          LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_i_1/O
                         net (fo=1, routed)           0.000     6.727    U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_30
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     5.020    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/C

Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/p_49_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.591ns (24.065%)  route 5.019ns (75.935%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  outi_2_IBUF_inst/O
                         net (fo=6, routed)           5.019     6.485    U_CSR_Lab_3_Part1_TD2/outi_2_IBUF
    SLICE_X3Y66          LUT4 (Prop_lut4_I1_O)        0.124     6.609 r  U_CSR_Lab_3_Part1_TD2/p_490/O
                         net (fo=1, routed)           0.000     6.609    U_CSR_Lab_3_Part1_TD2/p_490_n_0
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_49_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     5.021    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_49_reg[0]/C

Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.607ns  (logic 1.591ns (24.073%)  route 5.017ns (75.927%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  outi_2_IBUF_inst/O
                         net (fo=6, routed)           5.017     6.483    U_CSR_Lab_3_Part1_TD2/outi_2_IBUF
    SLICE_X3Y66          LUT5 (Prop_lut5_I4_O)        0.124     6.607 r  U_CSR_Lab_3_Part1_TD2/p_520/O
                         net (fo=1, routed)           0.000     6.607    U_CSR_Lab_3_Part1_TD2/p_520_n_0
    SLICE_X3Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.598     5.021    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_52_reg[0]/C

Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.569ns  (logic 1.619ns (24.638%)  route 4.951ns (75.362%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  outi_2_IBUF_inst/O
                         net (fo=6, routed)           4.951     6.417    U_CSR_Lab_3_Part1_TD2/outi_2_IBUF
    SLICE_X3Y67          LUT4 (Prop_lut4_I1_O)        0.152     6.569 r  U_CSR_Lab_3_Part1_TD2/p_34_60/O
                         net (fo=1, routed)           0.000     6.569    U_CSR_Lab_3_Part1_TD2/p_34_60_n_0
    SLICE_X3Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     5.020    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_6_reg[0]/C

Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/p_34_5_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.543ns  (logic 1.591ns (24.308%)  route 4.953ns (75.692%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  outi_2_IBUF_inst/O
                         net (fo=6, routed)           4.953     6.419    U_CSR_Lab_3_Part1_TD2/outi_2_IBUF
    SLICE_X3Y67          LUT4 (Prop_lut4_I2_O)        0.124     6.543 r  U_CSR_Lab_3_Part1_TD2/p_34_50/O
                         net (fo=1, routed)           0.000     6.543    U_CSR_Lab_3_Part1_TD2/p_34_50_n_0
    SLICE_X3Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     5.020    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_5_reg[0]/C

Slack:                    inf
  Source:                 outi_2
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/p_34_4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 1.591ns (24.315%)  route 4.951ns (75.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  outi_2 (IN)
                         net (fo=0)                   0.000     0.000    outi_2
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  outi_2_IBUF_inst/O
                         net (fo=6, routed)           4.951     6.417    U_CSR_Lab_3_Part1_TD2/outi_2_IBUF
    SLICE_X3Y67          LUT4 (Prop_lut4_I2_O)        0.124     6.541 r  U_CSR_Lab_3_Part1_TD2/p_34_40/O
                         net (fo=1, routed)           0.000     6.541    U_CSR_Lab_3_Part1_TD2/p_34_40_n_0
    SLICE_X3Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     5.020    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD2/p_34_4_reg[0]/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 1.602ns (33.092%)  route 3.238ns (66.908%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Enable_IBUF_inst/O
                         net (fo=31, routed)          2.697     4.175    U_CSR_Lab_3_Part1_TD2/Enable_IBUF
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     4.299 r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_i_1/O
                         net (fo=4, routed)           0.541     4.840    U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_20
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.599     5.022    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD1/out_evt_event71_td_2_reg/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.840ns  (logic 1.602ns (33.092%)  route 3.238ns (66.908%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Enable_IBUF_inst/O
                         net (fo=31, routed)          2.697     4.175    U_CSR_Lab_3_Part1_TD2/Enable_IBUF
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     4.299 r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_i_1/O
                         net (fo=4, routed)           0.541     4.840    U_CSR_Lab_3_Part1_TD2/out_evt_event71_td_20
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.599     5.022    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_reg/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.825ns  (logic 1.602ns (33.194%)  route 3.223ns (66.806%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Enable_IBUF_inst/O
                         net (fo=31, routed)          2.697     4.175    U_CSR_Lab_3_Part1_TD2/Enable_IBUF
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     4.299 r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_i_1/O
                         net (fo=4, routed)           0.526     4.825    U_CSR_Lab_3_Part1_TD2/out_evt_event71_td_20
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     5.020    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event87_td_3_reg/C

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD3/out_evt_event90_td_2_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.825ns  (logic 1.602ns (33.194%)  route 3.223ns (66.806%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Enable_IBUF_inst/O
                         net (fo=31, routed)          2.697     4.175    U_CSR_Lab_3_Part1_TD2/Enable_IBUF
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     4.299 r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_i_1/O
                         net (fo=4, routed)           0.526     4.825    U_CSR_Lab_3_Part1_TD3/out_evt_event71_td_20
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/out_evt_event90_td_2_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     5.020    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  U_CSR_Lab_3_Part1_TD3/out_evt_event90_td_2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outi
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.322ns (42.118%)  route 0.443ns (57.882%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  outi (IN)
                         net (fo=0)                   0.000     0.000    outi
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  outi_IBUF_inst/O
                         net (fo=6, routed)           0.443     0.721    U_CSR_Lab_3_Part1_TD1/outi_IBUF
    SLICE_X1Y66          LUT4 (Prop_lut4_I2_O)        0.045     0.766 r  U_CSR_Lab_3_Part1_TD1/p_50/O
                         net (fo=1, routed)           0.000     0.766    U_CSR_Lab_3_Part1_TD1/p_0_in
    SLICE_X1Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X1Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD1/p_5_reg[0]/C

Slack:                    inf
  Source:                 outi
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.322ns (41.374%)  route 0.457ns (58.626%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  outi (IN)
                         net (fo=0)                   0.000     0.000    outi
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  outi_IBUF_inst/O
                         net (fo=6, routed)           0.457     0.734    U_CSR_Lab_3_Part1_TD1/outi_IBUF
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.045     0.779 r  U_CSR_Lab_3_Part1_TD1/p_430/O
                         net (fo=1, routed)           0.000     0.779    U_CSR_Lab_3_Part1_TD1/p_430_n_0
    SLICE_X0Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD1/p_43_reg[0]/C

Slack:                    inf
  Source:                 outi
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.322ns (41.321%)  route 0.458ns (58.679%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  outi (IN)
                         net (fo=0)                   0.000     0.000    outi
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  outi_IBUF_inst/O
                         net (fo=6, routed)           0.458     0.735    U_CSR_Lab_3_Part1_TD1/outi_IBUF
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.045     0.780 r  U_CSR_Lab_3_Part1_TD1/p_460/O
                         net (fo=1, routed)           0.000     0.780    U_CSR_Lab_3_Part1_TD1/p_460_n_0
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD1/Clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD1/p_46_reg[0]/C

Slack:                    inf
  Source:                 ini
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.337ns (41.959%)  route 0.466ns (58.041%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  ini (IN)
                         net (fo=0)                   0.000     0.000    ini
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  ini_IBUF_inst/O
                         net (fo=5, routed)           0.466     0.757    U_CSR_Lab_3_Part1_TD2/ini_IBUF
    SLICE_X2Y65          LUT2 (Prop_lut2_I1_O)        0.045     0.802 r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_i_2/O
                         net (fo=1, routed)           0.000     0.802    U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_104_out
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.871     2.036    U_CSR_Lab_3_Part1_TD2/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  U_CSR_Lab_3_Part1_TD2/out_evt_event74_td_1_reg/C

Slack:                    inf
  Source:                 outi_3
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD3/p_58_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.295ns (36.480%)  route 0.514ns (63.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  outi_3 (IN)
                         net (fo=0)                   0.000     0.000    outi_3
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  outi_3_IBUF_inst/O
                         net (fo=6, routed)           0.514     0.763    U_CSR_Lab_3_Part1_TD3/outi_3_IBUF
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.045     0.808 r  U_CSR_Lab_3_Part1_TD3/p_580/O
                         net (fo=1, routed)           0.000     0.808    U_CSR_Lab_3_Part1_TD3/p_580_n_0
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_58_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_58_reg[0]/C

Slack:                    inf
  Source:                 outi_3
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD3/p_36_5_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.295ns (35.683%)  route 0.532ns (64.317%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  outi_3 (IN)
                         net (fo=0)                   0.000     0.000    outi_3
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  outi_3_IBUF_inst/O
                         net (fo=6, routed)           0.532     0.782    U_CSR_Lab_3_Part1_TD3/outi_3_IBUF
    SLICE_X0Y66          LUT5 (Prop_lut5_I2_O)        0.045     0.827 r  U_CSR_Lab_3_Part1_TD3/p_36_50/O
                         net (fo=1, routed)           0.000     0.827    U_CSR_Lab_3_Part1_TD3/p_36_50_n_0
    SLICE_X0Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_5_reg[0]/C

Slack:                    inf
  Source:                 outi_3
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.295ns (35.603%)  route 0.533ns (64.397%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  outi_3 (IN)
                         net (fo=0)                   0.000     0.000    outi_3
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  outi_3_IBUF_inst/O
                         net (fo=6, routed)           0.533     0.783    U_CSR_Lab_3_Part1_TD3/outi_3_IBUF
    SLICE_X0Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.828 r  U_CSR_Lab_3_Part1_TD3/p_36_80/O
                         net (fo=1, routed)           0.000     0.828    U_CSR_Lab_3_Part1_TD3/p_36_80_n_0
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.869     2.034    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_8_reg[0]/C

Slack:                    inf
  Source:                 outi_3
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD3/p_36_4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.295ns (35.524%)  route 0.535ns (64.476%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  outi_3 (IN)
                         net (fo=0)                   0.000     0.000    outi_3
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  outi_3_IBUF_inst/O
                         net (fo=6, routed)           0.535     0.785    U_CSR_Lab_3_Part1_TD3/outi_3_IBUF
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.045     0.830 r  U_CSR_Lab_3_Part1_TD3/p_36_40/O
                         net (fo=1, routed)           0.000     0.830    U_CSR_Lab_3_Part1_TD3/p_36_40_n_0
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_4_reg[0]/C

Slack:                    inf
  Source:                 outi_3
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD3/p_36_6_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.301ns (35.987%)  route 0.535ns (64.013%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  outi_3 (IN)
                         net (fo=0)                   0.000     0.000    outi_3
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  outi_3_IBUF_inst/O
                         net (fo=6, routed)           0.535     0.785    U_CSR_Lab_3_Part1_TD3/outi_3_IBUF
    SLICE_X0Y66          LUT4 (Prop_lut4_I1_O)        0.051     0.836 r  U_CSR_Lab_3_Part1_TD3/p_36_60/O
                         net (fo=1, routed)           0.000     0.836    U_CSR_Lab_3_Part1_TD3/p_36_60_n_0
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_CSR_Lab_3_Part1_TD3/p_36_6_reg[0]/C

Slack:                    inf
  Source:                 outi_3
                            (input port)
  Destination:            U_CSR_Lab_3_Part1_TD3/p_55_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.295ns (35.167%)  route 0.544ns (64.833%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  outi_3 (IN)
                         net (fo=0)                   0.000     0.000    outi_3
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  outi_3_IBUF_inst/O
                         net (fo=6, routed)           0.544     0.794    U_CSR_Lab_3_Part1_TD3/outi_3_IBUF
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.045     0.839 r  U_CSR_Lab_3_Part1_TD3/p_550/O
                         net (fo=1, routed)           0.000     0.839    U_CSR_Lab_3_Part1_TD3/p_550_n_0
    SLICE_X1Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_55_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.870     2.035    U_CSR_Lab_3_Part1_TD3/Clk_IBUF_BUFG
    SLICE_X1Y66          FDPE                                         r  U_CSR_Lab_3_Part1_TD3/p_55_reg[0]/C





