Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jul 18 01:15:27 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.637        0.000                      0                11590        0.040        0.000                      0                11590        8.750        0.000                       0                  7275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.637        0.000                      0                11590        0.040        0.000                      0                11590        8.750        0.000                       0                  7275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[5][65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.318ns  (logic 2.703ns (15.608%)  route 14.615ns (84.392%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.783     8.752    branch_reservation/operationIndex[1]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.876 f  branch_reservation/operation[0][79]_i_15/O
                         net (fo=70, routed)          1.948    10.824    branch_reservation/operation_reg[1][85]_0[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.148    10.972 r  branch_reservation/queue[6][79]_i_48/O
                         net (fo=4, routed)           1.063    12.036    regs/queue[0][40]_i_22_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.328    12.364 r  regs/queue[0][79]_i_47/O
                         net (fo=1, routed)           0.453    12.816    regs/queue[0][79]_i_47_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  regs/queue[0][79]_i_22/O
                         net (fo=36, routed)          1.285    14.225    regs/queue[0][79]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.152    14.377 f  regs/queue[0][79]_i_8__0/O
                         net (fo=33, routed)          0.879    15.257    regs/output_dataA_rs1_rob
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.332    15.589 r  regs/queue[0][79]_i_10__0/O
                         net (fo=32, routed)          2.101    17.689    regs/queue[0][79]_i_10__0_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    17.813 r  regs/queue[0][65]_i_4__0/O
                         net (fo=3, routed)           2.406    20.220    alu_feeder/output_dataA_rs1[17]
    SLICE_X25Y131        LUT3 (Prop_lut3_I0_O)        0.149    20.369 r  alu_feeder/queue[0][65]_i_2/O
                         net (fo=11, routed)          1.217    21.586    alu_queue/output_aluA[51]
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.332    21.918 r  alu_queue/queue[6][65]_i_3__1/O
                         net (fo=2, routed)           0.603    22.521    alu_queue/queue_reg[5]_1[65]
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.124    22.645 r  alu_queue/queue[5][65]_i_1__1/O
                         net (fo=1, routed)           0.000    22.645    alu_queue/queue[5][65]_i_1__1_n_0
    SLICE_X7Y140         FDRE                                         r  alu_queue/queue_reg[5][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.680    25.021    alu_queue/clk_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  alu_queue/queue_reg[5][65]/C
                         clock pessimism              0.267    25.288    
                         clock uncertainty           -0.035    25.253    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)        0.029    25.282    alu_queue/queue_reg[5][65]
  -------------------------------------------------------------------
                         required time                         25.282    
                         arrival time                         -22.645    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.176ns  (logic 2.849ns (16.587%)  route 14.327ns (83.413%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.920     8.889    branch_reservation/operationIndex[1]
    SLICE_X10Y96         LUT6 (Prop_lut6_I3_O)        0.124     9.013 r  branch_reservation/in_num[0]_i_9/O
                         net (fo=113, routed)         1.780    10.793    branch_reservation/in_num[0]_i_9_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124    10.917 f  branch_reservation/in_num[3]_i_30/O
                         net (fo=2, routed)           1.434    12.350    branch_reservation/in_num[3]_i_30_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124    12.474 f  branch_reservation/in_num[3]_i_23/O
                         net (fo=3, routed)           0.705    13.179    branch_reservation/in_num[3]_i_23_n_0
    SLICE_X11Y79         LUT1 (Prop_lut1_I0_O)        0.124    13.303 r  branch_reservation/in_num[3]_i_11/O
                         net (fo=1, routed)           0.000    13.303    branch_reservation/in_num[3]_i_11_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.853 r  branch_reservation/in_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.853    branch_reservation/in_num_reg[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.092 r  branch_reservation/operation_reg[0][56]_i_5/O[2]
                         net (fo=67, routed)          2.227    16.319    regs/b_forward[7]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.302    16.621 r  regs/queue[6][16]_i_8/O
                         net (fo=1, routed)           0.407    17.028    regs/queue[6][16]_i_8_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.152 r  regs/queue[6][16]_i_3__0/O
                         net (fo=24, routed)          2.949    20.100    alu_feeder/output_dataB_rs2[7]
    SLICE_X25Y131        LUT3 (Prop_lut3_I1_O)        0.124    20.224 r  alu_feeder/queue[0][16]_i_2/O
                         net (fo=11, routed)          1.534    21.759    alu_queue/output_aluA[9]
    SLICE_X56Y133        LUT6 (Prop_lut6_I0_O)        0.124    21.883 r  alu_queue/queue[4][16]_i_3__1/O
                         net (fo=1, routed)           0.496    22.379    alu_queue/queue[4][16]_i_3__1_n_0
    SLICE_X56Y133        LUT6 (Prop_lut6_I5_O)        0.124    22.503 r  alu_queue/queue[4][16]_i_1__1/O
                         net (fo=1, routed)           0.000    22.503    alu_queue/queue[4][16]_i_1__1_n_0
    SLICE_X56Y133        FDRE                                         r  alu_queue/queue_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.606    24.947    alu_queue/clk_IBUF_BUFG
    SLICE_X56Y133        FDRE                                         r  alu_queue/queue_reg[4][16]/C
                         clock pessimism              0.196    25.143    
                         clock uncertainty           -0.035    25.108    
    SLICE_X56Y133        FDRE (Setup_fdre_C_D)        0.077    25.185    alu_queue/queue_reg[4][16]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.131ns  (logic 2.849ns (16.630%)  route 14.282ns (83.369%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 24.948 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.920     8.889    branch_reservation/operationIndex[1]
    SLICE_X10Y96         LUT6 (Prop_lut6_I3_O)        0.124     9.013 r  branch_reservation/in_num[0]_i_9/O
                         net (fo=113, routed)         1.780    10.793    branch_reservation/in_num[0]_i_9_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124    10.917 f  branch_reservation/in_num[3]_i_30/O
                         net (fo=2, routed)           1.434    12.350    branch_reservation/in_num[3]_i_30_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124    12.474 f  branch_reservation/in_num[3]_i_23/O
                         net (fo=3, routed)           0.705    13.179    branch_reservation/in_num[3]_i_23_n_0
    SLICE_X11Y79         LUT1 (Prop_lut1_I0_O)        0.124    13.303 r  branch_reservation/in_num[3]_i_11/O
                         net (fo=1, routed)           0.000    13.303    branch_reservation/in_num[3]_i_11_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.853 r  branch_reservation/in_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.853    branch_reservation/in_num_reg[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.092 r  branch_reservation/operation_reg[0][56]_i_5/O[2]
                         net (fo=67, routed)          2.227    16.319    regs/b_forward[7]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.302    16.621 r  regs/queue[6][16]_i_8/O
                         net (fo=1, routed)           0.407    17.028    regs/queue[6][16]_i_8_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.152 r  regs/queue[6][16]_i_3__0/O
                         net (fo=24, routed)          2.949    20.100    alu_feeder/output_dataB_rs2[7]
    SLICE_X25Y131        LUT3 (Prop_lut3_I1_O)        0.124    20.224 r  alu_feeder/queue[0][16]_i_2/O
                         net (fo=11, routed)          1.534    21.759    alu_queue/output_aluA[9]
    SLICE_X56Y134        LUT6 (Prop_lut6_I0_O)        0.124    21.883 r  alu_queue/queue[3][16]_i_2__1/O
                         net (fo=1, routed)           0.452    22.334    alu_queue/queue_reg[3]_3[16]
    SLICE_X56Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.458 r  alu_queue/queue[3][16]_i_1__1/O
                         net (fo=1, routed)           0.000    22.458    alu_queue/queue[3][16]_i_1__1_n_0
    SLICE_X56Y134        FDRE                                         r  alu_queue/queue_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.607    24.948    alu_queue/clk_IBUF_BUFG
    SLICE_X56Y134        FDRE                                         r  alu_queue/queue_reg[3][16]/C
                         clock pessimism              0.196    25.144    
                         clock uncertainty           -0.035    25.109    
    SLICE_X56Y134        FDRE (Setup_fdre_C_D)        0.077    25.186    alu_queue/queue_reg[3][16]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                         -22.458    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[3][65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.204ns  (logic 2.703ns (15.711%)  route 14.501ns (84.289%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 24.955 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.783     8.752    branch_reservation/operationIndex[1]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.876 f  branch_reservation/operation[0][79]_i_15/O
                         net (fo=70, routed)          1.948    10.824    branch_reservation/operation_reg[1][85]_0[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.148    10.972 r  branch_reservation/queue[6][79]_i_48/O
                         net (fo=4, routed)           1.063    12.036    regs/queue[0][40]_i_22_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.328    12.364 r  regs/queue[0][79]_i_47/O
                         net (fo=1, routed)           0.453    12.816    regs/queue[0][79]_i_47_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  regs/queue[0][79]_i_22/O
                         net (fo=36, routed)          1.285    14.225    regs/queue[0][79]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.152    14.377 f  regs/queue[0][79]_i_8__0/O
                         net (fo=33, routed)          0.879    15.257    regs/output_dataA_rs1_rob
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.332    15.589 r  regs/queue[0][79]_i_10__0/O
                         net (fo=32, routed)          2.101    17.689    regs/queue[0][79]_i_10__0_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    17.813 r  regs/queue[0][65]_i_4__0/O
                         net (fo=3, routed)           2.406    20.220    alu_feeder/output_dataA_rs1[17]
    SLICE_X25Y131        LUT3 (Prop_lut3_I0_O)        0.149    20.369 r  alu_feeder/queue[0][65]_i_2/O
                         net (fo=11, routed)          1.077    21.446    alu_queue/output_aluA[51]
    SLICE_X12Y143        LUT6 (Prop_lut6_I0_O)        0.332    21.778 r  alu_queue/queue[3][65]_i_3__1/O
                         net (fo=2, routed)           0.630    22.407    alu_queue/queue_reg[2]_4[65]
    SLICE_X10Y141        LUT6 (Prop_lut6_I5_O)        0.124    22.531 r  alu_queue/queue[3][65]_i_1__1/O
                         net (fo=1, routed)           0.000    22.531    alu_queue/queue[3][65]_i_1__1_n_0
    SLICE_X10Y141        FDRE                                         r  alu_queue/queue_reg[3][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.614    24.955    alu_queue/clk_IBUF_BUFG
    SLICE_X10Y141        FDRE                                         r  alu_queue/queue_reg[3][65]/C
                         clock pessimism              0.267    25.222    
                         clock uncertainty           -0.035    25.187    
    SLICE_X10Y141        FDRE (Setup_fdre_C_D)        0.077    25.264    alu_queue/queue_reg[3][65]
  -------------------------------------------------------------------
                         required time                         25.264    
                         arrival time                         -22.531    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.112ns  (logic 2.849ns (16.650%)  route 14.263ns (83.350%))
  Logic Levels:           13  (CARRY4=2 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.920     8.889    branch_reservation/operationIndex[1]
    SLICE_X10Y96         LUT6 (Prop_lut6_I3_O)        0.124     9.013 r  branch_reservation/in_num[0]_i_9/O
                         net (fo=113, routed)         1.780    10.793    branch_reservation/in_num[0]_i_9_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124    10.917 f  branch_reservation/in_num[3]_i_30/O
                         net (fo=2, routed)           1.434    12.350    branch_reservation/in_num[3]_i_30_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124    12.474 f  branch_reservation/in_num[3]_i_23/O
                         net (fo=3, routed)           0.705    13.179    branch_reservation/in_num[3]_i_23_n_0
    SLICE_X11Y79         LUT1 (Prop_lut1_I0_O)        0.124    13.303 r  branch_reservation/in_num[3]_i_11/O
                         net (fo=1, routed)           0.000    13.303    branch_reservation/in_num[3]_i_11_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.853 r  branch_reservation/in_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.853    branch_reservation/in_num_reg[3]_i_5_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.092 r  branch_reservation/operation_reg[0][56]_i_5/O[2]
                         net (fo=67, routed)          2.227    16.319    regs/b_forward[7]
    SLICE_X51Y64         LUT4 (Prop_lut4_I0_O)        0.302    16.621 r  regs/queue[6][16]_i_8/O
                         net (fo=1, routed)           0.407    17.028    regs/queue[6][16]_i_8_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.124    17.152 r  regs/queue[6][16]_i_3__0/O
                         net (fo=24, routed)          2.949    20.100    alu_feeder/output_dataB_rs2[7]
    SLICE_X25Y131        LUT3 (Prop_lut3_I1_O)        0.124    20.224 r  alu_feeder/queue[0][16]_i_2/O
                         net (fo=11, routed)          1.388    21.613    alu_queue/output_aluA[9]
    SLICE_X55Y134        LUT6 (Prop_lut6_I0_O)        0.124    21.737 r  alu_queue/queue[3][16]_i_3__1/O
                         net (fo=2, routed)           0.578    22.315    alu_queue/queue_reg[2]_4[16]
    SLICE_X52Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.439 r  alu_queue/queue[2][16]_i_1__1/O
                         net (fo=1, routed)           0.000    22.439    alu_queue/queue[2][16]_i_1__1_n_0
    SLICE_X52Y134        FDRE                                         r  alu_queue/queue_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.606    24.947    alu_queue/clk_IBUF_BUFG
    SLICE_X52Y134        FDRE                                         r  alu_queue/queue_reg[2][16]/C
                         clock pessimism              0.196    25.143    
                         clock uncertainty           -0.035    25.108    
    SLICE_X52Y134        FDRE (Setup_fdre_C_D)        0.077    25.185    alu_queue/queue_reg[2][16]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -22.439    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][77]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 2.700ns (15.748%)  route 14.445ns (84.252%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 24.956 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.783     8.752    branch_reservation/operationIndex[1]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.876 f  branch_reservation/operation[0][79]_i_15/O
                         net (fo=70, routed)          1.948    10.824    branch_reservation/operation_reg[1][85]_0[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.148    10.972 r  branch_reservation/queue[6][79]_i_48/O
                         net (fo=4, routed)           1.063    12.036    regs/queue[0][40]_i_22_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.328    12.364 r  regs/queue[0][79]_i_47/O
                         net (fo=1, routed)           0.453    12.816    regs/queue[0][79]_i_47_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  regs/queue[0][79]_i_22/O
                         net (fo=36, routed)          1.285    14.225    regs/queue[0][79]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.152    14.377 f  regs/queue[0][79]_i_8__0/O
                         net (fo=33, routed)          0.879    15.257    regs/output_dataA_rs1_rob
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.332    15.589 r  regs/queue[0][79]_i_10__0/O
                         net (fo=32, routed)          2.042    17.630    regs/queue[0][79]_i_10__0_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    17.754 r  regs/queue[0][77]_i_4__0/O
                         net (fo=3, routed)           1.871    19.625    alu_feeder/output_dataA_rs1[29]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.152    19.777 r  alu_feeder/queue[0][77]_i_2/O
                         net (fo=11, routed)          1.455    21.232    alu_queue/output_aluA[63]
    SLICE_X7Y143         LUT6 (Prop_lut6_I0_O)        0.326    21.558 r  alu_queue/queue[4][77]_i_2__1/O
                         net (fo=1, routed)           0.790    22.348    alu_queue/queue_reg[4]_2[77]
    SLICE_X8Y146         LUT6 (Prop_lut6_I1_O)        0.124    22.472 r  alu_queue/queue[4][77]_i_1__1/O
                         net (fo=1, routed)           0.000    22.472    alu_queue/queue[4][77]_i_1__1_n_0
    SLICE_X8Y146         FDRE                                         r  alu_queue/queue_reg[4][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.615    24.956    alu_queue/clk_IBUF_BUFG
    SLICE_X8Y146         FDRE                                         r  alu_queue/queue_reg[4][77]/C
                         clock pessimism              0.267    25.223    
                         clock uncertainty           -0.035    25.188    
    SLICE_X8Y146         FDRE (Setup_fdre_C_D)        0.077    25.265    alu_queue/queue_reg[4][77]
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -22.472    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][71]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.126ns  (logic 2.698ns (15.754%)  route 14.428ns (84.246%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 24.953 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.783     8.752    branch_reservation/operationIndex[1]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.876 f  branch_reservation/operation[0][79]_i_15/O
                         net (fo=70, routed)          1.948    10.824    branch_reservation/operation_reg[1][85]_0[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.148    10.972 r  branch_reservation/queue[6][79]_i_48/O
                         net (fo=4, routed)           1.063    12.036    regs/queue[0][40]_i_22_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.328    12.364 r  regs/queue[0][79]_i_47/O
                         net (fo=1, routed)           0.453    12.816    regs/queue[0][79]_i_47_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  regs/queue[0][79]_i_22/O
                         net (fo=36, routed)          1.285    14.225    regs/queue[0][79]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.152    14.377 f  regs/queue[0][79]_i_8__0/O
                         net (fo=33, routed)          0.879    15.257    regs/output_dataA_rs1_rob
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.332    15.589 r  regs/queue[0][79]_i_10__0/O
                         net (fo=32, routed)          2.114    17.702    regs/queue[0][79]_i_10__0_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I4_O)        0.124    17.826 r  regs/queue[0][71]_i_4__0/O
                         net (fo=3, routed)           1.992    19.818    alu_feeder/output_dataA_rs1[23]
    SLICE_X21Y126        LUT3 (Prop_lut3_I0_O)        0.150    19.968 r  alu_feeder/queue[0][71]_i_2/O
                         net (fo=11, routed)          1.351    21.319    alu_queue/output_aluA[57]
    SLICE_X6Y138         LUT6 (Prop_lut6_I0_O)        0.326    21.645 r  alu_queue/queue[4][71]_i_2__1/O
                         net (fo=1, routed)           0.684    22.330    alu_queue/queue_reg[4]_2[71]
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124    22.454 r  alu_queue/queue[4][71]_i_1__1/O
                         net (fo=1, routed)           0.000    22.454    alu_queue/queue[4][71]_i_1__1_n_0
    SLICE_X8Y138         FDRE                                         r  alu_queue/queue_reg[4][71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.612    24.953    alu_queue/clk_IBUF_BUFG
    SLICE_X8Y138         FDRE                                         r  alu_queue/queue_reg[4][71]/C
                         clock pessimism              0.267    25.220    
                         clock uncertainty           -0.035    25.185    
    SLICE_X8Y138         FDRE (Setup_fdre_C_D)        0.077    25.262    alu_queue/queue_reg[4][71]
  -------------------------------------------------------------------
                         required time                         25.262    
                         arrival time                         -22.454    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[5][77]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.140ns  (logic 2.700ns (15.753%)  route 14.440ns (84.247%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 25.022 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.783     8.752    branch_reservation/operationIndex[1]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.876 f  branch_reservation/operation[0][79]_i_15/O
                         net (fo=70, routed)          1.948    10.824    branch_reservation/operation_reg[1][85]_0[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.148    10.972 r  branch_reservation/queue[6][79]_i_48/O
                         net (fo=4, routed)           1.063    12.036    regs/queue[0][40]_i_22_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.328    12.364 r  regs/queue[0][79]_i_47/O
                         net (fo=1, routed)           0.453    12.816    regs/queue[0][79]_i_47_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  regs/queue[0][79]_i_22/O
                         net (fo=36, routed)          1.285    14.225    regs/queue[0][79]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.152    14.377 f  regs/queue[0][79]_i_8__0/O
                         net (fo=33, routed)          0.879    15.257    regs/output_dataA_rs1_rob
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.332    15.589 r  regs/queue[0][79]_i_10__0/O
                         net (fo=32, routed)          2.042    17.630    regs/queue[0][79]_i_10__0_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.124    17.754 r  regs/queue[0][77]_i_4__0/O
                         net (fo=3, routed)           1.871    19.625    alu_feeder/output_dataA_rs1[29]
    SLICE_X32Y126        LUT3 (Prop_lut3_I0_O)        0.152    19.777 r  alu_feeder/queue[0][77]_i_2/O
                         net (fo=11, routed)          1.606    21.383    alu_queue/output_aluA[63]
    SLICE_X7Y141         LUT6 (Prop_lut6_I0_O)        0.326    21.709 r  alu_queue/queue[6][77]_i_3__1/O
                         net (fo=2, routed)           0.634    22.343    alu_queue/queue_reg[5]_1[77]
    SLICE_X7Y142         LUT6 (Prop_lut6_I1_O)        0.124    22.467 r  alu_queue/queue[5][77]_i_1__1/O
                         net (fo=1, routed)           0.000    22.467    alu_queue/queue[5][77]_i_1__1_n_0
    SLICE_X7Y142         FDRE                                         r  alu_queue/queue_reg[5][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.681    25.022    alu_queue/clk_IBUF_BUFG
    SLICE_X7Y142         FDRE                                         r  alu_queue/queue_reg[5][77]/C
                         clock pessimism              0.267    25.289    
                         clock uncertainty           -0.035    25.254    
    SLICE_X7Y142         FDRE (Setup_fdre_C_D)        0.029    25.283    alu_queue/queue_reg[5][77]
  -------------------------------------------------------------------
                         required time                         25.283    
                         arrival time                         -22.467    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[6][65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.130ns  (logic 2.703ns (15.780%)  route 14.427ns (84.220%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.783     8.752    branch_reservation/operationIndex[1]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.876 f  branch_reservation/operation[0][79]_i_15/O
                         net (fo=70, routed)          1.948    10.824    branch_reservation/operation_reg[1][85]_0[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.148    10.972 r  branch_reservation/queue[6][79]_i_48/O
                         net (fo=4, routed)           1.063    12.036    regs/queue[0][40]_i_22_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.328    12.364 r  regs/queue[0][79]_i_47/O
                         net (fo=1, routed)           0.453    12.816    regs/queue[0][79]_i_47_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  regs/queue[0][79]_i_22/O
                         net (fo=36, routed)          1.285    14.225    regs/queue[0][79]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.152    14.377 f  regs/queue[0][79]_i_8__0/O
                         net (fo=33, routed)          0.879    15.257    regs/output_dataA_rs1_rob
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.332    15.589 r  regs/queue[0][79]_i_10__0/O
                         net (fo=32, routed)          2.101    17.689    regs/queue[0][79]_i_10__0_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    17.813 r  regs/queue[0][65]_i_4__0/O
                         net (fo=3, routed)           2.406    20.220    alu_feeder/output_dataA_rs1[17]
    SLICE_X25Y131        LUT3 (Prop_lut3_I0_O)        0.149    20.369 r  alu_feeder/queue[0][65]_i_2/O
                         net (fo=11, routed)          1.217    21.586    alu_queue/output_aluA[51]
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.332    21.918 r  alu_queue/queue[6][65]_i_3__1/O
                         net (fo=2, routed)           0.415    22.333    alu_queue/queue_reg[5]_1[65]
    SLICE_X7Y139         LUT6 (Prop_lut6_I5_O)        0.124    22.457 r  alu_queue/queue[6][65]_i_1__1/O
                         net (fo=1, routed)           0.000    22.457    alu_queue/p_0_in[65]
    SLICE_X7Y139         FDRE                                         r  alu_queue/queue_reg[6][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.680    25.021    alu_queue/clk_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  alu_queue/queue_reg[6][65]/C
                         clock pessimism              0.267    25.288    
                         clock uncertainty           -0.035    25.253    
    SLICE_X7Y139         FDRE (Setup_fdre_C_D)        0.029    25.282    alu_queue/queue_reg[6][65]
  -------------------------------------------------------------------
                         required time                         25.282    
                         arrival time                         -22.457    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 branch_reservation/operation_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_queue/queue_reg[4][78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.100ns  (logic 2.700ns (15.789%)  route 14.400ns (84.211%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.806     5.327    branch_reservation/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  branch_reservation/operation_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  branch_reservation/operation_reg[0][1]/Q
                         net (fo=4, routed)           0.659     6.504    branch_reservation/operation_reg[0][44]_0[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I0_O)        0.124     6.628 f  branch_reservation/in_num[3]_i_7/O
                         net (fo=15, routed)          1.217     7.845    branch_reservation/check077_out
    SLICE_X11Y102        LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  branch_reservation/committed[3]_i_3/O
                         net (fo=91, routed)          0.783     8.752    branch_reservation/operationIndex[1]
    SLICE_X8Y99          LUT6 (Prop_lut6_I3_O)        0.124     8.876 f  branch_reservation/operation[0][79]_i_15/O
                         net (fo=70, routed)          1.948    10.824    branch_reservation/operation_reg[1][85]_0[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I2_O)        0.148    10.972 r  branch_reservation/queue[6][79]_i_48/O
                         net (fo=4, routed)           1.063    12.036    regs/queue[0][40]_i_22_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.328    12.364 r  regs/queue[0][79]_i_47/O
                         net (fo=1, routed)           0.453    12.816    regs/queue[0][79]_i_47_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.940 r  regs/queue[0][79]_i_22/O
                         net (fo=36, routed)          1.285    14.225    regs/queue[0][79]_i_22_n_0
    SLICE_X37Y73         LUT5 (Prop_lut5_I2_O)        0.152    14.377 f  regs/queue[0][79]_i_8__0/O
                         net (fo=33, routed)          0.879    15.257    regs/output_dataA_rs1_rob
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.332    15.589 r  regs/queue[0][79]_i_10__0/O
                         net (fo=32, routed)          2.182    17.771    regs/queue[0][79]_i_10__0_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I4_O)        0.124    17.895 r  regs/queue[0][78]_i_4__0/O
                         net (fo=3, routed)           1.874    19.769    alu_feeder/output_dataA_rs1[30]
    SLICE_X27Y127        LUT3 (Prop_lut3_I0_O)        0.152    19.921 r  alu_feeder/queue[0][78]_i_2/O
                         net (fo=11, routed)          1.606    21.527    alu_queue/output_aluA[64]
    SLICE_X5Y147         LUT6 (Prop_lut6_I0_O)        0.326    21.853 r  alu_queue/queue[4][78]_i_2__1/O
                         net (fo=1, routed)           0.451    22.304    alu_queue/queue_reg[4]_2[78]
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.124    22.428 r  alu_queue/queue[4][78]_i_1__1/O
                         net (fo=1, routed)           0.000    22.428    alu_queue/queue[4][78]_i_1__1_n_0
    SLICE_X5Y147         FDRE                                         r  alu_queue/queue_reg[4][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.683    25.024    alu_queue/clk_IBUF_BUFG
    SLICE_X5Y147         FDRE                                         r  alu_queue/queue_reg[4][78]/C
                         clock pessimism              0.267    25.291    
                         clock uncertainty           -0.035    25.256    
    SLICE_X5Y147         FDRE (Setup_fdre_C_D)        0.029    25.285    alu_queue/queue_reg[4][78]
  -------------------------------------------------------------------
                         required time                         25.285    
                         arrival time                         -22.428    
  -------------------------------------------------------------------
                         slack                                  2.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lsu/inOperation_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_rob_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.655%)  route 0.233ns (62.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.555     1.438    lsu/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  lsu/inOperation_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  lsu/inOperation_reg[69]/Q
                         net (fo=4, routed)           0.233     1.813    lsu/inOperation_reg_n_0_[69]
    SLICE_X32Y65         FDRE                                         r  lsu/load_rob_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.823     1.951    lsu/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  lsu/load_rob_reg[1][5]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.071     1.773    lsu/load_rob_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 decoderB/d2_use_offset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROBhelper_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.868%)  route 0.211ns (53.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.560     1.443    decoderB/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  decoderB/d2_use_offset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  decoderB/d2_use_offset_reg/Q
                         net (fo=8, routed)           0.211     1.795    decoderB/d2_use_offset_reg_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  decoderB/ROBhelper[9][17]_i_1/O
                         net (fo=1, routed)           0.000     1.840    decoderB_n_1064
    SLICE_X33Y58         FDRE                                         r  ROBhelper_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.828     1.956    clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  ROBhelper_reg[9][17]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.092     1.799    ROBhelper_reg[9][17]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mem/buf_waddr_reg[1][7]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/data_reg_3_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.148ns (29.985%)  route 0.346ns (70.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.569     1.452    mem/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  mem/buf_waddr_reg[1][7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.148     1.600 r  mem/buf_waddr_reg[1][7]__0/Q
                         net (fo=28, routed)          0.346     1.946    mem/buf_waddr_reg[1][7]__0_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  mem/data_reg_3_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.877     2.005    mem/clk_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  mem/data_reg_3_3/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.891    mem/data_reg_3_3
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 branch_queue/queue_reg[0][84]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            branch_reservation/operation_reg[2][84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.384%)  route 0.143ns (46.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.676     1.560    branch_queue/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  branch_queue/queue_reg[0][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.724 r  branch_queue/queue_reg[0][84]/Q
                         net (fo=5, routed)           0.143     1.867    branch_reservation/branch_buffer_op[12]
    SLICE_X4Y99          FDRE                                         r  branch_reservation/operation_reg[2][84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.863     1.990    branch_reservation/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  branch_reservation/operation_reg[2][84]/C
                         clock pessimism             -0.249     1.741    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.070     1.811    branch_reservation/operation_reg[2][84]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mem/rdata1__reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            regs/raddr3_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.383%)  route 0.205ns (61.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.556     1.439    mem/clk_IBUF_BUFG
    SLICE_X35Y65         FDRE                                         r  mem/rdata1__reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  mem/rdata1__reg[20]/Q
                         net (fo=6, routed)           0.205     1.773    regs/raddr3_reg[4]_0[10]
    SLICE_X38Y66         FDRE                                         r  regs/raddr3_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.822     1.950    regs/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  regs/raddr3_reg[0]_rep/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.006     1.707    regs/raddr3_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[14][46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[13][46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.231ns (52.002%)  route 0.213ns (47.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.562     1.445    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  lsu/store_buffer/store_buffer_reg[14][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  lsu/store_buffer/store_buffer_reg[14][46]/Q
                         net (fo=2, routed)           0.213     1.786    lsu/store_buffer/p_0_in23_in[14]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.103     1.889 r  lsu/store_buffer/store_buffer[13][46]_i_1/O
                         net (fo=1, routed)           0.000     1.889    lsu/store_buffer/store_buffer[13][46]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  lsu/store_buffer/store_buffer_reg[13][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.833     1.960    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  lsu/store_buffer/store_buffer_reg[13][46]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.823    lsu/store_buffer/store_buffer_reg[13][46]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lsu/inOperation_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/load_rob_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.701%)  route 0.265ns (65.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.556     1.439    lsu/clk_IBUF_BUFG
    SLICE_X40Y66         FDRE                                         r  lsu/inOperation_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  lsu/inOperation_reg[68]/Q
                         net (fo=4, routed)           0.265     1.846    lsu/inOperation_reg_n_0_[68]
    SLICE_X33Y65         FDRE                                         r  lsu/load_rob_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.823     1.951    lsu/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  lsu/load_rob_reg[2][4]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.071     1.773    lsu/load_rob_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 lsu/store_buffer/store_buffer_reg[8][46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[7][46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.230ns (50.848%)  route 0.222ns (49.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.563     1.446    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  lsu/store_buffer/store_buffer_reg[8][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  lsu/store_buffer/store_buffer_reg[8][46]/Q
                         net (fo=2, routed)           0.222     1.797    lsu/store_buffer/p_0_in11_in[14]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.102     1.899 r  lsu/store_buffer/store_buffer[7][46]_i_1/O
                         net (fo=1, routed)           0.000     1.899    lsu/store_buffer/store_buffer[7][46]_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  lsu/store_buffer/store_buffer_reg[7][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.835     1.962    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  lsu/store_buffer/store_buffer_reg[7][46]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.107     1.825    lsu/store_buffer/store_buffer_reg[7][46]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3_pcA_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.949%)  route 0.153ns (52.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.551     1.434    clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  pc_reg[16]/Q
                         net (fo=4, routed)           0.153     1.728    pc_reg[16]
    SLICE_X14Y74         SRL16E                                       r  d3_pcA_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.817     1.945    clk_IBUF_BUFG
    SLICE_X14Y74         SRL16E                                       r  d3_pcA_reg[16]_srl3/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X14Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.650    d3_pcA_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lsu/inOperation_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lsu/store_buffer/store_buffer_reg[15][54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.252ns (56.685%)  route 0.193ns (43.315%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.561     1.444    lsu/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  lsu/inOperation_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  lsu/inOperation_reg[54]/Q
                         net (fo=2, routed)           0.193     1.778    lsu/store_buffer/rs1[22]
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.823 r  lsu/store_buffer/store_buffer[15][55]_i_3/O
                         net (fo=1, routed)           0.000     1.823    lsu/store_buffer/store_buffer[15][55]_i_3_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.889 r  lsu/store_buffer/store_buffer_reg[15][55]_i_1/O[2]
                         net (fo=32, routed)          0.000     1.889    lsu/store_buffer/store_buffer_reg[15][55]_i_1_n_5
    SLICE_X35Y53         FDRE                                         r  lsu/store_buffer/store_buffer_reg[15][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.828     1.956    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  lsu/store_buffer/store_buffer_reg[15][54]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.102     1.809    lsu/store_buffer/store_buffer_reg[15][54]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7   mem/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6   mem/data_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5   mem/data_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5   mem/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7   mem/data_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   mem/data_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8   mem/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8   mem/data_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4   mem/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   mem/data_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y53  lsu/load_opcodeB_reg_0_3_0_2/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 4.476ns (47.187%)  route 5.009ns (52.813%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.199     6.801    display/activate_refresh[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.925 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.742     7.667    display/LED_N[2]
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.152     7.819 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.068    10.887    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.631 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.631    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 4.441ns (47.044%)  route 5.000ns (52.956%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.199     6.801    display/activate_refresh[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.925 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.667     7.591    display/LED_N[2]
    SLICE_X65Y59         LUT4 (Prop_lut4_I2_O)        0.154     7.745 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.134    10.879    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.587 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.587    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.428ns  (logic 4.235ns (44.926%)  route 5.192ns (55.074%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.199     6.801    display/activate_refresh[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.925 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669     7.593    display/LED_N[2]
    SLICE_X65Y59         LUT4 (Prop_lut4_I2_O)        0.124     7.717 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.325    11.042    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.573 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.573    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.461ns (47.721%)  route 4.887ns (52.279%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.218     6.820    display/activate_refresh[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.944 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.745     7.689    display/LED_N[1]
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.150     7.839 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.924    10.763    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.494 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.494    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 4.224ns (45.828%)  route 4.993ns (54.172%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.199     6.801    display/activate_refresh[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.925 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.667     7.591    display/LED_N[2]
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.715 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.127    10.843    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.363 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.363    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.106ns  (logic 4.239ns (46.551%)  route 4.867ns (53.449%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.199     6.801    display/activate_refresh[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.925 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.742     7.667    display/LED_N[2]
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.791 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.926    10.717    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.252 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.252    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 4.215ns (46.395%)  route 4.870ns (53.605%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.218     6.820    display/activate_refresh[0]
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.944 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.745     7.689    display/LED_N[1]
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.813 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.907    10.719    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.230 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.230    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.316ns (52.690%)  route 3.876ns (47.310%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.238     6.840    display/activate_refresh[0]
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.146     6.986 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.638     9.623    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    13.338 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.338    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 4.355ns (54.000%)  route 3.710ns (46.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.625     5.146    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.230     6.832    display/activate_refresh[0]
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.152     6.984 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.480     9.464    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747    13.211 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.211    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 3.961ns (50.146%)  route 3.938ns (49.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X48Y33         FDSE                                         r  led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDSE (Prop_fdse_C_Q)         0.456     5.539 r  led_light_reg[0]/Q
                         net (fo=1, routed)           3.938     9.477    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.982 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.982    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_light_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.372ns (62.772%)  route 0.813ns (37.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.563     1.446    clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  led_light_reg[1]/Q
                         net (fo=1, routed)           0.813     2.401    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.631 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.351ns (55.004%)  route 1.105ns (44.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X44Y33         FDSE                                         r  led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  led_light_reg[3]/Q
                         net (fo=1, routed)           1.105     2.688    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.899 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.899    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.390ns (57.212%)  route 1.040ns (42.788%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.394     2.010    display/activate_refresh[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.055 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.701    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.905 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.905    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.386ns (56.797%)  route 1.054ns (43.203%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.389     2.005    display/activate_refresh[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.050 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.716    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.916 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.916    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.483ns (58.077%)  route 1.070ns (41.923%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.389     2.005    display/activate_refresh[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.050 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.732    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.297     4.029 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.029    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.462ns (56.191%)  route 1.140ns (43.809%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.394     2.010    display/activate_refresh[1]
    SLICE_X64Y50         LUT2 (Prop_lut2_I0_O)        0.044     2.054 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.747     2.800    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     4.078 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.078    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.467ns (56.365%)  route 1.136ns (43.635%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  display/display_first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/display_first_reg[1]/Q
                         net (fo=1, routed)           0.052     1.668    display/display_first_reg_n_0_[1]
    SLICE_X64Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.203     1.917    display/LED_N[1]
    SLICE_X65Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.962 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.880     2.842    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.078 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.078    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.443ns (55.137%)  route 1.174ns (44.863%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  display/display_first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/display_first_reg[1]/Q
                         net (fo=1, routed)           0.052     1.668    display/display_first_reg_n_0_[1]
    SLICE_X64Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.255     1.969    display/LED_N[1]
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.045     2.014 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.867     2.880    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.092 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.092    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.452ns (54.675%)  route 1.204ns (45.325%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  display/display_first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/display_first_reg[1]/Q
                         net (fo=1, routed)           0.052     1.668    display/display_first_reg_n_0_[1]
    SLICE_X64Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     1.895    display/LED_N[1]
    SLICE_X65Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.940 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.969     2.910    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.131 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.131    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_first_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.499ns (55.484%)  route 1.202ns (44.516%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7274, routed)        0.592     1.475    display/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  display/display_first_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  display/display_first_reg[1]/Q
                         net (fo=1, routed)           0.052     1.668    display/display_first_reg_n_0_[1]
    SLICE_X64Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     1.895    display/LED_N[1]
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.042     1.937 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.968     2.906    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     4.176 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.176    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





