`timescale 1ns / 1ps
module counter_updown(clk,q,rst);
input clk,rst;
output[3:0]q;
reg[3:0] q=4'b0;
reg [4:0]a=0;
always@(posedge clk)
begin
if(rst)
q<=0;
else
begin
a=a+1;
if(a<=15)
q<=q+1;
else if(a>15&&a<=30)
q<=q-1;
else
a=0;
end
end
endmodule
