/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_oci_proc_b_unused.H $     */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_oci_proc_b_H_UNUSED__
#define __p10_oci_proc_b_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace oci_proc
{
#endif


//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR5]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR5 = 0xc0000228ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR5_OCB_OCI_GPEXIVDR4_GPR5 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR5_OCB_OCI_GPEXIVDR4_GPR5_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR5]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR4]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR4 = 0xc0000410ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR4_4 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR4_4_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR4_5 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR4_5_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDR4]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR13]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR13 = 0xc0010258ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_LEN = 32;
static const uint32_t P10_20_TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_11 = 0; // p10:20,
static const uint32_t P10_20_TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR13_OCB_OCI_GPEXIVDRX_GPR13_11_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR13]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEOXIXCR]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEOXIXCR = 0xc0020100ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEOXIXCR_OCB_OCI_GPEOXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEOXIXCR_OCB_OCI_GPEOXIXCR_XCR_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEOXIXCR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR10]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR10 = 0xc0020250ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR10_OCB_OCI_GPEXIVDRX_GPR10_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIGPR10]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC = 0xc00200c8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_TAG_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_TAG_ADDR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_ERR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_OCB_OCI_GPEXISIB_PIB_IFETCH_PENDING = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_VALID = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_VALID_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_LINE2_VALID = 40;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_LINE2_VALID_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_LINE_PTR = 45;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_LINE2_ERR = 46;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC_ICACHE_PREFETCH_PENDING = 47;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICAC]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR0]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR0 = 0xc0030028ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR0_BAR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR0_BAR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR0_SIZE = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR0_SIZE_LEN = 15;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPESWPR0]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR1]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR1 = 0xc0030208ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR1_OCB_OCI_GPEXIVDR0_GPR1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR1_OCB_OCI_GPEXIVDR0_GPR1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR1]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML = 0xc0030148ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_BUSY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_BYTE_ENABLE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_BYTE_ENABLE_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_LINE_MODE = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_MEMORY_INFO_LOWER_PART1 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_ERROR = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_ERROR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML_OCB_OCI_GPEXIMEM_MEM_DATAOP_PENDING = 31;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEML]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEMU]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEMU = 0xc0030140ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEMU_OCB_OCI_GPEXIMEM_MEM_ADDR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEMU_OCB_OCI_GPEXIMEM_MEM_ADDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIMEMU]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB = 0xc00300c0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB_STORE_ADDRESS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB_STORE_ADDRESS_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB_SGB_BYTE_VALID = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB_SGB_BYTE_VALID_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB_SGB_FLUSH_PENDING = 63;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISGB]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR0]
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR0 = 0xc0030400ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR0_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR0_0_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR0_1 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR0_1_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIVDR0]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OHTMCR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR = 0xc0060418ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_HTM_SRC_SEL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_HTM_SRC_SEL_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_HTM_STOP = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_HTM_MARKER_SLAVE_ADRS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_HTM_MARKER_SLAVE_ADRS_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_MODE = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_MODE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_EN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_EN_LEN = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_HTM_GPE_SRC_SEL = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_HTM_GPE_SRC_SEL_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_OCC = 23;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_GPE0 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_GPE1 = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_GPE2 = 26;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_GPE3 = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OHTMCR_EVENT2HALT_HALT_STATE = 31;
//<< [TP_TPCHIP_OCC_OCI_OCB_OHTMCR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2RR = 0xc0062810ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2RR_OCB_OCI_OPIT0Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2RR_OCB_OCI_OPIT0Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7 = 0xc0062038ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7_OCB_OCI_OPIT0Q7RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7_OCB_OCI_OPIT0Q7RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT0Q7]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q2RR = 0xc0062850ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q2RR_OCB_OCI_OPIT1Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT1Q2RR_OCB_OCI_OPIT1Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT1Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q2RR = 0xc0062890ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q2RR_OCB_OCI_OPIT2Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT2Q2RR_OCB_OCI_OPIT2Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT2Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2RR = 0xc00628d0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2RR_OCB_OCI_OPIT3Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2RR_OCB_OCI_OPIT3Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q3]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q3 = 0xc00620d8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q3_OCB_OCI_OPIT3Q3RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q3_OCB_OCI_OPIT3Q3RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT3Q3]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2RR = 0xc0062910ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2RR_OCB_OCI_OPIT4Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2RR_OCB_OCI_OPIT4Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5 = 0xc0062128ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5_OCB_OCI_OPIT4Q5RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5_OCB_OCI_OPIT4Q5RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT4Q5]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q2RR = 0xc0062950ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q2RR_OCB_OCI_OPIT5Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT5Q2RR_OCB_OCI_OPIT5Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT5Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q2RR = 0xc0062990ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q2RR_OCB_OCI_OPIT6Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT6Q2RR_OCB_OCI_OPIT6Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT6Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1 = 0xc00621c8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1_OCB_OCI_OPIT7Q1RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1_OCB_OCI_OPIT7Q1RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q1]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q2RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q2RR = 0xc00629d0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q2RR_OCB_OCI_OPIT7Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q2RR_OCB_OCI_OPIT7Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT7Q2RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C12]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C12 = 0xc0062260ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C12_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C12_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C12_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C12_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C12]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C25]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25 = 0xc00622c8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C25]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C28RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C28RR = 0xc0062ae0ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C28RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C28RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C28RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C28RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C28RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT8C5RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C5RR = 0xc0062a28ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C5RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C5RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C5RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C5RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT8C5RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C14]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14 = 0xc0062370ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C14_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C14]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C23]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C23 = 0xc00623b8ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C23_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C23_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C23_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C23_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C23]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C5]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5 = 0xc0062328ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C5]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPIT9C5RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5RR = 0xc0062b28ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C5RR_PAYLOAD_LEN = 17;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPIT9C5RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR = 0xc0062c08ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITASV1RR]
// oci_proc/reg00014.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR = 0xc0062c38ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITBSV3RR]
// oci_proc/reg00015.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITDSV]
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV = 0xc0062460ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDSV_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITDSV]
// oci_proc/reg00015.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "oci_proc/reg00014_unused.H"
#include "oci_proc/reg00015_unused.H"
#endif
#endif
