#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 20 16:48:39 2018
# Process ID: 2776
# Current directory: c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/MBS_V1/MicroBlazeServer.tmp/udp_v2_project/UDP_v2_project.runs/synth_1
# Command line: vivado.exe -log UDP_v2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UDP_v2.tcl
# Log file: c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/MBS_V1/MicroBlazeServer.tmp/udp_v2_project/UDP_v2_project.runs/synth_1/UDP_v2.vds
# Journal file: c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/MBS_V1/MicroBlazeServer.tmp/udp_v2_project/UDP_v2_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UDP_v2.tcl -notrace
Command: synth_design -top UDP_v2 -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12788 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 431.082 ; gain = 96.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UDP_v2' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/hdl/UDP_v2.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UDP_v1_0_S00_AXI' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/hdl/UDP_v2_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/hdl/UDP_v2_S00_AXI.v:255]
INFO: [Synth 8-226] default block is never used [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/hdl/UDP_v2_S00_AXI.v:396]
INFO: [Synth 8-638] synthesizing module 'UDP_top' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:113]
INFO: [Synth 8-3491] module 'byte_data' declared at 'c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/data.vhd:27' bound to instance 'data' of component 'byte_data' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:137]
INFO: [Synth 8-638] synthesizing module 'byte_data' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/data.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'byte_data' (1#1) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/data.vhd:40]
INFO: [Synth 8-3491] module 'add_crc32' declared at 'c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/i_add_crc32.vhd:24' bound to instance 'i_add_crc32' of component 'add_crc32' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:149]
INFO: [Synth 8-638] synthesizing module 'add_crc32' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/i_add_crc32.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element v_crc_reg was removed.  [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/i_add_crc32.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'add_crc32' (2#1) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/i_add_crc32.vhd:32]
INFO: [Synth 8-3491] module 'add_preamble' declared at 'c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/i_add_preamble.vhd:23' bound to instance 'i_add_preamble' of component 'add_preamble' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:156]
INFO: [Synth 8-638] synthesizing module 'add_preamble' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/i_add_preamble.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'add_preamble' (3#1) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/i_add_preamble.vhd:31]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d0' to cell 'ODDR' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:179]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d1' to cell 'ODDR' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:181]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d2' to cell 'ODDR' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:183]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d3' to cell 'ODDR' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:185]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_ctl' to cell 'ODDR' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:189]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_c' to cell 'ODDR' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:193]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clocking' to cell 'PLLE2_BASE' [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'UDP_top' (4#1) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/Interface.vhd:61]
INFO: [Synth 8-6155] done synthesizing module 'UDP_v1_0_S00_AXI' (5#1) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/hdl/UDP_v2_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'UDP_v2' (6#1) [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/hdl/UDP_v2.v:4]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_mdio
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_int_b
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_pme_b
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxck
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxctl
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[3]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[2]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[1]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[0]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 486.379 ; gain = 151.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 486.379 ; gain = 151.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 486.379 ; gain = 151.871
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 504.891 ; gain = 170.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 5     
	  64 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	  64 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	  64 Input      2 Bit        Muxes := 2     
	  64 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module byte_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  64 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	  64 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  64 Input      2 Bit        Muxes := 2     
	  64 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module add_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module add_preamble 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UDP_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module UDP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element UDP_v1_0_S00_AXI_inst/interface/data/busy_reg was removed.  [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/data.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element UDP_v1_0_S00_AXI_inst/interface/data/user_data_reg was removed.  [c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/IPs/UDP_V2/ip_repo/UDP_2/src/data.vhd:305]
INFO: [Synth 8-5546] ROM "UDP_v1_0_S00_AXI_inst/interface/data/busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UDP_v1_0_S00_AXI_inst/interface/data/user_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UDP_v1_0_S00_AXI_inst/interface/data/data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "UDP_v1_0_S00_AXI_inst/interface/data/read_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design UDP_v2 has port eth_mdc driven by constant 0
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_mdio
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_int_b
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_pme_b
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_rxck
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_rxctl
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_rxd[3]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_rxd[2]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_rxd[1]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port eth_rxd[0]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design UDP_v2 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'UDP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'UDP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'UDP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'UDP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (UDP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module UDP_v2.
WARNING: [Synth 8-3332] Sequential element (UDP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module UDP_v2.
WARNING: [Synth 8-3332] Sequential element (UDP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module UDP_v2.
WARNING: [Synth 8-3332] Sequential element (UDP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module UDP_v2.
WARNING: [Synth 8-3332] Sequential element (UDP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module UDP_v2.
WARNING: [Synth 8-3332] Sequential element (UDP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module UDP_v2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/doutctl_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \UDP_v1_0_S00_AXI_inst/interface/dout_reg[0]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|UDP_v2      | UDP_v1_0_S00_AXI_inst/interface/i_add_preamble/delay_data_enable_reg[6] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UDP_v2      | UDP_v1_0_S00_AXI_inst/interface/tx_ready_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|UDP_v2      | UDP_v1_0_S00_AXI_inst/interface/i_add_preamble/delay_data_reg[63]       | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |    10|
|3     |LUT1       |     4|
|4     |LUT2       |    34|
|5     |LUT3       |    22|
|6     |LUT4       |    50|
|7     |LUT5       |    29|
|8     |LUT6       |   162|
|9     |ODDR       |     6|
|10    |PLLE2_BASE |     1|
|11    |SRL16E     |    10|
|12    |FDCE       |    29|
|13    |FDRE       |   290|
|14    |FDSE       |    16|
|15    |IBUF       |    59|
|16    |OBUF       |    73|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+-----------------+------+
|      |Instance                |Module           |Cells |
+------+------------------------+-----------------+------+
|1     |top                     |                 |   799|
|2     |  UDP_v1_0_S00_AXI_inst |UDP_v1_0_S00_AXI |   663|
|3     |    interface           |UDP_top          |   384|
|4     |      data              |byte_data        |   238|
|5     |      i_add_crc32       |add_crc32        |    51|
|6     |      i_add_preamble    |add_preamble     |    40|
+------+------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 718.703 ; gain = 384.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 785.410 ; gain = 462.375
INFO: [Common 17-1381] The checkpoint 'c:/Users/xujia/OneDrive/SurfaceBook/Project/FPGA/ICGTRMM1/Control_Blocks/Control_Blocks/MBS_V1/MicroBlazeServer.tmp/udp_v2_project/UDP_v2_project.runs/synth_1/UDP_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UDP_v2_utilization_synth.rpt -pb UDP_v2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 785.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 16:49:23 2018...
