verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DCT2D.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/Huffman.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DoubleFifo.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/HeaderRAM.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZZ_TOP.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/QUANT_TOP.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROMR.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAM.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/AC_ROM.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FIFO.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/SingleSM.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/verilog/wb_async_reg.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/AC_CR_ROM.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/SUB_RAMZ.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DCT1D.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JpegEnc.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/r_divider.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/FDCT.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DC_ROM.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/MDCT_PKG.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DC_CR_ROM.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd
verilog work top.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JFIFGen.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/QUANTIZER.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/HostIF.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROME.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RleDoubleFifo.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RLE_TOP.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ROMO.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/MDCT.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/DBUFCTL.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ZIGZAG.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/ByteStuffer.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/CtrlSM.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/OutMux.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/RAMZ.vhd
vhdl work /home/travis/build/rohitk-singh/litex-buildenv/gateware/encoder/vhdl/JPEG_PKG.vhd
verilog work /home/travis/build/rohitk-singh/litex-buildenv/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v
