# compile vhdl design source files
vhdl work  \
"../../../../Lab_12.srcs/sources_1/imports/sim_1/imports/new/Generic_ALU.vhd" \
"../../../../Lab_12.srcs/sim_1/new/ALU_Testbench.vhd" \

# Do not sort compile order
nosort
