    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Pin_1
Pin_1__0__DM__MASK EQU 0x07
Pin_1__0__DM__SHIFT EQU 0
Pin_1__0__DR EQU CYREG_PRT2_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__0__MASK EQU 0x01
Pin_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_1__0__OUT_SEL_SHIFT EQU 0
Pin_1__0__OUT_SEL_VAL EQU 1
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__0__PC EQU CYREG_PRT2_PC
Pin_1__0__PC2 EQU CYREG_PRT2_PC2
Pin_1__0__PORT EQU 2
Pin_1__0__PS EQU CYREG_PRT2_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__MASK EQU 0x01
Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__PC EQU CYREG_PRT2_PC
Pin_1__PC2 EQU CYREG_PRT2_PC2
Pin_1__PORT EQU 2
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 0

; Pin_2
Pin_2__0__DM__MASK EQU 0x38
Pin_2__0__DM__SHIFT EQU 3
Pin_2__0__DR EQU CYREG_PRT2_DR
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2__0__HSIOM_MASK EQU 0x000000F0
Pin_2__0__HSIOM_SHIFT EQU 4
Pin_2__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2__0__MASK EQU 0x02
Pin_2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_2__0__OUT_SEL_SHIFT EQU 2
Pin_2__0__OUT_SEL_VAL EQU 2
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__0__PC EQU CYREG_PRT2_PC
Pin_2__0__PC2 EQU CYREG_PRT2_PC2
Pin_2__0__PORT EQU 2
Pin_2__0__PS EQU CYREG_PRT2_PS
Pin_2__0__SHIFT EQU 1
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2__MASK EQU 0x02
Pin_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2__PC EQU CYREG_PRT2_PC
Pin_2__PC2 EQU CYREG_PRT2_PC2
Pin_2__PORT EQU 2
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 1

; Pin_3
Pin_3__0__DM__MASK EQU 0x1C0
Pin_3__0__DM__SHIFT EQU 6
Pin_3__0__DR EQU CYREG_PRT2_DR
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_3__0__HSIOM_MASK EQU 0x00000F00
Pin_3__0__HSIOM_SHIFT EQU 8
Pin_3__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_3__0__MASK EQU 0x04
Pin_3__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_3__0__OUT_SEL_SHIFT EQU 4
Pin_3__0__OUT_SEL_VAL EQU 3
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_3__0__PC EQU CYREG_PRT2_PC
Pin_3__0__PC2 EQU CYREG_PRT2_PC2
Pin_3__0__PORT EQU 2
Pin_3__0__PS EQU CYREG_PRT2_PS
Pin_3__0__SHIFT EQU 2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INTCFG EQU CYREG_PRT2_INTCFG
Pin_3__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_3__MASK EQU 0x04
Pin_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_3__PC EQU CYREG_PRT2_PC
Pin_3__PC2 EQU CYREG_PRT2_PC2
Pin_3__PORT EQU 2
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 2

; UART_1_BUART
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_01
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_01
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_02
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_02

; UART_1_IntClock
UART_1_IntClock__DIVIDER_MASK EQU 0x0000FFFF
UART_1_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_IntClock__ENABLE_MASK EQU 0x80000000
UART_1_IntClock__MASK EQU 0x80000000
UART_1_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; WS2812driver_1
WS2812driver_1_pulseGen_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
WS2812driver_1_pulseGen_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
WS2812driver_1_pulseGen_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
WS2812driver_1_pulseGen_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
WS2812driver_1_pulseGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
WS2812driver_1_pulseGen_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
WS2812driver_1_pulseGen_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
WS2812driver_1_pulseGen_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
WS2812driver_1_pulseGen_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
WS2812driver_1_pulseGen_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
WS2812driver_1_pulseGen_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
WS2812driver_1_pulseGen_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
WS2812driver_1_pulseGen_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
WS2812driver_1_pulseGen_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
WS2812driver_1_pulseGen_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
WS2812driver_1_pulseGen_u0__A0_REG EQU CYREG_UDB_W8_A0_00
WS2812driver_1_pulseGen_u0__A1_REG EQU CYREG_UDB_W8_A1_00
WS2812driver_1_pulseGen_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
WS2812driver_1_pulseGen_u0__D0_REG EQU CYREG_UDB_W8_D0_00
WS2812driver_1_pulseGen_u0__D1_REG EQU CYREG_UDB_W8_D1_00
WS2812driver_1_pulseGen_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
WS2812driver_1_pulseGen_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
WS2812driver_1_pulseGen_u0__F0_REG EQU CYREG_UDB_W8_F0_00
WS2812driver_1_pulseGen_u0__F1_REG EQU CYREG_UDB_W8_F1_00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 40000000
CYDEV_BCLK__HFCLK__KHZ EQU 40000
CYDEV_BCLK__HFCLK__MHZ EQU 40
CYDEV_BCLK__SYSCLK__HZ EQU 40000000
CYDEV_BCLK__SYSCLK__KHZ EQU 40000
CYDEV_BCLK__SYSCLK__MHZ EQU 40
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
