// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "serial_communication")
  (DATE "05/08/2019 19:24:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE BT_UART_TX\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1060:1060:1060) (1112:1112:1112))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1475:1475:1475) (1468:1468:1468))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2321:2321:2321) (2249:2249:2249))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2339:2339:2339) (2272:2272:2272))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1846:1846:1846) (1828:1828:1828))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1947:1947:1947) (1958:1958:1958))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1844:1844:1844) (1823:1823:1823))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1876:1876:1876) (1864:1864:1864))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE out\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1331:1331:1331) (1370:1370:1370))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (730:730:730) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1971:1971:1971) (1968:1968:1968))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1962:1962:1962) (1896:1896:1896))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE cnt\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (879:879:879) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (543:543:543))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE reset\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (500:500:500) (557:557:557))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (421:421:421))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (PORT ena (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (572:572:572))
        (PORT datab (336:336:336) (432:432:432))
        (PORT datac (290:290:290) (381:381:381))
        (PORT datad (972:972:972) (955:955:955))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (570:570:570))
        (PORT datab (333:333:333) (429:429:429))
        (PORT datac (780:780:780) (796:796:796))
        (PORT datad (447:447:447) (496:496:496))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (572:572:572))
        (PORT datab (335:335:335) (431:431:431))
        (PORT datac (286:286:286) (373:373:373))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (PORT ena (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (589:589:589))
        (PORT datab (543:543:543) (595:595:595))
        (PORT datad (435:435:435) (445:445:445))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (589:589:589))
        (PORT datab (541:541:541) (594:594:594))
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (434:434:434) (444:444:444))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (588:588:588))
        (PORT datab (541:541:541) (594:594:594))
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (434:434:434) (444:444:444))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (445:445:445))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1405:1405:1405))
        (PORT datab (347:347:347) (449:449:449))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (668:668:668) (699:699:699))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (PORT ena (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1403:1403:1403))
        (PORT datab (344:344:344) (445:445:445))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (787:787:787))
        (PORT datab (323:323:323) (412:412:412))
        (PORT datac (312:312:312) (412:412:412))
        (PORT datad (1329:1329:1329) (1353:1353:1353))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (PORT ena (1496:1496:1496) (1467:1467:1467))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datac (257:257:257) (338:338:338))
        (PORT datad (431:431:431) (485:485:485))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (PORT ena (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (850:850:850))
        (PORT datab (329:329:329) (421:421:421))
        (PORT datad (294:294:294) (373:373:373))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (392:392:392))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (PORT ena (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (415:415:415))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT asdata (1178:1178:1178) (1224:1224:1224))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (488:488:488))
        (PORT datab (472:472:472) (498:498:498))
        (PORT datad (303:303:303) (386:386:386))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (366:366:366))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[5\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (375:375:375))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[7\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[8\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[9\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[11\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[12\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[13\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[14\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[15\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[16\]\~36)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|Baud8GeneratorAcc\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2112:2112:2112) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (483:483:483))
        (PORT datab (319:319:319) (422:422:422))
        (PORT datac (285:285:285) (380:380:380))
        (PORT datad (301:301:301) (383:383:383))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|bit_spacing\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (774:774:774))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|bit_spacing\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (706:706:706) (733:733:733))
        (PORT datad (795:795:795) (843:843:843))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|bit_spacing\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|bit_spacing\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (777:777:777))
        (PORT datad (281:281:281) (366:366:366))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|bit_spacing\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|bit_spacing\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (775:775:775))
        (PORT datab (311:311:311) (405:405:405))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|bit_spacing\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|bit_spacing\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (399:399:399))
        (PORT datab (842:842:842) (887:887:887))
        (PORT datac (264:264:264) (350:350:350))
        (PORT datad (281:281:281) (367:367:367))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|bit_spacing\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (778:778:778))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|bit_spacing\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2108:2108:2108))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (392:392:392))
        (PORT datab (314:314:314) (408:408:408))
        (PORT datac (252:252:252) (331:331:331))
        (PORT datad (270:270:270) (350:350:350))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (485:485:485))
        (PORT datab (321:321:321) (424:424:424))
        (PORT datac (285:285:285) (381:381:381))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (483:483:483))
        (PORT datab (468:468:468) (494:494:494))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (545:545:545))
        (PORT datab (319:319:319) (422:422:422))
        (PORT datac (286:286:286) (383:383:383))
        (PORT datad (435:435:435) (453:453:453))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (319:319:319) (433:433:433))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (485:485:485))
        (PORT datab (321:321:321) (423:423:423))
        (PORT datac (285:285:285) (380:380:380))
        (PORT datad (302:302:302) (385:385:385))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE BT_UART_RX\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (649:649:649) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_sync_inv\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (3419:3419:3419) (3715:3715:3715))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_sync_inv\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_sync_inv\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_sync_inv\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_cnt_inv\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (395:395:395))
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_cnt_inv\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_cnt_inv\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (392:392:392))
        (PORT datab (840:840:840) (887:887:887))
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_cnt_inv\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_bit_inv\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (386:386:386))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_bit_inv)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (282:282:282))
        (PORT datab (464:464:464) (490:490:490))
        (PORT datad (291:291:291) (367:367:367))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1554:1554:1554) (1566:1566:1566))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (479:479:479))
        (PORT datab (318:318:318) (420:420:420))
        (PORT datac (287:287:287) (383:383:383))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (473:473:473) (500:500:500))
        (PORT datac (802:802:802) (848:848:848))
        (PORT datad (304:304:304) (386:386:386))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT asdata (861:861:861) (904:904:904))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (512:512:512))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (512:512:512))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (541:541:541))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (PORT ena (1496:1496:1496) (1467:1467:1467))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1023:1023:1023) (1044:1044:1044))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT asdata (1177:1177:1177) (1224:1224:1224))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT asdata (715:715:715) (809:809:809))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (PORT ena (1496:1496:1496) (1467:1467:1467))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (983:983:983) (1004:1004:1004))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (425:425:425) (479:479:479))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (510:510:510))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (464:464:464) (509:509:509))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (373:373:373))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (PORT ena (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT asdata (1189:1189:1189) (1236:1236:1236))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT asdata (833:833:833) (890:890:890))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (PORT ena (1488:1488:1488) (1473:1473:1473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (983:983:983) (1004:1004:1004))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (424:424:424) (476:476:476))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|cntr_cout\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (457:457:457))
        (PORT datab (333:333:333) (428:428:428))
        (PORT datac (292:292:292) (380:380:380))
        (PORT datad (230:230:230) (262:262:262))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (443:443:443))
        (PORT datad (218:218:218) (247:247:247))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (473:473:473) (522:522:522))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (445:445:445))
        (PORT datab (330:330:330) (422:422:422))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT asdata (1148:1148:1148) (1193:1193:1193))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1274:1274:1274) (1298:1298:1298))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (PORT ena (1694:1694:1694) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT asdata (1217:1217:1217) (1255:1255:1255))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT asdata (1140:1140:1140) (1194:1194:1194))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (668:668:668) (699:699:699))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (PORT ena (1694:1694:1694) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (763:763:763) (806:806:806))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (539:539:539))
        (PORT datab (309:309:309) (392:392:392))
        (PORT datad (452:452:452) (503:503:503))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (444:444:444))
        (PORT datab (327:327:327) (419:419:419))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (490:490:490))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (687:687:687) (717:717:717))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (PORT ena (1694:1694:1694) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT asdata (1186:1186:1186) (1226:1226:1226))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT asdata (869:869:869) (917:917:917))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (728:728:728) (753:753:753))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (PORT ena (1694:1694:1694) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT asdata (1191:1191:1191) (1232:1232:1232))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (544:544:544))
        (PORT datab (314:314:314) (400:400:400))
        (PORT datad (452:452:452) (505:505:505))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (774:774:774))
        (PORT datab (762:762:762) (758:758:758))
        (PORT datac (966:966:966) (949:949:949))
        (PORT datad (706:706:706) (696:696:696))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1029:1029:1029))
        (PORT datab (3756:3756:3756) (3754:3754:3754))
        (PORT datac (765:765:765) (816:816:816))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (228:228:228) (252:252:252))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|valid_wrreq\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (846:846:846))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (PORT ena (1183:1183:1183) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (620:620:620))
        (PORT datab (334:334:334) (431:431:431))
        (PORT datac (276:276:276) (371:371:371))
        (PORT datad (434:434:434) (448:448:448))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (458:458:458))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (459:459:459))
        (PORT datab (338:338:338) (434:434:434))
        (PORT datac (294:294:294) (383:383:383))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (443:443:443))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (292:292:292) (381:381:381))
        (PORT datad (292:292:292) (375:375:375))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (PORT ena (1183:1183:1183) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (460:460:460))
        (PORT datab (333:333:333) (431:431:431))
        (PORT datac (508:508:508) (579:579:579))
        (PORT datad (307:307:307) (395:395:395))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (PORT ena (1183:1183:1183) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (740:740:740) (790:790:790))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (PORT ena (1183:1183:1183) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (417:417:417))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datad (435:435:435) (448:448:448))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (621:621:621))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (277:277:277) (373:373:373))
        (PORT datad (435:435:435) (448:448:448))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (458:458:458))
        (PORT datab (334:334:334) (430:430:430))
        (PORT datad (230:230:230) (262:262:262))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (786:786:786) (833:833:833))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2092:2092:2092))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2138:2138:2138))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (524:524:524))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (807:807:807))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (667:667:667) (693:693:693))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (742:742:742) (789:789:789))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (532:532:532))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT asdata (1161:1161:1161) (1195:1195:1195))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1046:1046:1046) (1067:1067:1067))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (760:760:760) (801:801:801))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (951:951:951) (963:963:963))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (807:807:807))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (994:994:994) (1006:1006:1006))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2083:2083:2083))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1031:1031:1031) (1073:1073:1073))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (306:306:306) (390:390:390))
        (PORT datad (253:253:253) (324:324:324))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1021:1021:1021) (1032:1032:1032))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2083:2083:2083))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1084:1084:1084) (1130:1130:1130))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (492:492:492))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2125:2125:2125))
        (PORT asdata (1166:1166:1166) (1217:1217:1217))
        (PORT clrn (2154:2154:2154) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (496:496:496))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2124:2124:2124))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (745:745:745))
        (PORT datab (700:700:700) (696:696:696))
        (PORT datac (697:697:697) (702:702:702))
        (PORT datad (692:692:692) (689:689:689))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (952:952:952) (980:980:980))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2141:2141:2141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT asdata (1200:1200:1200) (1241:1241:1241))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (867:867:867))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (1339:1339:1339) (1367:1367:1367))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE read)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (865:865:865))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2147:2147:2147))
        (PORT asdata (892:892:892) (937:937:937))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT asdata (1170:1170:1170) (1214:1214:1214))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (726:726:726) (752:752:752))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE send_flag\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|valid_wrreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (3693:3693:3693) (4006:4006:4006))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (PORT ena (1160:1160:1160) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (667:667:667) (699:699:699))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (PORT ena (1377:1377:1377) (1315:1315:1315))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1011:1011:1011) (1037:1037:1037))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (522:522:522))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (751:751:751) (793:793:793))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT asdata (868:868:868) (916:916:916))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (527:527:527))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (PORT ena (1160:1160:1160) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (734:734:734) (761:761:761))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (PORT ena (1160:1160:1160) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT asdata (872:872:872) (931:931:931))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT asdata (1196:1196:1196) (1237:1237:1237))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (726:726:726))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (534:534:534))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT asdata (1130:1130:1130) (1177:1177:1177))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (514:514:514))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (PORT ena (1160:1160:1160) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (497:497:497) (553:553:553))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (527:527:527))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1014:1014:1014) (1049:1049:1049))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (369:369:369))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2130:2130:2130))
        (PORT ena (1458:1458:1458) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2127:2127:2127))
        (PORT asdata (1439:1439:1439) (1466:1466:1466))
        (PORT clrn (2153:2153:2153) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2127:2127:2127))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT clrn (2153:2153:2153) (2130:2130:2130))
        (PORT ena (1458:1458:1458) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1005:1005:1005) (1024:1024:1024))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2129:2129:2129))
        (PORT ena (1643:1643:1643) (1583:1583:1583))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|cntr_cout\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (402:402:402))
        (PORT datab (326:326:326) (417:417:417))
        (PORT datac (3720:3720:3720) (4018:4018:4018))
        (PORT datad (300:300:300) (386:386:386))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|cntr_cout\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (457:457:457))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (428:428:428) (436:436:436))
        (PORT datad (448:448:448) (464:464:464))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (798:798:798))
        (PORT datac (712:712:712) (750:750:750))
        (PORT datad (650:650:650) (640:640:640))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (416:416:416))
        (PORT datab (1074:1074:1074) (1093:1093:1093))
        (PORT datad (219:219:219) (249:249:249))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (482:482:482) (530:530:530))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2129:2129:2129))
        (PORT ena (1643:1643:1643) (1583:1583:1583))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (468:468:468) (526:526:526))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT asdata (1628:1628:1628) (1639:1639:1639))
        (PORT clrn (2152:2152:2152) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2152:2152:2152) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (441:441:441))
        (PORT datab (330:330:330) (424:424:424))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a7)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (723:723:723) (749:749:749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (725:725:725))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe17a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (1014:1014:1014))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ws_dgrp\|dffpipe16\|dffe18a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (699:699:699) (690:690:690))
        (PORT datad (631:631:631) (618:618:618))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrfull_eq_comp\|aneb_result_wire\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (PORT datab (494:494:494) (507:507:507))
        (PORT datac (428:428:428) (436:436:436))
        (PORT datad (4233:4233:4233) (4601:4601:4601))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (457:457:457))
        (PORT datab (338:338:338) (433:433:433))
        (PORT datad (222:222:222) (251:251:251))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (456:456:456))
        (PORT datab (337:337:337) (431:431:431))
        (PORT datad (221:221:221) (251:251:251))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (417:417:417))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (419:419:419))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (540:540:540))
        (PORT datab (331:331:331) (425:425:425))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1072:1072:1072) (1091:1091:1091))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (417:417:417))
        (PORT datab (1073:1073:1073) (1092:1092:1092))
        (PORT datad (220:220:220) (249:249:249))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (794:794:794))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2138:2138:2138))
        (PORT ena (1165:1165:1165) (1149:1149:1149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (415:415:415))
        (PORT datab (1069:1069:1069) (1087:1087:1087))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (701:701:701) (746:746:746))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT asdata (1085:1085:1085) (1080:1080:1080))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (PORT ena (1160:1160:1160) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (460:460:460))
        (PORT datab (330:330:330) (425:425:425))
        (PORT datac (295:295:295) (386:386:386))
        (PORT datad (300:300:300) (385:385:385))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|sub_parity10a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (513:513:513))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (376:376:376) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|parity9)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (407:407:407))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (PORT ena (1184:1184:1184) (1169:1169:1169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (461:461:461))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter8a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (694:694:694) (723:723:723))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2134:2134:2134))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2137:2137:2137))
        (PORT ena (1160:1160:1160) (1142:1142:1142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2145:2145:2145))
        (PORT asdata (1481:1481:1481) (1495:1495:1495))
        (PORT clrn (2172:2172:2172) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2101:2101:2101))
        (PORT asdata (1791:1791:1791) (1807:1807:1807))
        (PORT clrn (2172:2172:2172) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT asdata (1578:1578:1578) (1568:1568:1568))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|valid_rdreq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (737:737:737))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (PORT ena (1179:1179:1179) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (596:596:596))
        (PORT datab (337:337:337) (433:433:433))
        (PORT datad (428:428:428) (437:437:437))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (594:594:594))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (298:298:298) (392:392:392))
        (PORT datad (427:427:427) (436:436:436))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (433:433:433))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datad (232:232:232) (265:265:265))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|cntr_cout\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datac (475:475:475) (534:534:534))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (446:446:446))
        (PORT datab (328:328:328) (421:421:421))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a8)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (496:496:496) (551:551:551))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (774:774:774))
        (PORT datab (501:501:501) (567:567:567))
        (PORT datac (500:500:500) (557:557:557))
        (PORT datad (466:466:466) (522:522:522))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (442:442:442))
        (PORT datab (329:329:329) (423:423:423))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|sub_parity7a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (PORT ena (1179:1179:1179) (1167:1167:1167))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (456:456:456) (508:508:508))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|parity6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (PORT ena (947:947:947) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (595:595:595))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (300:300:300) (394:394:394))
        (PORT datad (428:428:428) (436:436:436))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (435:435:435))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (428:428:428))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datac (479:479:479) (538:538:538))
        (PORT datad (225:225:225) (257:257:257))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a5)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (447:447:447))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a6)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (667:667:667) (704:704:704))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (PORT ena (1377:1377:1377) (1315:1315:1315))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1007:1007:1007) (1081:1081:1081))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT asdata (1078:1078:1078) (1103:1103:1103))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1063:1063:1063) (1076:1076:1076))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (536:536:536))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (643:643:643) (664:664:664))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1123:1123:1123) (1155:1155:1155))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT asdata (1158:1158:1158) (1208:1208:1208))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1023:1023:1023) (1057:1057:1057))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT asdata (1074:1074:1074) (1088:1088:1088))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (453:453:453) (505:505:505))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1020:1020:1020) (1046:1046:1046))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2152:2152:2152))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT asdata (1178:1178:1178) (1224:1224:1224))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1015:1015:1015) (1041:1041:1041))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (688:688:688) (710:710:710))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1081:1081:1081) (1106:1106:1106))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2096:2096:2096))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2142:2142:2142))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2103:2103:2103))
        (PORT asdata (1165:1165:1165) (1202:1202:1202))
        (PORT clrn (2174:2174:2174) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (826:826:826))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|delayed_wrptr_g\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2175:2175:2175) (2150:2150:2150))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (508:508:508))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe14a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rs_dgwp\|dffpipe13\|dffe15a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2176:2176:2176) (2151:2151:2151))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (564:564:564))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (660:660:660) (690:690:690))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|aneb_result_wire\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdempty_eq_comp\|data_wire\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1036:1036:1036))
        (PORT datab (318:318:318) (406:406:406))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (685:685:685))
        (PORT datab (462:462:462) (472:472:472))
        (PORT datad (638:638:638) (624:624:624))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2102:2102:2102))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2173:2173:2173) (2149:2149:2149))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (881:881:881))
        (PORT datab (1044:1044:1044) (1059:1059:1059))
        (PORT datac (287:287:287) (389:389:389))
        (PORT datad (326:326:326) (424:424:424))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (881:881:881))
        (PORT datab (341:341:341) (428:428:428))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2101:2101:2101))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (602:602:602))
        (PORT datab (335:335:335) (445:445:445))
        (PORT datac (289:289:289) (391:391:391))
        (PORT datad (327:327:327) (425:425:425))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (885:885:885))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2101:2101:2101))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (464:464:464))
        (PORT datac (300:300:300) (410:410:410))
        (PORT datad (500:500:500) (558:558:558))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (437:437:437))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (768:768:768) (831:831:831))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2101:2101:2101))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (428:428:428))
        (PORT datab (341:341:341) (428:428:428))
        (PORT datac (300:300:300) (410:410:410))
        (PORT datad (324:324:324) (421:421:421))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (578:578:578))
        (PORT datad (751:751:751) (755:755:755))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT asdata (812:812:812) (813:813:813))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (366:366:366))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (367:367:367))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (377:377:377))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[16\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|BaudGeneratorAcc\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2093:2093:2093))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1404:1404:1404) (1375:1375:1375))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (609:609:609))
        (PORT datab (340:340:340) (451:451:451))
        (PORT datad (322:322:322) (419:419:419))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (885:885:885))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (503:503:503) (562:562:562))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2101:2101:2101))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (707:707:707) (744:744:744))
        (PORT datad (650:650:650) (646:646:646))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ram_address_a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1022:1022:1022) (1048:1048:1048))
        (PORT datad (1006:1006:1006) (1079:1079:1079))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (431:431:431))
        (IOPATH datab combout (441:441:441) (443:443:443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|ram_address_b\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (577:577:577))
        (PORT datad (466:466:466) (512:512:512))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (699:699:699) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (629:629:629) (735:735:735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE in\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (629:629:629) (735:735:735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3967:3967:3967))
        (PORT d[1] (3802:3802:3802) (4094:4094:4094))
        (PORT d[2] (3712:3712:3712) (3989:3989:3989))
        (PORT d[3] (3651:3651:3651) (3908:3908:3908))
        (PORT d[4] (3701:3701:3701) (3964:3964:3964))
        (PORT d[5] (3806:3806:3806) (4104:4104:4104))
        (PORT d[6] (3703:3703:3703) (3961:3961:3961))
        (PORT d[7] (3799:3799:3799) (4094:4094:4094))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1212:1212:1212))
        (PORT d[1] (1187:1187:1187) (1216:1216:1216))
        (PORT d[2] (1224:1224:1224) (1251:1251:1251))
        (PORT d[3] (1228:1228:1228) (1261:1261:1261))
        (PORT d[4] (1435:1435:1435) (1446:1446:1446))
        (PORT d[5] (1218:1218:1218) (1250:1250:1250))
        (PORT d[6] (1697:1697:1697) (1685:1685:1685))
        (PORT d[7] (988:988:988) (961:961:961))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1367:1367:1367))
        (PORT clk (2508:2508:2508) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT d[0] (2071:2071:2071) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (731:731:731))
        (PORT d[1] (841:841:841) (878:878:878))
        (PORT d[2] (830:830:830) (870:870:870))
        (PORT d[3] (830:830:830) (868:868:868))
        (PORT d[4] (881:881:881) (923:923:923))
        (PORT d[5] (865:865:865) (896:896:896))
        (PORT d[6] (1466:1466:1466) (1487:1487:1487))
        (PORT d[7] (783:783:783) (772:772:772))
        (PORT clk (2427:2427:2427) (2408:2408:2408))
        (PORT aclr (2507:2507:2507) (2498:2498:2498))
        (PORT stall (1569:1569:1569) (1680:1680:1680))
        (IOPATH (posedge aclr) q (347:347:347) (347:347:347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
      (HOLD aclr (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_tx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2405:2405:2405))
        (PORT ena (1212:1212:1212) (1155:1155:1155))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (737:737:737))
        (PORT datab (355:355:355) (460:460:460))
        (PORT datac (303:303:303) (413:413:413))
        (PORT datad (709:709:709) (707:707:707))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (775:775:775))
        (PORT datab (359:359:359) (465:465:465))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (720:720:720) (719:719:719))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1334:1334:1334))
        (PORT datab (338:338:338) (448:448:448))
        (PORT datac (689:689:689) (685:685:685))
        (PORT datad (714:714:714) (711:711:711))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (742:742:742))
        (PORT datab (336:336:336) (446:446:446))
        (PORT datac (692:692:692) (687:687:687))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|tx\|TxD\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (438:438:438))
        (PORT datab (501:501:501) (556:556:556))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|tx\|TxD)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2101:2101:2101))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE receive_flag\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE UART0\|rx\|RxD_data_ready\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1982:1982:1982) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (772:772:772) (817:817:817))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (479:479:479) (531:531:531))
        (PORT datad (783:783:783) (828:828:828))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (360:360:360))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (278:278:278) (359:359:359))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data_r\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2089:2089:2089))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1463:1463:1463) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1389:1389:1389) (1423:1423:1423))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ram_address_a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|rdptr_g1p\|counter5a0\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|ram_address_b\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datac (287:287:287) (374:374:374))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1475:1475:1475))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1469:1469:1469) (1491:1491:1491))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1404:1404:1404))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1458:1458:1458))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1436:1436:1436))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1462:1462:1462))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE UART0\|rx\|RxD_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1529:1529:1529))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE UART0\|rx\|RxD_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2087:2087:2087))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (857:857:857))
        (PORT d[1] (824:824:824) (856:856:856))
        (PORT d[2] (800:800:800) (829:829:829))
        (PORT d[3] (792:792:792) (822:822:822))
        (PORT d[4] (822:822:822) (850:850:850))
        (PORT d[5] (827:827:827) (859:859:859))
        (PORT d[6] (828:828:828) (862:862:862))
        (PORT d[7] (831:831:831) (864:864:864))
        (PORT clk (2459:2459:2459) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1077:1077:1077))
        (PORT d[1] (1764:1764:1764) (1774:1774:1774))
        (PORT d[2] (1084:1084:1084) (1094:1094:1094))
        (PORT d[3] (1048:1048:1048) (1063:1063:1063))
        (PORT d[4] (1103:1103:1103) (1111:1111:1111))
        (PORT d[5] (1138:1138:1138) (1147:1147:1147))
        (PORT d[6] (1123:1123:1123) (1132:1132:1132))
        (PORT d[7] (990:990:990) (959:959:959))
        (PORT clk (2455:2455:2455) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1232:1232:1232))
        (PORT clk (2455:2455:2455) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2478:2478:2478))
        (PORT d[0] (1950:1950:1950) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1117:1117:1117))
        (PORT d[1] (1466:1466:1466) (1479:1479:1479))
        (PORT d[2] (1464:1464:1464) (1493:1493:1493))
        (PORT d[3] (1164:1164:1164) (1194:1194:1194))
        (PORT d[4] (1163:1163:1163) (1191:1191:1191))
        (PORT d[5] (1126:1126:1126) (1155:1155:1155))
        (PORT d[6] (1675:1675:1675) (1681:1681:1681))
        (PORT d[7] (1359:1359:1359) (1308:1308:1308))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (PORT aclr (2493:2493:2493) (2485:2485:2485))
        (PORT stall (1770:1770:1770) (1841:1841:1841))
        (IOPATH (posedge aclr) q (347:347:347) (347:347:347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD stall (posedge clk) (222:222:222))
      (HOLD aclr (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE UART0\|uart_fifo_rx\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block11a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3638:3638:3638) (3937:3937:3937))
        (PORT datac (774:774:774) (800:800:800))
        (PORT datad (398:398:398) (398:398:398))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[0\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (844:844:844))
        (PORT datab (3641:3641:3641) (3940:3940:3940))
        (PORT datac (407:407:407) (406:406:406))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (852:852:852))
        (PORT datab (3634:3634:3634) (3932:3932:3932))
        (PORT datac (436:436:436) (440:440:440))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[2\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (3635:3635:3635) (3932:3932:3932))
        (PORT datac (778:778:778) (804:804:804))
        (PORT datad (424:424:424) (423:423:423))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[3\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (3641:3641:3641) (3940:3940:3940))
        (PORT datac (772:772:772) (797:797:797))
        (PORT datad (399:399:399) (398:398:398))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[4\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (3633:3633:3633) (3931:3931:3931))
        (PORT datac (779:779:779) (805:805:805))
        (PORT datad (423:423:423) (422:422:422))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[5\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (3636:3636:3636) (3934:3934:3934))
        (PORT datac (776:776:776) (802:802:802))
        (PORT datad (401:401:401) (402:402:402))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[6\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE out\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (3637:3637:3637) (3935:3935:3935))
        (PORT datac (776:776:776) (801:801:801))
        (PORT datad (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE out\[7\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
)
