start-time: 2022-07-14 22:01:58.260373

Environment:
               test-name: Rsd
            test-dirpath: /home/alain/Surelog/third_party/tests/Rsd/Processor/Src
           test-filepath: /home/alain/Surelog/third_party/tests/Rsd/Processor/Src/Rsd.sl
       workspace-dirpath: /home/alain/Surelog
        surelog-filepath: /home/alain/Surelog/tests/NameCollisionBind/bin/surelog
      uhdm_dump-filepath: /home/alain/Surelog/tests/NameCollisionBind/third_party/UHDM/bin/uhdm-dump
          uvm-reldirpath: ../../../../UVM
          output-dirpath: /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd
     golden-log-filepath: /home/alain/Surelog/third_party/tests/Rsd/Processor/Src/Rsd.log
    surelog-log-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd/Rsd.log
  uhdm-slpp_all-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd/slpp_all/surelog.uhdm
 uhdm-slpp_unit-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd/slpp_unit/surelog.uhdm
  uhdm-dump-log-filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd/uhdm.dump
roundtrip-output-dirpath: /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd/roundtrip
  roundtrip_log_filepath: /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd/roundtrip/roundtrip.log
                    tool: None


Snapshot ...
Found 502 files & directories


Running Surelog ...
start-time: 2022-07-14 22:01:58.266829
Loaded command line: -parse -elabuhdm -verbose -DVERILATOR=1 --assert -sv --top-module Main_Zynq_Wrapper -Wno-WIDTH -Wno-INITIALDLY -Wno-UNOPTFLAT +define+RSD_FUNCTIONAL_SIMULATION +define+RSD_FUNCTIONAL_SIMULATION_VERILATOR +define+RSD_MARCH_INT_ISSUE_WIDTH=2 --Mdir ../Project/Verilator/obj_dir +incdir+. --trace -CFLAGS -Os -output-split 15000 ./MicroArchConf.sv ./BasicTypes.sv ./Memory/MemoryMapTypes.sv ./Cache/CacheSystemTypes.sv ./Memory/MemoryTypes.sv ./Decoder/OpFormat.sv ./Decoder/MicroOp.sv ./RegisterFile/BypassTypes.sv ./FetchUnit/FetchUnitTypes.sv ./LoadStoreUnit/LoadStoreUnitTypes.sv ./RenameLogic/RenameLogicTypes.sv ./Scheduler/SchedulerTypes.sv ./Pipeline/PipelineTypes.sv ./IO/IO_UnitTypes.sv ./Privileged/CSR_UnitTypes.sv ./Debug/DebugTypes.sv ./Main_Zynq_Wrapper.sv ./Main_Zynq.sv ./Core.sv ./Pipeline/FetchStage/NextPCStage.sv ./Pipeline/FetchStage/NextPCStageIF.sv ./Pipeline/FetchStage/FetchStage.sv ./Pipeline/FetchStage/FetchStageIF.sv ./Pipeline/FetchStage/PC.sv ./Pipeline/PreDecodeStage.sv ./Pipeline/PreDecodeStageIF.sv ./Pipeline/DecodeStage.sv ./Pipeline/DecodeStageIF.sv ./Pipeline/RenameStage.sv ./Pipeline/RenameStageIF.sv ./Pipeline/DispatchStage.sv ./Pipeline/DispatchStageIF.sv ./Pipeline/ScheduleStage.sv ./Pipeline/ScheduleStageIF.sv ./Pipeline/IntegerBackEnd/IntegerIssueStage.sv ./Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv ./Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv ./Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv ./Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv ./Pipeline/IntegerBackEnd/IntegerExecutionStage.sv ./Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv ./Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv ./Pipeline/MemoryBackEnd/MemoryIssueStage.sv ./Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv ./Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv ./Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv ./Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv ./Pipeline/MemoryBackEnd/MemoryExecutionStage.sv ./Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv ./Pipeline/MemoryBackEnd/MemoryAccessStage.sv ./Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv ./Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv ./Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv ./Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv ./Pipeline/CommitStageIF.sv ./Pipeline/CommitStage.sv ./RegisterFile/RegisterFile.sv ./RegisterFile/RegisterFileIF.sv ./RegisterFile/BypassController.sv ./RegisterFile/BypassNetwork.sv ./RegisterFile/BypassNetworkIF.sv ./RegisterFile/VectorBypassNetwork.sv ./ExecUnit/BitCounter.sv ./ExecUnit/IntALU.sv ./ExecUnit/Shifter.sv ./ExecUnit/MultiplierUnit.sv ./ExecUnit/VectorUnit.sv ./ExecUnit/PipelinedRefDivider.sv ./ExecUnit/DividerUnit.sv ./MulDivUnit/MulDivUnitIF.sv ./MulDivUnit/MulDivUnit.sv ./LoadStoreUnit/LoadStoreUnit.sv ./LoadStoreUnit/LoadStoreUnitIF.sv ./LoadStoreUnit/LoadQueue.sv ./LoadStoreUnit/StoreQueue.sv ./LoadStoreUnit/StoreCommitter.sv ./RenameLogic/RenameLogic.sv ./RenameLogic/RenameLogicIF.sv ./RenameLogic/ActiveListIF.sv ./RenameLogic/ActiveList.sv ./RenameLogic/RMT.sv ./RenameLogic/RetirementRMT.sv ./RenameLogic/RenameLogicCommitter.sv ./Decoder/Decoder.sv ./Decoder/DecodedBranchResolver.sv ./FetchUnit/BTB.sv ./FetchUnit/BranchPredictor.sv ./FetchUnit/Gshare.sv ./FetchUnit/Bimodal.sv ./Scheduler/SchedulerIF.sv ./Scheduler/IssueQueue.sv ./Scheduler/ReplayQueue.sv ./Scheduler/WakeupSelectIF.sv ./Scheduler/DestinationRAM.sv ./Scheduler/ReadyBitTable.sv ./Scheduler/Scheduler.sv ./Scheduler/SelectLogic.sv ./Scheduler/SourceCAM.sv ./Scheduler/WakeupLogic.sv ./Scheduler/WakeupPipelineRegister.sv ./Scheduler/ProducerMatrix.sv ./Scheduler/MemoryDependencyPredictor.sv ./Cache/CacheSystemIF.sv ./Cache/DCache.sv ./Cache/DCacheIF.sv ./Cache/ICache.sv ./Cache/MemoryAccessController.sv ./Cache/CacheFlushManager.sv ./Cache/CacheFlushManagerIF.sv ./Memory/Memory.sv ./Recovery/RecoveryManager.sv ./Recovery/RecoveryManagerIF.sv ./ControllerIF.sv ./Controller.sv ./ResetController.sv ./Privileged/InterruptController.sv ./Privileged/CSR_Unit.sv ./Privileged/CSR_UnitIF.sv ./IO/IO_Unit.sv ./IO/IO_UnitIF.sv ./Primitives/FlipFlop.sv ./Primitives/FreeList.sv ./Primitives/Queue.sv ./Primitives/RAM.sv ./Primitives/LRU_Counter.sv ./Primitives/Picker.sv ./Primitives/Multiplier.sv ./Primitives/Divider.sv ./Debug/Debug.sv ./Debug/DebugIF.sv ./Debug/PerformanceCounter.sv ./Debug/PerformanceCounterIF.sv ./Memory/Axi4LiteControlRegisterIF.sv ./Memory/Axi4LiteControlRegister.sv ./Memory/ControlQueue.sv ./Memory/Axi4Memory.sv ./Memory/Axi4MemoryIF.sv ./Memory/MemoryReadReqQueue.sv ./Memory/MemoryWriteDataQueue.sv ./Memory/MemoryLatencySimulator.sv ./SysDeps/Verilator/VerilatorHelper.sv
Processed command line: -parse -elabuhdm -verbose -DVERILATOR=1 --assert -sv --top-module Main_Zynq_Wrapper -Wno-WIDTH -Wno-INITIALDLY -Wno-UNOPTFLAT +define+RSD_FUNCTIONAL_SIMULATION +define+RSD_FUNCTIONAL_SIMULATION_VERILATOR +define+RSD_MARCH_INT_ISSUE_WIDTH=2 --Mdir ../Project/Verilator/obj_dir +incdir+. --trace -CFLAGS -Os -output-split 15000 ./MicroArchConf.sv ./BasicTypes.sv ./Memory/MemoryMapTypes.sv ./Cache/CacheSystemTypes.sv ./Memory/MemoryTypes.sv ./Decoder/OpFormat.sv ./Decoder/MicroOp.sv ./RegisterFile/BypassTypes.sv ./FetchUnit/FetchUnitTypes.sv ./LoadStoreUnit/LoadStoreUnitTypes.sv ./RenameLogic/RenameLogicTypes.sv ./Scheduler/SchedulerTypes.sv ./Pipeline/PipelineTypes.sv ./IO/IO_UnitTypes.sv ./Privileged/CSR_UnitTypes.sv ./Debug/DebugTypes.sv ./Main_Zynq_Wrapper.sv ./Main_Zynq.sv ./Core.sv ./Pipeline/FetchStage/NextPCStage.sv ./Pipeline/FetchStage/NextPCStageIF.sv ./Pipeline/FetchStage/FetchStage.sv ./Pipeline/FetchStage/FetchStageIF.sv ./Pipeline/FetchStage/PC.sv ./Pipeline/PreDecodeStage.sv ./Pipeline/PreDecodeStageIF.sv ./Pipeline/DecodeStage.sv ./Pipeline/DecodeStageIF.sv ./Pipeline/RenameStage.sv ./Pipeline/RenameStageIF.sv ./Pipeline/DispatchStage.sv ./Pipeline/DispatchStageIF.sv ./Pipeline/ScheduleStage.sv ./Pipeline/ScheduleStageIF.sv ./Pipeline/IntegerBackEnd/IntegerIssueStage.sv ./Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv ./Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv ./Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv ./Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv ./Pipeline/IntegerBackEnd/IntegerExecutionStage.sv ./Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv ./Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv ./Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv ./Pipeline/MemoryBackEnd/MemoryIssueStage.sv ./Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv ./Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv ./Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv ./Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv ./Pipeline/MemoryBackEnd/MemoryExecutionStage.sv ./Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv ./Pipeline/MemoryBackEnd/MemoryAccessStage.sv ./Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv ./Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv ./Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv ./Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv ./Pipeline/CommitStageIF.sv ./Pipeline/CommitStage.sv ./RegisterFile/RegisterFile.sv ./RegisterFile/RegisterFileIF.sv ./RegisterFile/BypassController.sv ./RegisterFile/BypassNetwork.sv ./RegisterFile/BypassNetworkIF.sv ./RegisterFile/VectorBypassNetwork.sv ./ExecUnit/BitCounter.sv ./ExecUnit/IntALU.sv ./ExecUnit/Shifter.sv ./ExecUnit/MultiplierUnit.sv ./ExecUnit/VectorUnit.sv ./ExecUnit/PipelinedRefDivider.sv ./ExecUnit/DividerUnit.sv ./MulDivUnit/MulDivUnitIF.sv ./MulDivUnit/MulDivUnit.sv ./LoadStoreUnit/LoadStoreUnit.sv ./LoadStoreUnit/LoadStoreUnitIF.sv ./LoadStoreUnit/LoadQueue.sv ./LoadStoreUnit/StoreQueue.sv ./LoadStoreUnit/StoreCommitter.sv ./RenameLogic/RenameLogic.sv ./RenameLogic/RenameLogicIF.sv ./RenameLogic/ActiveListIF.sv ./RenameLogic/ActiveList.sv ./RenameLogic/RMT.sv ./RenameLogic/RetirementRMT.sv ./RenameLogic/RenameLogicCommitter.sv ./Decoder/Decoder.sv ./Decoder/DecodedBranchResolver.sv ./FetchUnit/BTB.sv ./FetchUnit/BranchPredictor.sv ./FetchUnit/Gshare.sv ./FetchUnit/Bimodal.sv ./Scheduler/SchedulerIF.sv ./Scheduler/IssueQueue.sv ./Scheduler/ReplayQueue.sv ./Scheduler/WakeupSelectIF.sv ./Scheduler/DestinationRAM.sv ./Scheduler/ReadyBitTable.sv ./Scheduler/Scheduler.sv ./Scheduler/SelectLogic.sv ./Scheduler/SourceCAM.sv ./Scheduler/WakeupLogic.sv ./Scheduler/WakeupPipelineRegister.sv ./Scheduler/ProducerMatrix.sv ./Scheduler/MemoryDependencyPredictor.sv ./Cache/CacheSystemIF.sv ./Cache/DCache.sv ./Cache/DCacheIF.sv ./Cache/ICache.sv ./Cache/MemoryAccessController.sv ./Cache/CacheFlushManager.sv ./Cache/CacheFlushManagerIF.sv ./Memory/Memory.sv ./Recovery/RecoveryManager.sv ./Recovery/RecoveryManagerIF.sv ./ControllerIF.sv ./Controller.sv ./ResetController.sv ./Privileged/InterruptController.sv ./Privileged/CSR_Unit.sv ./Privileged/CSR_UnitIF.sv ./IO/IO_Unit.sv ./IO/IO_UnitIF.sv ./Primitives/FlipFlop.sv ./Primitives/FreeList.sv ./Primitives/Queue.sv ./Primitives/RAM.sv ./Primitives/LRU_Counter.sv ./Primitives/Picker.sv ./Primitives/Multiplier.sv ./Primitives/Divider.sv ./Debug/Debug.sv ./Debug/DebugIF.sv ./Debug/PerformanceCounter.sv ./Debug/PerformanceCounterIF.sv ./Memory/Axi4LiteControlRegisterIF.sv ./Memory/Axi4LiteControlRegister.sv ./Memory/ControlQueue.sv ./Memory/Axi4Memory.sv ./Memory/Axi4MemoryIF.sv ./Memory/MemoryReadReqQueue.sv ./Memory/MemoryWriteDataQueue.sv ./Memory/MemoryLatencySimulator.sv ./SysDeps/Verilator/VerilatorHelper.sv -mt 0 -mp 0 -o ../../../../../tests/NameCollisionBind/regression/Rsd
Launching surelog with arguments:
['/home/alain/Surelog/tests/NameCollisionBind/bin/surelog',
 '-parse',
 '-elabuhdm',
 '-verbose',
 '-DVERILATOR=1',
 '--assert',
 '-sv',
 '--top-module',
 'Main_Zynq_Wrapper',
 '-Wno-WIDTH',
 '-Wno-INITIALDLY',
 '-Wno-UNOPTFLAT',
 '+define+RSD_FUNCTIONAL_SIMULATION',
 '+define+RSD_FUNCTIONAL_SIMULATION_VERILATOR',
 '+define+RSD_MARCH_INT_ISSUE_WIDTH=2',
 '--Mdir',
 '../Project/Verilator/obj_dir',
 '+incdir+.',
 '--trace',
 '-CFLAGS',
 '-Os',
 '-output-split',
 '15000',
 './MicroArchConf.sv',
 './BasicTypes.sv',
 './Memory/MemoryMapTypes.sv',
 './Cache/CacheSystemTypes.sv',
 './Memory/MemoryTypes.sv',
 './Decoder/OpFormat.sv',
 './Decoder/MicroOp.sv',
 './RegisterFile/BypassTypes.sv',
 './FetchUnit/FetchUnitTypes.sv',
 './LoadStoreUnit/LoadStoreUnitTypes.sv',
 './RenameLogic/RenameLogicTypes.sv',
 './Scheduler/SchedulerTypes.sv',
 './Pipeline/PipelineTypes.sv',
 './IO/IO_UnitTypes.sv',
 './Privileged/CSR_UnitTypes.sv',
 './Debug/DebugTypes.sv',
 './Main_Zynq_Wrapper.sv',
 './Main_Zynq.sv',
 './Core.sv',
 './Pipeline/FetchStage/NextPCStage.sv',
 './Pipeline/FetchStage/NextPCStageIF.sv',
 './Pipeline/FetchStage/FetchStage.sv',
 './Pipeline/FetchStage/FetchStageIF.sv',
 './Pipeline/FetchStage/PC.sv',
 './Pipeline/PreDecodeStage.sv',
 './Pipeline/PreDecodeStageIF.sv',
 './Pipeline/DecodeStage.sv',
 './Pipeline/DecodeStageIF.sv',
 './Pipeline/RenameStage.sv',
 './Pipeline/RenameStageIF.sv',
 './Pipeline/DispatchStage.sv',
 './Pipeline/DispatchStageIF.sv',
 './Pipeline/ScheduleStage.sv',
 './Pipeline/ScheduleStageIF.sv',
 './Pipeline/IntegerBackEnd/IntegerIssueStage.sv',
 './Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv',
 './Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv',
 './Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv',
 './Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv',
 './Pipeline/IntegerBackEnd/IntegerExecutionStage.sv',
 './Pipeline/IntegerBackEnd/IntegerRegisterWriteStageIF.sv',
 './Pipeline/IntegerBackEnd/IntegerRegisterWriteStage.sv',
 './Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv',
 './Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv',
 './Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv',
 './Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv',
 './Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv',
 './Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv',
 './Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterWriteStage.sv',
 './Pipeline/MemoryBackEnd/MemoryIssueStage.sv',
 './Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv',
 './Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv',
 './Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv',
 './Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv',
 './Pipeline/MemoryBackEnd/MemoryExecutionStage.sv',
 './Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv',
 './Pipeline/MemoryBackEnd/MemoryAccessStage.sv',
 './Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv',
 './Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv',
 './Pipeline/MemoryBackEnd/MemoryRegisterWriteStageIF.sv',
 './Pipeline/MemoryBackEnd/MemoryRegisterWriteStage.sv',
 './Pipeline/CommitStageIF.sv',
 './Pipeline/CommitStage.sv',
 './RegisterFile/RegisterFile.sv',
 './RegisterFile/RegisterFileIF.sv',
 './RegisterFile/BypassController.sv',
 './RegisterFile/BypassNetwork.sv',
 './RegisterFile/BypassNetworkIF.sv',
 './RegisterFile/VectorBypassNetwork.sv',
 './ExecUnit/BitCounter.sv',
 './ExecUnit/IntALU.sv',
 './ExecUnit/Shifter.sv',
 './ExecUnit/MultiplierUnit.sv',
 './ExecUnit/VectorUnit.sv',
 './ExecUnit/PipelinedRefDivider.sv',
 './ExecUnit/DividerUnit.sv',
 './MulDivUnit/MulDivUnitIF.sv',
 './MulDivUnit/MulDivUnit.sv',
 './LoadStoreUnit/LoadStoreUnit.sv',
 './LoadStoreUnit/LoadStoreUnitIF.sv',
 './LoadStoreUnit/LoadQueue.sv',
 './LoadStoreUnit/StoreQueue.sv',
 './LoadStoreUnit/StoreCommitter.sv',
 './RenameLogic/RenameLogic.sv',
 './RenameLogic/RenameLogicIF.sv',
 './RenameLogic/ActiveListIF.sv',
 './RenameLogic/ActiveList.sv',
 './RenameLogic/RMT.sv',
 './RenameLogic/RetirementRMT.sv',
 './RenameLogic/RenameLogicCommitter.sv',
 './Decoder/Decoder.sv',
 './Decoder/DecodedBranchResolver.sv',
 './FetchUnit/BTB.sv',
 './FetchUnit/BranchPredictor.sv',
 './FetchUnit/Gshare.sv',
 './FetchUnit/Bimodal.sv',
 './Scheduler/SchedulerIF.sv',
 './Scheduler/IssueQueue.sv',
 './Scheduler/ReplayQueue.sv',
 './Scheduler/WakeupSelectIF.sv',
 './Scheduler/DestinationRAM.sv',
 './Scheduler/ReadyBitTable.sv',
 './Scheduler/Scheduler.sv',
 './Scheduler/SelectLogic.sv',
 './Scheduler/SourceCAM.sv',
 './Scheduler/WakeupLogic.sv',
 './Scheduler/WakeupPipelineRegister.sv',
 './Scheduler/ProducerMatrix.sv',
 './Scheduler/MemoryDependencyPredictor.sv',
 './Cache/CacheSystemIF.sv',
 './Cache/DCache.sv',
 './Cache/DCacheIF.sv',
 './Cache/ICache.sv',
 './Cache/MemoryAccessController.sv',
 './Cache/CacheFlushManager.sv',
 './Cache/CacheFlushManagerIF.sv',
 './Memory/Memory.sv',
 './Recovery/RecoveryManager.sv',
 './Recovery/RecoveryManagerIF.sv',
 './ControllerIF.sv',
 './Controller.sv',
 './ResetController.sv',
 './Privileged/InterruptController.sv',
 './Privileged/CSR_Unit.sv',
 './Privileged/CSR_UnitIF.sv',
 './IO/IO_Unit.sv',
 './IO/IO_UnitIF.sv',
 './Primitives/FlipFlop.sv',
 './Primitives/FreeList.sv',
 './Primitives/Queue.sv',
 './Primitives/RAM.sv',
 './Primitives/LRU_Counter.sv',
 './Primitives/Picker.sv',
 './Primitives/Multiplier.sv',
 './Primitives/Divider.sv',
 './Debug/Debug.sv',
 './Debug/DebugIF.sv',
 './Debug/PerformanceCounter.sv',
 './Debug/PerformanceCounterIF.sv',
 './Memory/Axi4LiteControlRegisterIF.sv',
 './Memory/Axi4LiteControlRegister.sv',
 './Memory/ControlQueue.sv',
 './Memory/Axi4Memory.sv',
 './Memory/Axi4MemoryIF.sv',
 './Memory/MemoryReadReqQueue.sv',
 './Memory/MemoryWriteDataQueue.sv',
 './Memory/MemoryLatencySimulator.sv',
 './SysDeps/Verilator/VerilatorHelper.sv',
 '-mt',
 '0',
 '-mp',
 '0',
 '-o',
 '../../../../../tests/NameCollisionBind/regression/Rsd']


Surelog threw an exception
Traceback (most recent call last):
  File "/home/alain/Surelog/scripts/regression.py", line 347, in _run_surelog
    process = subprocess.Popen(
  File "/usr/lib/python3.9/subprocess.py", line 951, in __init__
    self._execute_child(args, executable, preexec_fn, close_fds,
  File "/usr/lib/python3.9/subprocess.py", line 1821, in _execute_child
    raise child_exception_type(errno_num, err_msg, err_filename)
FileNotFoundError: [Errno 2] No such file or directory: '/home/alain/Surelog/tests/NameCollisionBind/bin/surelog'
end-time: 2022-07-14 22:01:58.269937 0:00:00.003108


Normalizing surelog log file /home/alain/Surelog/tests/NameCollisionBind/regression/Rsd/Rsd.log


Restoring pristine state ...
Found 502 files & directories


end-time: 2022-07-14 22:01:58.286071 0:00:00.025698
