Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,23467
design__instance__area,518530
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,60
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,36
design__max_cap_violation__count__corner:nom_tt_025C_3v30,150
power__internal__total,0.02045305445790291
power__switching__total,0.007117369677871466
power__leakage__total,0.0000023823781702958513
power__total,0.027572806924581528
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.8114218415736124
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.8117637902748679
timing__hold__ws__corner:nom_tt_025C_3v30,0.5823108826617465
timing__setup__ws__corner:nom_tt_025C_3v30,9.822493318955205
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.582311
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,16.964294
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,916
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,36
design__max_cap_violation__count__corner:nom_ss_125C_3v00,151
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.3109456113937308
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.312594514676538
timing__hold__ws__corner:nom_ss_125C_3v00,1.4678196851207572
timing__setup__ws__corner:nom_ss_125C_3v00,-15.875166519580615
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-1278.328490799415
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-15.875166519580615
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.467820
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,99
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-15.875167
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,99
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,3
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,36
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,150
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5957770001528777
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.595632005021761
timing__hold__ws__corner:nom_ff_n40C_3v60,0.21584756815076475
timing__setup__ws__corner:nom_ff_n40C_3v60,12.443888049992012
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.215848
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,21.164408
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,1429
design__max_fanout_violation__count,36
design__max_cap_violation__count,202
clock__skew__worst_hold,-0.5757731121517355
clock__skew__worst_setup,0.5754464845286531
timing__hold__ws,0.21516145030214165
timing__setup__ws,-19.470377861086448
timing__hold__tns,0.0
timing__setup__tns,-1619.9938276038977
timing__hold__wns,0
timing__setup__wns,-19.470377861086448
timing__hold_vio__count,0
timing__hold_r2r__ws,0.215161
timing__hold_r2r_vio__count,0
timing__setup_vio__count,297
timing__setup_r2r__ws,-19.470377
timing__setup_r2r_vio__count,297
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,23467
design__instance__area__stdcell,518530
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.665244
design__instance__utilization__stdcell,0.665244
design__instance__count__class:tie_cell,3
design__instance__count__class:buffer,50
design__instance__count__class:inverter,961
design__instance__count__class:sequential_cell,2440
design__instance__count__class:multi_input_combinational_cell,11919
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,918707
design__violations,0
design__instance__count__class:timing_repair_buffer,1789
design__instance__count__class:clock_buffer,565
design__instance__count__class:clock_inverter,270
design__instance__count__setup_buffer,46
design__instance__count__hold_buffer,0
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,18
design__instance__count__class:antenna_cell,18
route__net,17626
route__net__special,2
route__drc_errors__iter:1,7919
route__wirelength__iter:1,1139140
route__drc_errors__iter:2,2888
route__wirelength__iter:2,1131488
route__drc_errors__iter:3,2704
route__wirelength__iter:3,1128871
route__drc_errors__iter:4,504
route__wirelength__iter:4,1128278
route__drc_errors__iter:5,195
route__wirelength__iter:5,1128153
route__drc_errors__iter:6,86
route__wirelength__iter:6,1128266
route__drc_errors__iter:7,16
route__wirelength__iter:7,1128416
route__drc_errors__iter:8,9
route__wirelength__iter:8,1128397
route__drc_errors__iter:9,9
route__wirelength__iter:9,1128397
route__drc_errors__iter:10,0
route__wirelength__iter:10,1128399
route__drc_errors,0
route__wirelength,1128399
route__vias,131137
route__vias__singlecut,131137
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1708.91
design__instance__count__class:fill_cell,24498
timing__unannotated_net__count__corner:nom_tt_025C_3v30,446
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,446
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,446
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,38
design__max_fanout_violation__count__corner:min_tt_025C_3v30,36
design__max_cap_violation__count__corner:min_tt_025C_3v30,115
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.7815215362733742
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.7815068813290347
timing__hold__ws__corner:min_tt_025C_3v30,0.5827307690215349
timing__setup__ws__corner:min_tt_025C_3v30,9.98674238239879
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.582731
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,17.333849
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,446
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,586
design__max_fanout_violation__count__corner:min_ss_125C_3v00,36
design__max_cap_violation__count__corner:min_ss_125C_3v00,116
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.2580843389826293
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.2589902809963454
timing__hold__ws__corner:min_ss_125C_3v00,1.4688877197006527
timing__setup__ws__corner:min_ss_125C_3v00,-12.919486290910193
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-998.5491542931381
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-12.919486290910193
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.468888
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,99
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-12.919486
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,99
timing__unannotated_net__count__corner:min_ss_125C_3v00,446
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,36
design__max_cap_violation__count__corner:min_ff_n40C_3v60,115
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5757731121517355
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5754464845286531
timing__hold__ws__corner:min_ff_n40C_3v60,0.21516145030214165
timing__setup__ws__corner:min_ff_n40C_3v60,12.544369453811335
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.215161
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,21.391266
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,446
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,85
design__max_fanout_violation__count__corner:max_tt_025C_3v30,36
design__max_cap_violation__count__corner:max_tt_025C_3v30,199
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.8472944807814283
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.8476917185908738
timing__hold__ws__corner:max_tt_025C_3v30,0.5817497759292317
timing__setup__ws__corner:max_tt_025C_3v30,9.623669245011685
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.581750
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,16.518332
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,446
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,1429
design__max_fanout_violation__count__corner:max_ss_125C_3v00,36
design__max_cap_violation__count__corner:max_ss_125C_3v00,202
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.3751329353331707
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.376962582929499
timing__hold__ws__corner:max_ss_125C_3v00,1.466534046821881
timing__setup__ws__corner:max_ss_125C_3v00,-19.470377861086448
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-1619.9938276038977
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-19.470377861086448
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.466534
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,99
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-19.470377
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,99
timing__unannotated_net__count__corner:max_ss_125C_3v00,446
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,11
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,36
design__max_cap_violation__count__corner:max_ff_n40C_3v60,199
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.6195276689234911
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.6193820076585407
timing__hold__ws__corner:max_ff_n40C_3v60,0.21566682383724398
timing__setup__ws__corner:max_ff_n40C_3v60,12.323436842019367
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.215667
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,20.889978
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,446
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,446
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000564088
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000653105
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000119844
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000653105
design_powergrid__voltage__worst,0.0000653105
design_powergrid__voltage__worst__net:VPWR,3.29994
design_powergrid__drop__worst,0.0000653105
design_powergrid__drop__worst__net:VPWR,0.0000564088
design_powergrid__voltage__worst__net:VGND,0.0000653105
design_powergrid__drop__worst__net:VGND,0.0000653105
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000011800000000000000524818903613333276325647602789103984832763671875
ir__drop__worst,0.000056400000000000002106474716878636854744399897754192352294921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
