;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @-124, 2
	SUB 1, 20
	MOV 0, @20
	MOV 0, @20
	SPL 100, 90
	ADD -400, 5
	SUB 0, 20
	SUB 0, 20
	ADD -400, 5
	SPL @12, 200
	ADD -400, 5
	SPL @12, 200
	JMZ 200, 90
	JMZ 200, 90
	SLT 600, @502
	MOV -1, <-20
	SUB 1, 20
	SUB 100, 90
	MOV 200, 90
	SUB 42, @19
	JMN 200, 90
	ADD -10, 3
	SUB @1, 0
	ADD #0, -0
	SUB 0, 902
	SUB @1, 0
	SUB @121, 106
	SUB @127, 100
	ADD -10, 3
	SPL 1, 20
	SUB @121, 106
	SUB 1, 20
	SPL 0, #1
	SPL 10, 206
	SPL 10, 206
	SPL 0, -15
	CMP @240, 0
	DJN @374, #502
	DJN 124, 0
	CMP -7, <-420
	SPL 100, 90
	SPL 0, #2
	SLT @-124, 2
	MOV -1, <-20
	JMN 1, 20
	ADD 10, 9
	MOV -1, <-20
	DJN -1, @-20
