// Generated register defines for mage

#ifndef _MAGE_REG_DEFS_
#define _MAGE_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define MAGE_PARAM_REG_WIDTH 32

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_00_CFG_PE_00_FIELD_WIDTH 32
#define MAGE_CFG_PE_00_CFG_PE_00_FIELDS_PER_REG 1
#define MAGE_CFG_PE_00_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_00_REG_OFFSET 0x0

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_01_CFG_PE_01_FIELD_WIDTH 32
#define MAGE_CFG_PE_01_CFG_PE_01_FIELDS_PER_REG 1
#define MAGE_CFG_PE_01_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_01_REG_OFFSET 0x4

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_02_CFG_PE_02_FIELD_WIDTH 32
#define MAGE_CFG_PE_02_CFG_PE_02_FIELDS_PER_REG 1
#define MAGE_CFG_PE_02_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_02_REG_OFFSET 0x8

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_03_CFG_PE_03_FIELD_WIDTH 32
#define MAGE_CFG_PE_03_CFG_PE_03_FIELDS_PER_REG 1
#define MAGE_CFG_PE_03_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_03_REG_OFFSET 0xc

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_10_CFG_PE_10_FIELD_WIDTH 32
#define MAGE_CFG_PE_10_CFG_PE_10_FIELDS_PER_REG 1
#define MAGE_CFG_PE_10_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_10_REG_OFFSET 0x10

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_11_CFG_PE_11_FIELD_WIDTH 32
#define MAGE_CFG_PE_11_CFG_PE_11_FIELDS_PER_REG 1
#define MAGE_CFG_PE_11_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_11_REG_OFFSET 0x14

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_12_CFG_PE_12_FIELD_WIDTH 32
#define MAGE_CFG_PE_12_CFG_PE_12_FIELDS_PER_REG 1
#define MAGE_CFG_PE_12_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_12_REG_OFFSET 0x18

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_13_CFG_PE_13_FIELD_WIDTH 32
#define MAGE_CFG_PE_13_CFG_PE_13_FIELDS_PER_REG 1
#define MAGE_CFG_PE_13_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_13_REG_OFFSET 0x1c

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_20_CFG_PE_20_FIELD_WIDTH 32
#define MAGE_CFG_PE_20_CFG_PE_20_FIELDS_PER_REG 1
#define MAGE_CFG_PE_20_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_20_REG_OFFSET 0x20

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_21_CFG_PE_21_FIELD_WIDTH 32
#define MAGE_CFG_PE_21_CFG_PE_21_FIELDS_PER_REG 1
#define MAGE_CFG_PE_21_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_21_REG_OFFSET 0x24

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_22_CFG_PE_22_FIELD_WIDTH 32
#define MAGE_CFG_PE_22_CFG_PE_22_FIELDS_PER_REG 1
#define MAGE_CFG_PE_22_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_22_REG_OFFSET 0x28

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_23_CFG_PE_23_FIELD_WIDTH 32
#define MAGE_CFG_PE_23_CFG_PE_23_FIELDS_PER_REG 1
#define MAGE_CFG_PE_23_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_23_REG_OFFSET 0x2c

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_30_CFG_PE_30_FIELD_WIDTH 32
#define MAGE_CFG_PE_30_CFG_PE_30_FIELDS_PER_REG 1
#define MAGE_CFG_PE_30_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_30_REG_OFFSET 0x30

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_31_CFG_PE_31_FIELD_WIDTH 32
#define MAGE_CFG_PE_31_CFG_PE_31_FIELDS_PER_REG 1
#define MAGE_CFG_PE_31_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_31_REG_OFFSET 0x34

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_32_CFG_PE_32_FIELD_WIDTH 32
#define MAGE_CFG_PE_32_CFG_PE_32_FIELDS_PER_REG 1
#define MAGE_CFG_PE_32_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_32_REG_OFFSET 0x38

// Configuration for MAGE-CGRA PE 00 (common parameters)
#define MAGE_CFG_PE_33_CFG_PE_33_FIELD_WIDTH 32
#define MAGE_CFG_PE_33_CFG_PE_33_FIELDS_PER_REG 1
#define MAGE_CFG_PE_33_MULTIREG_COUNT 1

// Configuration for MAGE-CGRA PE 00
#define MAGE_CFG_PE_33_REG_OFFSET 0x3c

// Configuration for PEs constants (common parameters)
#define MAGE_PEA_CONSTANTS_CONSTANT_FIELD_WIDTH 32
#define MAGE_PEA_CONSTANTS_CONSTANT_FIELDS_PER_REG 1
#define MAGE_PEA_CONSTANTS_MULTIREG_COUNT 16

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_0_REG_OFFSET 0x40

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_1_REG_OFFSET 0x44

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_2_REG_OFFSET 0x48

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_3_REG_OFFSET 0x4c

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_4_REG_OFFSET 0x50

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_5_REG_OFFSET 0x54

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_6_REG_OFFSET 0x58

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_7_REG_OFFSET 0x5c

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_8_REG_OFFSET 0x60

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_9_REG_OFFSET 0x64

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_10_REG_OFFSET 0x68

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_11_REG_OFFSET 0x6c

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_12_REG_OFFSET 0x70

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_13_REG_OFFSET 0x74

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_14_REG_OFFSET 0x78

// Configuration for PEs constants
#define MAGE_PEA_CONSTANTS_15_REG_OFFSET 0x7c

// Selection signals for output of MAGE-CGRA PEA
#define MAGE_STREAM_DMA_CFG_REG_OFFSET 0x80
#define MAGE_STREAM_DMA_CFG_DMA_CH_CFG_MASK 0xf
#define MAGE_STREAM_DMA_CFG_DMA_CH_CFG_OFFSET 0
#define MAGE_STREAM_DMA_CFG_DMA_CH_CFG_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_DMA_CFG_DMA_CH_CFG_MASK, .index = MAGE_STREAM_DMA_CFG_DMA_CH_CFG_OFFSET })

// If set to 1, each column of Mage works in streaming separately from all
// the other
#define MAGE_SEPARATE_COLS_REG_OFFSET 0x84
#define MAGE_SEPARATE_COLS_SEP_COLS_BIT 0

// Selection signals for input stream crossbars
#define MAGE_STREAM_IN_XBAR_SEL_REG_OFFSET 0x88
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_0_MASK 0x3
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_0_OFFSET 0
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_0_MASK, .index = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_0_OFFSET })
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_1_MASK 0x3
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_1_OFFSET 2
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_1_MASK, .index = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_1_OFFSET })
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_2_MASK 0x3
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_2_OFFSET 4
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_2_MASK, .index = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_2_OFFSET })
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_3_MASK 0x3
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_3_OFFSET 6
#define MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_3_MASK, .index = MAGE_STREAM_IN_XBAR_SEL_SEL_IN_XBAR_3_OFFSET })

// Selection signals for output stream crossbars
#define MAGE_STREAM_OUT_XBAR_SEL_REG_OFFSET 0x8c
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_OFFSET 0
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_0_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_OFFSET 2
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_1_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_OFFSET 4
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_2_OFFSET })
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_MASK 0x3
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_OFFSET 6
#define MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_MASK, .index = MAGE_STREAM_OUT_XBAR_SEL_SEL_OUT_XBAR_3_OFFSET })

// Selection signals for output of MAGE-CGRA PEA (common parameters)
// Selection signals for output of MAGE-CGRA PEA
#define MAGE_SEL_OUT_COL_PEA_REG_OFFSET 0x90
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_OFFSET 0
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_0_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_OFFSET 8
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_1_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_OFFSET 16
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_2_0_OFFSET })
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_MASK 0xff
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_OFFSET 24
#define MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_MASK, .index = MAGE_SEL_OUT_COL_PEA_SEL_COL_3_0_OFFSET })

// Accumulation Value for PEs (common parameters)
// Accumulation Value for PEs
#define MAGE_ACC_VALUE_0_REG_OFFSET 0x94
#define MAGE_ACC_VALUE_0_PE_0_0_MASK 0xff
#define MAGE_ACC_VALUE_0_PE_0_0_OFFSET 0
#define MAGE_ACC_VALUE_0_PE_0_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_0_PE_0_0_MASK, .index = MAGE_ACC_VALUE_0_PE_0_0_OFFSET })
#define MAGE_ACC_VALUE_0_PE_1_0_MASK 0xff
#define MAGE_ACC_VALUE_0_PE_1_0_OFFSET 8
#define MAGE_ACC_VALUE_0_PE_1_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_0_PE_1_0_MASK, .index = MAGE_ACC_VALUE_0_PE_1_0_OFFSET })
#define MAGE_ACC_VALUE_0_PE_2_0_MASK 0xff
#define MAGE_ACC_VALUE_0_PE_2_0_OFFSET 16
#define MAGE_ACC_VALUE_0_PE_2_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_0_PE_2_0_MASK, .index = MAGE_ACC_VALUE_0_PE_2_0_OFFSET })
#define MAGE_ACC_VALUE_0_PE_3_0_MASK 0xff
#define MAGE_ACC_VALUE_0_PE_3_0_OFFSET 24
#define MAGE_ACC_VALUE_0_PE_3_0_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_0_PE_3_0_MASK, .index = MAGE_ACC_VALUE_0_PE_3_0_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_1_REG_OFFSET 0x98
#define MAGE_ACC_VALUE_1_PE_0_1_MASK 0xff
#define MAGE_ACC_VALUE_1_PE_0_1_OFFSET 0
#define MAGE_ACC_VALUE_1_PE_0_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_1_PE_0_1_MASK, .index = MAGE_ACC_VALUE_1_PE_0_1_OFFSET })
#define MAGE_ACC_VALUE_1_PE_1_1_MASK 0xff
#define MAGE_ACC_VALUE_1_PE_1_1_OFFSET 8
#define MAGE_ACC_VALUE_1_PE_1_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_1_PE_1_1_MASK, .index = MAGE_ACC_VALUE_1_PE_1_1_OFFSET })
#define MAGE_ACC_VALUE_1_PE_2_1_MASK 0xff
#define MAGE_ACC_VALUE_1_PE_2_1_OFFSET 16
#define MAGE_ACC_VALUE_1_PE_2_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_1_PE_2_1_MASK, .index = MAGE_ACC_VALUE_1_PE_2_1_OFFSET })
#define MAGE_ACC_VALUE_1_PE_3_1_MASK 0xff
#define MAGE_ACC_VALUE_1_PE_3_1_OFFSET 24
#define MAGE_ACC_VALUE_1_PE_3_1_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_1_PE_3_1_MASK, .index = MAGE_ACC_VALUE_1_PE_3_1_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_2_REG_OFFSET 0x9c
#define MAGE_ACC_VALUE_2_PE_0_2_MASK 0xff
#define MAGE_ACC_VALUE_2_PE_0_2_OFFSET 0
#define MAGE_ACC_VALUE_2_PE_0_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_2_PE_0_2_MASK, .index = MAGE_ACC_VALUE_2_PE_0_2_OFFSET })
#define MAGE_ACC_VALUE_2_PE_1_2_MASK 0xff
#define MAGE_ACC_VALUE_2_PE_1_2_OFFSET 8
#define MAGE_ACC_VALUE_2_PE_1_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_2_PE_1_2_MASK, .index = MAGE_ACC_VALUE_2_PE_1_2_OFFSET })
#define MAGE_ACC_VALUE_2_PE_2_2_MASK 0xff
#define MAGE_ACC_VALUE_2_PE_2_2_OFFSET 16
#define MAGE_ACC_VALUE_2_PE_2_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_2_PE_2_2_MASK, .index = MAGE_ACC_VALUE_2_PE_2_2_OFFSET })
#define MAGE_ACC_VALUE_2_PE_3_2_MASK 0xff
#define MAGE_ACC_VALUE_2_PE_3_2_OFFSET 24
#define MAGE_ACC_VALUE_2_PE_3_2_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_2_PE_3_2_MASK, .index = MAGE_ACC_VALUE_2_PE_3_2_OFFSET })

// Accumulation Value for PEs
#define MAGE_ACC_VALUE_3_REG_OFFSET 0xa0
#define MAGE_ACC_VALUE_3_PE_0_3_MASK 0xff
#define MAGE_ACC_VALUE_3_PE_0_3_OFFSET 0
#define MAGE_ACC_VALUE_3_PE_0_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_3_PE_0_3_MASK, .index = MAGE_ACC_VALUE_3_PE_0_3_OFFSET })
#define MAGE_ACC_VALUE_3_PE_1_3_MASK 0xff
#define MAGE_ACC_VALUE_3_PE_1_3_OFFSET 8
#define MAGE_ACC_VALUE_3_PE_1_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_3_PE_1_3_MASK, .index = MAGE_ACC_VALUE_3_PE_1_3_OFFSET })
#define MAGE_ACC_VALUE_3_PE_2_3_MASK 0xff
#define MAGE_ACC_VALUE_3_PE_2_3_OFFSET 16
#define MAGE_ACC_VALUE_3_PE_2_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_3_PE_2_3_MASK, .index = MAGE_ACC_VALUE_3_PE_2_3_OFFSET })
#define MAGE_ACC_VALUE_3_PE_3_3_MASK 0xff
#define MAGE_ACC_VALUE_3_PE_3_3_OFFSET 24
#define MAGE_ACC_VALUE_3_PE_3_3_FIELD \
  ((bitfield_field32_t) { .mask = MAGE_ACC_VALUE_3_PE_3_3_MASK, .index = MAGE_ACC_VALUE_3_PE_3_3_OFFSET })

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _MAGE_REG_DEFS_
// End generated register defines for mage