<stg><name>collect_input</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_regp, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %ctrl1_regp_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_regp

]]></Node>
<StgValue><ssdm name="ctrl1_regp_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %in_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:5 %empty = trunc i32 %ctrl1_regp_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="8">
<![CDATA[
entry:6 %zext_ln1027 = zext i8 %empty

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:7 %add_ln1027 = add i9 %zext_ln1027, i9 3

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln1027, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="7">
<![CDATA[
entry:9 %zext_ln1027_6 = zext i7 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln1027_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %store_ln88 = store i8 0, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln88 = br void %VITIS_LOOP_91_2

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_91_2:0 %x_2 = load i8 %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="8">
<![CDATA[
VITIS_LOOP_91_2:1 %trunc_ln1027 = trunc i8 %x_2

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_91_2:2 %icmp_ln1027 = icmp_eq  i8 %x_2, i8 %empty

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_91_2:3 %add_ln88 = add i8 %x_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_91_2:4 %br_ln88 = br i1 %icmp_ln1027, void %VITIS_LOOP_91_2.split, void %for.end58.loopexit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_91_2.split:0 %tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln1027, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_91_2.split:3 %empty_87 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="12" op_3_bw="32" op_4_bw="128" op_5_bw="0">
<![CDATA[
VITIS_LOOP_91_2.split:4 %call_ln1027 = call void @collect_input_Pipeline_VITIS_LOOP_91_2, i11 %zext_ln1027_6, i12 %tmp, i32 %I, i128 %in_st

]]></Node>
<StgValue><ssdm name="call_ln1027"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_91_2.split:5 %store_ln88 = store i8 %add_ln88, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32">
<![CDATA[
for.end58.loopexit:0 %ret_ln107 = ret i32 %ctrl1_regp_read

]]></Node>
<StgValue><ssdm name="ret_ln107"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_91_2.split:1 %speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln90"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_91_2.split:2 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="12" op_3_bw="32" op_4_bw="128" op_5_bw="0">
<![CDATA[
VITIS_LOOP_91_2.split:4 %call_ln1027 = call void @collect_input_Pipeline_VITIS_LOOP_91_2, i11 %zext_ln1027_6, i12 %tmp, i32 %I, i128 %in_st

]]></Node>
<StgValue><ssdm name="call_ln1027"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_91_2.split:6 %br_ln88 = br void %VITIS_LOOP_91_2

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="in_st" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="in_st"/></StgValue>
</port>
<port id="35" name="I" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="ctrl1_regp" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="ctrl1_regp"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="x" fromId="37" toId="4">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="ctrl1_regp" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="43" from="ap_fifo_str" to="specinterface_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="48" from="p_str" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="51" from="p_str" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="52" from="p_str" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="53" from="p_str" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="59" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="5">
</dataflow>
<dataflow id="60" from="p_str" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="62" from="ScalarProp_str" to="specinterface_ln0" fromId="61" toId="5">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_fifo.i32P0A" to="ctrl1_regp_read" fromId="66" toId="6">
</dataflow>
<dataflow id="68" from="ctrl1_regp" to="ctrl1_regp_read" fromId="36" toId="6">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="I" to="specmemcore_ln0" fromId="35" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specmemcore_ln0" fromId="72" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specmemcore_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="8">
</dataflow>
<dataflow id="79" from="in_st" to="specinterface_ln0" fromId="34" toId="8">
</dataflow>
<dataflow id="81" from="empty_8" to="specinterface_ln0" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="85" from="empty_18" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="88" from="empty_18" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="89" from="empty_18" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="90" from="empty_18" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="91" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="93" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="94" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="95" from="empty_18" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="96" from="empty_18" to="specinterface_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="8">
</dataflow>
<dataflow id="98" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="99" from="ctrl1_regp_read" to="empty" fromId="6" toId="9">
</dataflow>
<dataflow id="100" from="empty" to="zext_ln1027" fromId="9" toId="10">
</dataflow>
<dataflow id="101" from="zext_ln1027" to="add_ln1027" fromId="10" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln1027" fromId="102" toId="11">
</dataflow>
<dataflow id="105" from="_ssdm_op_PartSelect.i7.i9.i32.i32" to="tmp_8" fromId="104" toId="12">
</dataflow>
<dataflow id="106" from="add_ln1027" to="tmp_8" fromId="11" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_54" to="tmp_8" fromId="54" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_108" to="tmp_8" fromId="108" toId="12">
</dataflow>
<dataflow id="110" from="tmp_8" to="zext_ln1027_6" fromId="12" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln88" fromId="111" toId="14">
</dataflow>
<dataflow id="113" from="x" to="store_ln88" fromId="4" toId="14">
</dataflow>
<dataflow id="114" from="x" to="x_2" fromId="4" toId="16">
</dataflow>
<dataflow id="115" from="x_2" to="trunc_ln1027" fromId="16" toId="17">
</dataflow>
<dataflow id="116" from="x_2" to="icmp_ln1027" fromId="16" toId="18">
</dataflow>
<dataflow id="117" from="empty" to="icmp_ln1027" fromId="9" toId="18">
</dataflow>
<dataflow id="118" from="x_2" to="add_ln88" fromId="16" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln88" fromId="119" toId="19">
</dataflow>
<dataflow id="121" from="icmp_ln1027" to="br_ln88" fromId="18" toId="20">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp" fromId="122" toId="21">
</dataflow>
<dataflow id="124" from="trunc_ln1027" to="tmp" fromId="17" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_125" to="tmp" fromId="125" toId="21">
</dataflow>
<dataflow id="128" from="_ssdm_op_Wait" to="empty_87" fromId="127" toId="22">
</dataflow>
<dataflow id="130" from="collect_input_Pipeline_VITIS_LOOP_91_2" to="call_ln1027" fromId="129" toId="23">
</dataflow>
<dataflow id="131" from="zext_ln1027_6" to="call_ln1027" fromId="13" toId="23">
</dataflow>
<dataflow id="132" from="tmp" to="call_ln1027" fromId="21" toId="23">
</dataflow>
<dataflow id="133" from="I" to="call_ln1027" fromId="35" toId="23">
</dataflow>
<dataflow id="134" from="in_st" to="call_ln1027" fromId="34" toId="23">
</dataflow>
<dataflow id="135" from="add_ln88" to="store_ln88" fromId="19" toId="24">
</dataflow>
<dataflow id="136" from="x" to="store_ln88" fromId="4" toId="24">
</dataflow>
<dataflow id="137" from="ctrl1_regp_read" to="ret_ln107" fromId="6" toId="25">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln90" fromId="138" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_140" to="speclooptripcount_ln90" fromId="140" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln90" fromId="142" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="speclooptripcount_ln90" fromId="144" toId="26">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln84" fromId="146" toId="27">
</dataflow>
<dataflow id="149" from="empty" to="specloopname_ln84" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="collect_input_Pipeline_VITIS_LOOP_91_2" to="call_ln1027" fromId="129" toId="28">
</dataflow>
<dataflow id="151" from="zext_ln1027_6" to="call_ln1027" fromId="13" toId="28">
</dataflow>
<dataflow id="152" from="tmp" to="call_ln1027" fromId="21" toId="28">
</dataflow>
<dataflow id="153" from="I" to="call_ln1027" fromId="35" toId="28">
</dataflow>
<dataflow id="154" from="in_st" to="call_ln1027" fromId="34" toId="28">
</dataflow>
<dataflow id="155" from="icmp_ln1027" to="StgValue_2" fromId="18" toId="2">
</dataflow>
</dataflows>


</stg>
