/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[3] | in_data[88]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_1z[11]);
  assign celloutsig_1_18z = ~(celloutsig_1_6z[4] | celloutsig_1_5z[9]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z | celloutsig_1_14z[5]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[10] | celloutsig_0_1z[4]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z[11] | celloutsig_0_2z[7]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[8] | celloutsig_1_2z[0]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_2z[4:3], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_2z[5], celloutsig_0_11z } / { 1'h1, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[157:152] / { 1'h1, celloutsig_1_1z[2], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_2z[5:2] / { 1'h1, celloutsig_1_4z[3:1] };
  assign celloutsig_1_14z = celloutsig_1_8z[0] ? { celloutsig_1_9z[20:19], celloutsig_1_6z } : { celloutsig_1_10z[6:2], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_0z ? { in_data[81:67], celloutsig_0_3z } : in_data[41:26];
  assign celloutsig_0_11z = in_data[39] ? { celloutsig_0_5z[15:8], celloutsig_0_2z } : { celloutsig_0_1z[10:5], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[81] ? in_data[21:8] : in_data[34:21];
  assign celloutsig_1_1z = in_data[168] ? in_data[176:173] : in_data[109:106];
  assign celloutsig_1_10z = celloutsig_1_1z[0] ? { celloutsig_1_9z[9:6], celloutsig_1_8z[3:1], 1'h0 } : celloutsig_1_7z[12:5];
  assign celloutsig_0_6z = { celloutsig_0_5z[6:2], celloutsig_0_2z } | in_data[48:32];
  assign celloutsig_0_18z = { in_data[53:51], _00_, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z } | { celloutsig_0_12z[17:7], celloutsig_0_7z };
  assign celloutsig_1_4z = celloutsig_1_2z[4:0] | celloutsig_1_0z[5:1];
  assign celloutsig_0_9z = { celloutsig_0_1z[5:3], celloutsig_0_0z } >>> celloutsig_0_5z[9:6];
  assign celloutsig_0_19z = celloutsig_0_6z[6:1] >>> { _00_[2:1], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[181:170] >>> in_data[158:147];
  assign celloutsig_0_2z = celloutsig_0_1z[13:2] >>> { in_data[16:6], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[161:151] >>> { celloutsig_1_0z[11:6], celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_1z[1:0], celloutsig_1_3z, celloutsig_1_4z } >>> celloutsig_1_5z[9:2];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } >>> in_data[159:137];
  assign celloutsig_1_9z = { celloutsig_1_0z[10:6], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } >>> { celloutsig_1_1z[1:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[43:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
