// Library - 16nm_Tests, Cell - 10T_TagMem_Test, View - schematic
// LAST TIME SAVED: Apr 21 19:38:38 2015
// NETLIST TIME: Apr 21 19:40:51 2015
`timescale 1ps / 1ps 

module cdsModule_147 ( R0, R1, R_Ack, W_Ack, GoR, GoW, R_Addr, Reset,
     W0, W1, W_Addr );

output  R_Ack, W_Ack;

input  GoR, GoW, Reset;

output [31:0]  R1;
output [31:0]  R0;

input [6:0]  W_Addr;
input [31:0]  W1;
input [6:0]  R_Addr;
input [31:0]  W0;

// Buses in the design

wire  [6:0]  R_AddrT;

wire  [6:0]  cdsbus0;

wire  [31:0]  W1T;

wire  [6:0]  W_AddrT;

wire  [31:0]  R1T;

wire  [6:0]  cdsbus1;

wire  [31:0]  W0T;

wire  [31:0]  cdsbus2;

wire  [31:0]  R0T;

wire  [31:0]  cdsbus3;

wire  [31:0]  cdsbus4;

wire  [31:0]  cdsbus5;

// begin interface element definitions

wire cdsNet2;
wire cdsNet3;
reg mixedNet99999;
reg mixedNet99998;
reg mixedNet99997;
reg mixedNet99995;
reg mixedNet99994;
reg mixedNet99993;
reg mixedNet99991;
reg mixedNet99990;
reg mixedNet99987;
reg mixedNet99985;
reg mixedNet99984;
reg mixedNet99983;
reg mixedNet99982;
reg mixedNet99979;
reg mixedNet99978;
reg mixedNet99973;
reg mixedNet99966;
reg mixedNet99965;
reg mixedNet99959;
reg mixedNet99954;
reg mixedNet99953;
reg mixedNet99952;
reg mixedNet99951;
reg mixedNet99950;
reg mixedNet99946;
reg mixedNet99945;
reg mixedNet99944;
reg mixedNet99943;
reg mixedNet99941;
reg mixedNet99940;
reg mixedNet99933;
reg mixedNet99931;
reg mixedNet99928;
reg mixedNet99925;
reg mixedNet99924;
reg mixedNet99922;
reg mixedNet99921;
reg mixedNet99920;
reg mixedNet99918;
reg mixedNet99916;
reg mixedNet99912;
reg mixedNet99911;
reg mixedNet99910;
reg mixedNet99907;
reg mixedNet99905;
reg mixedNet99904;
reg mixedNet99903;
reg mixedNet99901;
reg mixedNet99900;
reg mixedNet99898;
reg mixedNet99895;
reg mixedNet99892;
reg mixedNet99889;
reg mixedNet99884;
reg mixedNet99881;
reg mixedNet99879;
reg mixedNet99878;
reg mixedNet99876;
reg mixedNet99874;
reg mixedNet99868;
reg mixedNet99864;
reg mixedNet99863;
reg mixedNet99862;
reg mixedNet99861;
reg mixedNet99860;
reg mixedNet99857;
assign cdsNet2 = mixedNet99999;
assign cdsbus5[28] = mixedNet99998;
assign cdsbus5[6] = mixedNet99997;
assign cdsbus3[1] = mixedNet99995;
assign cdsNet3 = mixedNet99994;
assign cdsbus3[0] = mixedNet99993;
assign cdsbus5[27] = mixedNet99991;
assign cdsbus5[26] = mixedNet99990;
assign cdsbus5[31] = mixedNet99987;
assign cdsbus5[25] = mixedNet99985;
assign cdsbus5[24] = mixedNet99984;
assign cdsbus5[30] = mixedNet99983;
assign cdsbus5[23] = mixedNet99982;
assign cdsbus5[29] = mixedNet99979;
assign cdsbus5[21] = mixedNet99978;
assign cdsbus5[11] = mixedNet99973;
assign cdsbus3[23] = mixedNet99966;
assign cdsbus5[20] = mixedNet99965;
assign cdsbus5[14] = mixedNet99959;
assign cdsbus5[10] = mixedNet99954;
assign cdsbus3[13] = mixedNet99953;
assign cdsbus3[22] = mixedNet99952;
assign cdsbus5[19] = mixedNet99951;
assign cdsbus3[21] = mixedNet99950;
assign cdsbus5[18] = mixedNet99946;
assign cdsbus5[13] = mixedNet99945;
assign cdsbus5[9] = mixedNet99944;
assign cdsbus3[31] = mixedNet99943;
assign cdsbus5[17] = mixedNet99941;
assign cdsbus3[28] = mixedNet99940;
assign cdsbus3[30] = mixedNet99933;
assign cdsbus5[16] = mixedNet99931;
assign cdsbus5[12] = mixedNet99928;
assign cdsbus5[15] = mixedNet99925;
assign cdsbus3[29] = mixedNet99924;
assign cdsbus5[4] = mixedNet99922;
assign cdsbus5[3] = mixedNet99921;
assign cdsbus3[20] = mixedNet99920;
assign cdsbus3[19] = mixedNet99918;
assign cdsbus3[12] = mixedNet99916;
assign cdsbus3[11] = mixedNet99912;
assign cdsbus3[10] = mixedNet99911;
assign cdsbus3[9] = mixedNet99910;
assign cdsbus3[8] = mixedNet99907;
assign cdsbus3[7] = mixedNet99905;
assign cdsbus3[6] = mixedNet99904;
assign cdsbus3[4] = mixedNet99903;
assign cdsbus5[2] = mixedNet99901;
assign cdsbus3[5] = mixedNet99900;
assign cdsbus3[18] = mixedNet99898;
assign cdsbus5[5] = mixedNet99895;
assign cdsbus5[7] = mixedNet99892;
assign cdsbus5[22] = mixedNet99889;
assign cdsbus5[8] = mixedNet99884;
assign cdsbus3[26] = mixedNet99881;
assign cdsbus3[25] = mixedNet99879;
assign cdsbus3[27] = mixedNet99878;
assign cdsbus3[24] = mixedNet99876;
assign cdsbus5[0] = mixedNet99874;
assign cdsbus3[17] = mixedNet99868;
assign cdsbus3[3] = mixedNet99864;
assign cdsbus3[16] = mixedNet99863;
assign cdsbus3[15] = mixedNet99862;
assign cdsbus5[1] = mixedNet99861;
assign cdsbus3[14] = mixedNet99860;
assign cdsbus3[2] = mixedNet99857;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "10T_TagMem_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

