-- -------------------------------------------------------------
-- 
-- File Name: D:\Matlab_Vhd\smartCart\OTLADKA\hdlsrc\smartCart5_1work\head_ip_dut.vhd
-- Created: 2016-07-28 11:39:04
-- 
-- Generated by MATLAB 9.0 and HDL Coder 3.8
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: head_ip_dut
-- Source Path: head_ip/head_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY head_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        comanda                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        IO                                :   IN    std_logic;  -- ufix1
        data_in_1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_3                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_4                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_5                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_6                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_7                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_8                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_9                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_10                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_11                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_12                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_13                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_14                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_15                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_16                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_17                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_18                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_19                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_20                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_21                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_22                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_23                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_24                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_25                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_26                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_27                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_28                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_29                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_30                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_31                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_32                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_33                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_34                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_35                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_36                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_37                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_38                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_39                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_40                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_41                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_42                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_43                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_44                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_45                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_46                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_47                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_48                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_49                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_50                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_51                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_52                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_53                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_54                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_55                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_56                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_57                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_58                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_59                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_60                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_61                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_62                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_63                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_in_64                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Time_pause                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Time_reciv                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Time_transmit                     :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Time_interval                     :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Time_transition                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        ce_out                            :   OUT   std_logic;  -- ufix1
        signals                           :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
        I0_OUT                            :   OUT   std_logic;  -- ufix1
        strob                             :   OUT   std_logic;  -- ufix1
        Out1                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        Out2                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        Out3                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        Out4                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        Out5                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        Out6                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        Out7                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        Out8                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
        irq                               :   OUT   std_logic;  -- ufix1
        status                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        trans_io                          :   OUT   std_logic;  -- ufix1
        switch_io                         :   OUT   std_logic  -- ufix1
        );
END head_ip_dut;


ARCHITECTURE rtl OF head_ip_dut IS

  -- Component Declarations
  COMPONENT head_ip_src_head
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          comanda                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          IO                              :   IN    std_logic;  -- ufix1
          data_in_1                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_2                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_3                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_4                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_5                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_6                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_7                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_8                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_9                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_10                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_11                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_12                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_13                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_14                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_15                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_16                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_17                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_18                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_19                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_20                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_21                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_22                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_23                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_24                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_25                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_26                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_27                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_28                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_29                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_30                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_31                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_32                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_33                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_34                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_35                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_36                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_37                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_38                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_39                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_40                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_41                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_42                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_43                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_44                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_45                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_46                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_47                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_48                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_49                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_50                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_51                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_52                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_53                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_54                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_55                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_56                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_57                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_58                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_59                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_60                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_61                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_62                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_63                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          data_in_64                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Time_pause                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Time_reciv                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Time_transmit                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Time_interval                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Time_transition                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ce_out                          :   OUT   std_logic;  -- ufix1
          signals                         :   OUT   std_logic_vector(2 DOWNTO 0);  -- sfix3
          I0_OUT                          :   OUT   std_logic;  -- ufix1
          strob                           :   OUT   std_logic;  -- ufix1
          Out1                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          Out2                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          Out3                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          Out4                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          Out5                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          Out6                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          Out7                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          Out8                            :   OUT   std_logic_vector(7 DOWNTO 0);  -- ufix8
          irq                             :   OUT   std_logic;  -- ufix1
          status                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          trans_io                        :   OUT   std_logic;  -- ufix1
          switch_io                       :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : head_ip_src_head
    USE ENTITY work.head_ip_src_head(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL IO_sig                           : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL signals_sig                      : std_logic_vector(2 DOWNTO 0);  -- ufix3
  SIGNAL I0_OUT_sig                       : std_logic;  -- ufix1
  SIGNAL strob_sig                        : std_logic;  -- ufix1
  SIGNAL Out1_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL Out2_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL Out3_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL Out4_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL Out5_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL Out6_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL Out7_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL Out8_sig                         : std_logic_vector(7 DOWNTO 0);  -- ufix8
  SIGNAL irq_sig                          : std_logic;  -- ufix1
  SIGNAL status_sig                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL trans_io_sig                     : std_logic;  -- ufix1
  SIGNAL switch_io_sig                    : std_logic;  -- ufix1

BEGIN
  u_head_ip_src_head : head_ip_src_head
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              comanda => comanda,  -- ufix32
              IO => IO_sig,  -- ufix1
              data_in_1 => data_in_1,  -- ufix32
              data_in_2 => data_in_2,  -- ufix32
              data_in_3 => data_in_3,  -- ufix32
              data_in_4 => data_in_4,  -- ufix32
              data_in_5 => data_in_5,  -- ufix32
              data_in_6 => data_in_6,  -- ufix32
              data_in_7 => data_in_7,  -- ufix32
              data_in_8 => data_in_8,  -- ufix32
              data_in_9 => data_in_9,  -- ufix32
              data_in_10 => data_in_10,  -- ufix32
              data_in_11 => data_in_11,  -- ufix32
              data_in_12 => data_in_12,  -- ufix32
              data_in_13 => data_in_13,  -- ufix32
              data_in_14 => data_in_14,  -- ufix32
              data_in_15 => data_in_15,  -- ufix32
              data_in_16 => data_in_16,  -- ufix32
              data_in_17 => data_in_17,  -- ufix32
              data_in_18 => data_in_18,  -- ufix32
              data_in_19 => data_in_19,  -- ufix32
              data_in_20 => data_in_20,  -- ufix32
              data_in_21 => data_in_21,  -- ufix32
              data_in_22 => data_in_22,  -- ufix32
              data_in_23 => data_in_23,  -- ufix32
              data_in_24 => data_in_24,  -- ufix32
              data_in_25 => data_in_25,  -- ufix32
              data_in_26 => data_in_26,  -- ufix32
              data_in_27 => data_in_27,  -- ufix32
              data_in_28 => data_in_28,  -- ufix32
              data_in_29 => data_in_29,  -- ufix32
              data_in_30 => data_in_30,  -- ufix32
              data_in_31 => data_in_31,  -- ufix32
              data_in_32 => data_in_32,  -- ufix32
              data_in_33 => data_in_33,  -- ufix32
              data_in_34 => data_in_34,  -- ufix32
              data_in_35 => data_in_35,  -- ufix32
              data_in_36 => data_in_36,  -- ufix32
              data_in_37 => data_in_37,  -- ufix32
              data_in_38 => data_in_38,  -- ufix32
              data_in_39 => data_in_39,  -- ufix32
              data_in_40 => data_in_40,  -- ufix32
              data_in_41 => data_in_41,  -- ufix32
              data_in_42 => data_in_42,  -- ufix32
              data_in_43 => data_in_43,  -- ufix32
              data_in_44 => data_in_44,  -- ufix32
              data_in_45 => data_in_45,  -- ufix32
              data_in_46 => data_in_46,  -- ufix32
              data_in_47 => data_in_47,  -- ufix32
              data_in_48 => data_in_48,  -- ufix32
              data_in_49 => data_in_49,  -- ufix32
              data_in_50 => data_in_50,  -- ufix32
              data_in_51 => data_in_51,  -- ufix32
              data_in_52 => data_in_52,  -- ufix32
              data_in_53 => data_in_53,  -- ufix32
              data_in_54 => data_in_54,  -- ufix32
              data_in_55 => data_in_55,  -- ufix32
              data_in_56 => data_in_56,  -- ufix32
              data_in_57 => data_in_57,  -- ufix32
              data_in_58 => data_in_58,  -- ufix32
              data_in_59 => data_in_59,  -- ufix32
              data_in_60 => data_in_60,  -- ufix32
              data_in_61 => data_in_61,  -- ufix32
              data_in_62 => data_in_62,  -- ufix32
              data_in_63 => data_in_63,  -- ufix32
              data_in_64 => data_in_64,  -- ufix32
              Time_pause => Time_pause,  -- ufix32
              Time_reciv => Time_reciv,  -- ufix32
              Time_transmit => Time_transmit,  -- ufix32
              Time_interval => Time_interval,  -- ufix32
              Time_transition => Time_transition,  -- ufix32
              ce_out => ce_out_sig,  -- ufix1
              signals => signals_sig,  -- sfix3
              I0_OUT => I0_OUT_sig,  -- ufix1
              strob => strob_sig,  -- ufix1
              Out1 => Out1_sig,  -- ufix8
              Out2 => Out2_sig,  -- ufix8
              Out3 => Out3_sig,  -- ufix8
              Out4 => Out4_sig,  -- ufix8
              Out5 => Out5_sig,  -- ufix8
              Out6 => Out6_sig,  -- ufix8
              Out7 => Out7_sig,  -- ufix8
              Out8 => Out8_sig,  -- ufix8
              irq => irq_sig,  -- ufix1
              status => status_sig,  -- ufix32
              trans_io => trans_io_sig,  -- ufix1
              switch_io => switch_io_sig  -- ufix1
              );

  IO_sig <= IO;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  signals <= signals_sig;

  I0_OUT <= I0_OUT_sig;

  strob <= strob_sig;

  Out1 <= Out1_sig;

  Out2 <= Out2_sig;

  Out3 <= Out3_sig;

  Out4 <= Out4_sig;

  Out5 <= Out5_sig;

  Out6 <= Out6_sig;

  Out7 <= Out7_sig;

  Out8 <= Out8_sig;

  irq <= irq_sig;

  status <= status_sig;

  trans_io <= trans_io_sig;

  switch_io <= switch_io_sig;

END rtl;

