library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity alarmas is
	port
	(
		
		cantPer	: in  std_logic_vector(3 downto 0);
		cuentaAscensor : in std_logic_vector(5 downto 0);
		sensorEnergia : in std_logic;
		
		masde10 : out std_logic;
		abrirCerrar : out std_logic;
		abrirCerrarSon : out std_logic;
		anomaliaEn : out std_logic;
		anomaliaEnSon : out std_logic;
		luz : out std_logic
		
	);
end alarmas;




architecture arch_alarmas of alarmas is

	signal sin, sin2, sin3, sin4 : std_logic;
	signal may10, puertaLuz : std_logic;

	component comparadorNbits is
		generic
		(
			n	: integer  :=	6
			
		);

		port
		(
			-- Input ports
			A	: in  std_logic_vector(n-1 downto 0);
			B	: in  std_logic_vector(n-1 downto 0);
			
			AiguB  : out std_logic;
			AmayB  : out std_logic;
			AmenB  : out std_logic
			
		);
	end component;
	

begin

	
	U1 : comparadorNbits port map ("00"&cantPer,"001010,sin,may10,sin2);
	U2 : comparadorNbits port map (cuentaAscensor,"001010",sin3,puertaLuz,sin4);
	
	masde10 <= may10;
	
	
end arch_alarmas;


