INFO: [VRFC 10-163] Analyzing VHDL file "/home/stargrif/VhdlLabs/Lab3/Lab2.srcs/sources_1/new/D_trigger.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DTrigger
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stargrif/VhdlLabs/Lab3/Lab2.srcs/sources_1/new/SyncCountUD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncCountUD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/stargrif/VhdlLabs/Lab3/Lab2.srcs/sim_1/new/TestModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestModule
