
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.31    0.25   18.32 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.35 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   18.55 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.55 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.26    0.29   18.84 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.26    0.00   18.84 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.28    0.26   19.10 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.28    0.00   19.10 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.21    0.27   19.38 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.38 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.46    0.40   19.78 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.46    0.00   19.78 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.25    0.18   19.96 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.25    0.00   19.96 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.12    1.08   21.04 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.12    0.00   21.04 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   21.66 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.12    0.00   21.66 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.12 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.15   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                -21.66   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.31    0.25   18.32 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.35 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   18.55 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.55 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.26    0.29   18.84 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.26    0.00   18.84 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.28    0.26   19.10 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.28    0.00   19.10 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.21    0.27   19.38 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.38 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.46    0.40   19.78 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.46    0.00   19.78 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.17   19.95 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.24    0.00   19.95 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.13    1.09   21.04 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.13    0.00   21.04 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.11    0.62   21.66 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.11    0.00   21.66 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.14   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -21.66   data arrival time
-----------------------------------------------------------------------------
                                  9.23   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   20.46 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.23    0.00   20.46 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.20   20.66 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.23    0.00   20.66 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.57   21.23 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.11    0.00   21.23 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.23   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.15   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -21.23   data arrival time
-----------------------------------------------------------------------------
                                  9.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   20.44 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.44 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.20   20.64 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.23    0.00   20.64 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.58   21.22 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.12    0.00   21.22 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.13   30.90   library setup time
                                 30.90   data required time
-----------------------------------------------------------------------------
                                 30.90   data required time
                                -21.22   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.00   20.08 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.43 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.44 v mprj/_268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.58 ^ mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.16    0.00   20.58 ^ mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.16    0.60   21.18 ^ mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.16    0.00   21.18 ^ mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.12 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.15   30.86   library setup time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                -21.18   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   20.44 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.44 v mprj/_223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.16   20.61 ^ mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.19    0.00   20.61 ^ mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   21.16 ^ mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.10    0.00   21.16 ^ mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.15   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -21.16   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.00   20.08 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.43 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.43 v mprj/_285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.58 ^ mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.16    0.00   20.58 ^ mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.56   21.15 ^ mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.11    0.00   21.15 ^ mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.12 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.15   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                -21.15   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   20.46 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.23    0.00   20.46 v mprj/_248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.14   20.61 ^ mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.15    0.00   20.61 ^ mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   21.16 ^ mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.10    0.00   21.16 ^ mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.15   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -21.16   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.00   20.08 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.43 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.44 v mprj/_288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.20    0.17   20.61 ^ mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.20    0.00   20.61 ^ mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   21.17 ^ mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.10    0.00   21.17 ^ mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.12 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.13   30.89   library setup time
                                 30.89   data required time
-----------------------------------------------------------------------------
                                 30.89   data required time
                                -21.17   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   20.44 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.44 v mprj/_236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.15   20.60 ^ mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.17    0.00   20.60 ^ mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   21.15 ^ mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.09    0.00   21.15 ^ mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.15   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -21.15   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   20.46 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.23    0.00   20.46 v mprj/_242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.15   20.61 ^ mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.15    0.00   20.61 ^ mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   21.17 ^ mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.10    0.00   21.17 ^ mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.12   30.90   library setup time
                                 30.90   data required time
-----------------------------------------------------------------------------
                                 30.90   data required time
                                -21.17   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   20.46 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.23    0.00   20.46 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.62 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.16    0.00   20.62 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   21.16 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.09    0.00   21.16 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.16   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.12   30.91   library setup time
                                 30.91   data required time
-----------------------------------------------------------------------------
                                 30.91   data required time
                                -21.16   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.01   20.08 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   20.44 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.20    0.00   20.44 v mprj/_228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   20.59 ^ mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.16    0.00   20.59 ^ mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.54   21.14 ^ mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.09    0.00   21.14 ^ mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   31.13 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   31.13 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.14   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -21.14   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   20.74 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.74 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   21.00 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.08    0.00   21.00 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   21.14 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.07    0.00   21.14 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   31.12 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.12 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.13   30.89   library setup time
                                 30.89   data required time
-----------------------------------------------------------------------------
                                 30.89   data required time
                                -21.14   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   20.74 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.74 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.27   21.01 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.09    0.00   21.01 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   21.15 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.07    0.00   21.15 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.13   30.91   library setup time
                                 30.91   data required time
-----------------------------------------------------------------------------
                                 30.91   data required time
                                -21.15   data arrival time
-----------------------------------------------------------------------------
                                  9.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.00   20.08 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   20.43 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.20    0.00   20.44 v mprj/_278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.14   20.58 ^ mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.16    0.00   20.58 ^ mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   21.13 ^ mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.10    0.00   21.13 ^ mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 21.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.12 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.13   30.89   library setup time
                                 30.89   data required time
-----------------------------------------------------------------------------
                                 30.89   data required time
                                -21.13   data arrival time
-----------------------------------------------------------------------------
                                  9.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   20.74 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.74 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   21.00 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.08    0.00   21.00 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.13 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.06    0.00   21.13 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 21.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   31.12 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.12 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.13   30.89   library setup time
                                 30.89   data required time
-----------------------------------------------------------------------------
                                 30.89   data required time
                                -21.13   data arrival time
-----------------------------------------------------------------------------
                                  9.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   20.74 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.29    0.00   20.74 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.27   21.00 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.08    0.00   21.00 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.13 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.06    0.00   21.13 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.13   30.90   library setup time
                                 30.90   data required time
-----------------------------------------------------------------------------
                                 30.90   data required time
                                -21.13   data arrival time
-----------------------------------------------------------------------------
                                  9.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.73 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.73 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.99 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.08    0.00   20.99 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.12 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.06    0.00   21.12 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   31.12 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.12 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.13   30.89   library setup time
                                 30.89   data required time
-----------------------------------------------------------------------------
                                 30.89   data required time
                                -21.12   data arrival time
-----------------------------------------------------------------------------
                                  9.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.73 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.73 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.99 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.08    0.00   20.99 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.12 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.06    0.00   21.12 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   31.12 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.12 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.13   30.89   library setup time
                                 30.89   data required time
-----------------------------------------------------------------------------
                                 30.89   data required time
                                -21.12   data arrival time
-----------------------------------------------------------------------------
                                  9.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.73 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.73 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.99 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.08    0.00   20.99 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   21.12 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.07    0.00   21.12 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.13   30.90   library setup time
                                 30.90   data required time
-----------------------------------------------------------------------------
                                 30.90   data required time
                                -21.12   data arrival time
-----------------------------------------------------------------------------
                                  9.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   20.73 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.27    0.00   20.73 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.99 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.08    0.00   20.99 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   21.11 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.06    0.00   21.11 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 21.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.13   30.90   library setup time
                                 30.90   data required time
-----------------------------------------------------------------------------
                                 30.90   data required time
                                -21.11   data arrival time
-----------------------------------------------------------------------------
                                  9.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   20.08 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.36    0.00   20.08 v mprj/_303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.22    0.22   20.30 ^ mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.22    0.00   20.30 ^ mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   20.86 ^ mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.10    0.00   20.86 ^ mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.86   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.12 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.15   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                -20.86   data arrival time
-----------------------------------------------------------------------------
                                 10.00   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.44 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   20.77 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.34    0.00   20.77 ^ mprj/_328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.08   20.85 v mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.15    0.00   20.85 v mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.85   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   31.12 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.12 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.16   30.86   library setup time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                -20.85   data arrival time
-----------------------------------------------------------------------------
                                 10.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.44 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   20.77 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.34    0.00   20.77 ^ mprj/_324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.16    0.08   20.86 v mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.16    0.00   20.86 v mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.86   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.16   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                -20.86   data arrival time
-----------------------------------------------------------------------------
                                 10.02   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.44 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   20.77 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.34    0.00   20.77 ^ mprj/_306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.07   20.84 v mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.15    0.00   20.84 v mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.15   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -20.84   data arrival time
-----------------------------------------------------------------------------
                                 10.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.35    0.37   20.42 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.35    0.00   20.42 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   20.76 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.36    0.00   20.76 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.07   20.83 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.15    0.00   20.83 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   31.12 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   31.12 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.15   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                -20.83   data arrival time
-----------------------------------------------------------------------------
                                 10.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.35    0.37   20.42 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.35    0.00   20.42 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   20.76 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.36    0.00   20.76 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.83 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.16    0.00   20.83 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.15   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -20.83   data arrival time
-----------------------------------------------------------------------------
                                 10.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.23   20.27 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.12    0.00   20.27 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.29   20.56 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.31    0.00   20.56 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.12   20.68 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.16    0.00   20.68 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16   20.84 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.19    0.00   20.84 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.14   30.89   library setup time
                                 30.89   data required time
-----------------------------------------------------------------------------
                                 30.89   data required time
                                -20.84   data arrival time
-----------------------------------------------------------------------------
                                 10.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.35    0.37   20.42 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.35    0.00   20.42 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   20.76 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.36    0.00   20.76 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   20.83 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.16    0.00   20.83 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.15   30.88   library setup time
                                 30.88   data required time
-----------------------------------------------------------------------------
                                 30.88   data required time
                                -20.83   data arrival time
-----------------------------------------------------------------------------
                                 10.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.45 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   20.71 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.08    0.00   20.71 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   20.84 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.07    0.00   20.84 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 20.84   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.12   30.91   library setup time
                                 30.91   data required time
-----------------------------------------------------------------------------
                                 30.91   data required time
                                -20.84   data arrival time
-----------------------------------------------------------------------------
                                 10.07   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   18.28 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.20    0.03   18.31 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   18.57 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.10    0.00   18.57 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   19.68 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.20    0.00   19.68 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   20.04 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.52    0.00   20.05 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   20.44 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.32    0.00   20.44 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   20.77 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.34    0.00   20.77 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.77   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.00   30.94 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   31.13 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   31.13 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.03   clock uncertainty
                          0.00   31.03   clock reconvergence pessimism
                         -0.16   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                -20.77   data arrival time
-----------------------------------------------------------------------------
                                 10.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.31    0.25   18.32 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.31    0.03   18.35 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   18.55 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.09    0.00   18.55 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.26    0.29   18.84 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.26    0.00   18.84 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.28    0.26   19.10 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.28    0.00   19.10 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.21    0.27   19.38 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.21    0.01   19.38 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.46    0.40   19.78 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.46    0.00   19.78 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.17   19.95 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.24    0.00   19.95 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.66   20.61 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.12    0.00   20.61 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 20.61   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   29.92 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.06    0.00   29.92 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   30.60 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01   30.62 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   30.94 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01   30.94 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   31.12 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   31.12 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.02   clock uncertainty
                          0.00   31.02   clock reconvergence pessimism
                         -0.15   30.87   library setup time
                                 30.87   data required time
-----------------------------------------------------------------------------
                                 30.87   data required time
                                -20.61   data arrival time
-----------------------------------------------------------------------------
                                 10.26   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.20 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.14    0.74    0.91    8.10 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  0.74    0.03    8.13 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.42 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.29    0.01    8.43 ^ wbs_dat_o[5] (out)
                                  8.43   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.43   data arrival time
-----------------------------------------------------------------------------
                                 17.50   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.64    0.85    8.06 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  0.64    0.02    8.08 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.37 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.29    0.01    8.38 ^ wbs_dat_o[12] (out)
                                  8.38   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.38   data arrival time
-----------------------------------------------------------------------------
                                 17.55   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.20 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.65    0.85    8.05 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  0.65    0.02    8.07 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.36 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.29    0.01    8.37 ^ wbs_dat_o[13] (out)
                                  8.37   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.37   data arrival time
-----------------------------------------------------------------------------
                                 17.56   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.58    0.82    8.03 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  0.58    0.02    8.04 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.34 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.29    0.01    8.34 ^ wbs_dat_o[7] (out)
                                  8.34   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.34   data arrival time
-----------------------------------------------------------------------------
                                 17.59   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.20 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.52    0.78    7.98 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  0.52    0.01    7.99 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.28 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.29    0.01    8.29 ^ wbs_dat_o[9] (out)
                                  8.29   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.29   data arrival time
-----------------------------------------------------------------------------
                                 17.64   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.50    0.77    7.98 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  0.50    0.01    7.99 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.29    8.28 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.29    0.01    8.28 ^ wbs_dat_o[15] (out)
                                  8.28   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 17.65   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.48    0.72    7.93 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  0.49    0.05    7.98 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.27 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.29    0.01    8.28 ^ wbs_dat_o[0] (out)
                                  8.28   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 17.65   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.47    0.75    7.96 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  0.47    0.01    7.97 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.26 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.29    0.01    8.27 ^ wbs_dat_o[11] (out)
                                  8.27   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 17.66   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.47    0.75    7.96 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  0.47    0.01    7.97 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.29    8.26 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.28    0.01    8.27 ^ wbs_dat_o[14] (out)
                                  8.27   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 17.66   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.45    0.71    7.92 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  0.46    0.04    7.96 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.25 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.29    0.01    8.25 ^ wbs_dat_o[8] (out)
                                  8.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.25   data arrival time
-----------------------------------------------------------------------------
                                 17.68   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.43    0.70    7.91 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  0.45    0.04    7.95 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.24 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.29    0.01    8.25 ^ wbs_dat_o[1] (out)
                                  8.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.25   data arrival time
-----------------------------------------------------------------------------
                                 17.68   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.20 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.13    0.35    0.65    7.85 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.36    0.03    7.88 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.16 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.29    0.01    8.17 ^ wbs_dat_o[4] (out)
                                  8.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.17   data arrival time
-----------------------------------------------------------------------------
                                 17.76   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.29    0.63    7.84 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.29    0.02    7.86 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.14 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.29    0.01    8.15 ^ wbs_dat_o[3] (out)
                                  8.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.15   data arrival time
-----------------------------------------------------------------------------
                                 17.78   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.20 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.31    0.63    7.83 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.32    0.02    7.86 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.14 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.29    0.01    8.14 ^ wbs_dat_o[10] (out)
                                  8.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.14   data arrival time
-----------------------------------------------------------------------------
                                 17.79   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.20 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.28    0.62    7.81 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.28    0.02    7.83 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.11 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.29    0.01    8.12 ^ wbs_dat_o[2] (out)
                                  8.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.12   data arrival time
-----------------------------------------------------------------------------
                                 17.81   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.26    0.61    7.82 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.26    0.01    7.83 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.11 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.29    0.01    8.12 ^ wbs_dat_o[6] (out)
                                  8.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -8.12   data arrival time
-----------------------------------------------------------------------------
                                 17.81   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.22    0.56    7.77 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.22    0.00    7.77 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.26    0.21    0.27    8.04 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.21    0.00    8.04 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.41    0.36    8.40 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  0.41    0.00    8.40 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.15    0.55    0.49    8.89 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  0.55    0.02    8.91 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.30    9.21 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.23    0.00    9.21 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.48 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.28    0.01    9.49 ^ la_data_out[6] (out)
                                  9.49   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.49   data arrival time
-----------------------------------------------------------------------------
                                 19.06   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.77 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.24    0.00    7.77 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.29    0.26    8.03 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.29    0.00    8.03 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.19    0.24    8.27 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.19    0.00    8.27 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.37    0.39    8.66 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.37    0.01    8.68 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.29    8.97 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.24    0.00    8.97 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    9.24 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.28    0.01    9.25 ^ la_data_out[4] (out)
                                  9.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.25   data arrival time
-----------------------------------------------------------------------------
                                 19.30   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.27    0.59    7.80 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.27    0.00    7.80 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.20    0.28    0.26    8.06 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.28    0.00    8.06 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.12    0.64    0.50    8.56 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  0.64    0.02    8.58 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.32    8.90 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.25    0.00    8.90 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    9.18 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.28    0.01    9.18 ^ la_data_out[2] (out)
                                  9.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.18   data arrival time
-----------------------------------------------------------------------------
                                 19.37   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.30    0.78    0.89    8.10 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  0.78    0.00    8.10 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.20    0.54    0.44    8.54 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  0.54    0.02    8.56 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.30    8.87 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.24    0.00    8.87 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    9.14 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.28    0.01    9.15 ^ la_data_out[7] (out)
                                  9.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.15   data arrival time
-----------------------------------------------------------------------------
                                 19.40   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.20 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.27    0.70    0.84    8.03 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  0.70    0.00    8.04 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.48    0.42    8.46 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  0.48    0.00    8.46 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.27    0.32    8.78 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.27    0.00    8.78 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    9.06 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.29    0.01    9.07 ^ la_data_out[9] (out)
                                  9.07   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.07   data arrival time
-----------------------------------------------------------------------------
                                 19.48   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.24    0.64    0.81    8.02 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  0.64    0.00    8.02 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.36    0.47    8.49 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.36    0.01    8.50 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.78 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.23    0.00    8.78 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    9.06 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.28    0.01    9.06 ^ la_data_out[5] (out)
                                  9.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.06   data arrival time
-----------------------------------------------------------------------------
                                 19.49   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.21    0.55    0.77    7.98 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  0.55    0.00    7.98 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.34    0.44    8.42 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.35    0.02    8.44 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.72 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.23    0.00    8.72 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.99 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.28    0.01    8.99 ^ la_data_out[3] (out)
                                  8.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.99   data arrival time
-----------------------------------------------------------------------------
                                 19.56   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.20 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.76 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.24    0.00    7.76 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.27    0.25    8.01 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.27    0.00    8.02 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.23    0.27    8.28 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.23    0.00    8.28 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.26    8.54 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.23    0.00    8.54 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.81 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.28    0.01    8.82 ^ la_data_out[12] (out)
                                  8.82   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.82   data arrival time
-----------------------------------------------------------------------------
                                 19.73   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.20 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.31    0.80    0.90    8.10 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  0.80    0.00    8.10 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.34    8.44 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.26    0.00    8.44 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.71 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.28    0.01    8.72 ^ la_data_out[8] (out)
                                  8.72   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.72   data arrival time
-----------------------------------------------------------------------------
                                 19.83   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    0.45    0.72    7.93 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  0.45    0.00    7.93 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    0.51    0.43    8.36 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  0.51    0.01    8.37 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.66 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.28    0.01    8.66 ^ la_data_out[0] (out)
                                  8.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.66   data arrival time
-----------------------------------------------------------------------------
                                 19.89   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.20 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    0.66    0.83    8.02 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  0.66    0.00    8.03 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.34    8.37 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.28    0.00    8.37 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.64 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.28    0.01    8.65 ^ la_data_out[11] (out)
                                  8.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.65   data arrival time
-----------------------------------------------------------------------------
                                 19.90   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    0.67    0.84    8.03 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  0.67    0.00    8.03 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    8.34 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.23    0.00    8.35 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.62 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.28    0.01    8.63 ^ la_data_out[13] (out)
                                  8.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.63   data arrival time
-----------------------------------------------------------------------------
                                 19.92   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.21 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    0.64    0.84    8.04 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  0.64    0.01    8.05 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.25    0.28    8.33 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.25    0.00    8.34 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.61 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.28    0.01    8.62 ^ la_data_out[1] (out)
                                  8.62   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.62   data arrival time
-----------------------------------------------------------------------------
                                 19.93   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.57    0.79    7.99 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  0.57    0.00    7.99 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.31    8.30 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.24    0.00    8.30 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.27    8.57 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.28    0.01    8.58 ^ la_data_out[14] (out)
                                  8.58   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.58   data arrival time
-----------------------------------------------------------------------------
                                 19.97   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.19    0.53    0.76    7.95 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  0.53    0.00    7.95 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.31    0.32    8.27 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.31    0.00    8.27 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.28    8.55 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.29    0.01    8.56 ^ la_data_out[15] (out)
                                  8.56   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.56   data arrival time
-----------------------------------------------------------------------------
                                 19.99   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.20 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.28    0.59    7.79 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.28    0.00    7.79 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.27    0.28    8.07 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.27    0.00    8.07 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    8.35 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.28    0.01    8.36 ^ la_data_out[10] (out)
                                  8.36   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -8.36   data arrival time
-----------------------------------------------------------------------------
                                 20.19   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.87 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.07    0.00    5.87 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.63 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.08    0.01    6.64 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    7.00 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.21 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.21 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.25    0.67    0.85    8.06 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  0.68    0.06    8.11 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.29    0.29    8.41 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.29    0.01    8.41 ^ wbs_ack_o (out)
                                  8.41   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                 -8.41   data arrival time
-----------------------------------------------------------------------------
                                 37.73   slack (MET)



worst slack corner Fastest: 9.2060
======================= Slowest Corner ===================================

Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.24    0.00   19.70 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.86    0.00   20.40 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.68    1.07   21.47 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.68    0.00   21.47 v mprj/_267_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.68    1.21   22.68 ^ mprj/_267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_119_ (net)
                  1.68    0.00   22.68 ^ mprj/hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.26   25.93 ^ mprj/hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net301 (net)
                  0.29    0.00   25.93 ^ mprj/hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.81   27.74 ^ mprj/hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net252 (net)
                  0.33    0.00   27.74 ^ mprj/_268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.25   27.99 v mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.33    0.00   27.99 v mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.47    2.11   30.10 v mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.47    0.00   30.10 v mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   33.37 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   33.37 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.27   clock uncertainty
                          0.00   33.27   clock reconvergence pessimism
                         -0.57   32.70   library setup time
                                 32.70   data required time
-----------------------------------------------------------------------------
                                 32.70   data required time
                                -30.10   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.24    0.00   19.70 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.86    0.00   20.40 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.68    1.07   21.47 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.68    0.00   21.47 v mprj/_284_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.53    1.11   22.58 ^ mprj/_284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_133_ (net)
                  1.53    0.00   22.58 ^ mprj/hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   25.82 ^ mprj/hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net292 (net)
                  0.27    0.00   25.82 ^ mprj/hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.44    1.89   27.71 ^ mprj/hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net228 (net)
                  0.44    0.00   27.71 ^ mprj/_285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.27   27.99 v mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.32    0.00   27.99 v mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    2.01   30.00 v mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.39    0.00   30.00 v mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   33.37 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   33.37 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.27   clock uncertainty
                          0.00   33.27   clock reconvergence pessimism
                         -0.54   32.73   library setup time
                                 32.73   data required time
-----------------------------------------------------------------------------
                                 32.73   data required time
                                -30.00   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.24    0.00   19.70 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.86    0.00   20.40 v mprj/_260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.68    1.07   21.47 v mprj/_260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_112_ (net)
                  0.68    0.00   21.47 v mprj/_277_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.76    1.25   22.72 ^ mprj/_277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_127_ (net)
                  1.76    0.00   22.72 ^ mprj/hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   25.95 ^ mprj/hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net290 (net)
                  0.26    0.00   25.95 ^ mprj/hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.35    1.82   27.77 ^ mprj/hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net264 (net)
                  0.35    0.00   27.77 ^ mprj/_278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.25   28.02 v mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.32    0.00   28.02 v mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.98   30.00 v mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.36    0.00   30.00 v mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 30.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   33.37 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   33.37 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.27   clock uncertainty
                          0.00   33.27   clock reconvergence pessimism
                         -0.51   32.77   library setup time
                                 32.77   data required time
-----------------------------------------------------------------------------
                                 32.77   data required time
                                -30.00   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.24    0.00   19.70 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.86    0.00   20.40 v mprj/_302_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.82    1.32   21.72 ^ mprj/_302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_147_ (net)
                  1.82    0.00   21.72 ^ mprj/hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.33    3.28   25.01 ^ mprj/hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net297 (net)
                  0.33    0.00   25.01 ^ mprj/hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.40    1.87   26.88 ^ mprj/hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net236 (net)
                  0.40    0.00   26.88 ^ mprj/_303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.41    0.30   27.18 v mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.41    0.00   27.18 v mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.02   29.20 v mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.37    0.00   29.20 v mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   33.37 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   33.37 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.27   clock uncertainty
                          0.00   33.27   clock reconvergence pessimism
                         -0.54   32.73   library setup time
                                 32.73   data required time
-----------------------------------------------------------------------------
                                 32.73   data required time
                                -29.20   data arrival time
-----------------------------------------------------------------------------
                                  3.54   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.91    0.73   19.30 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.91    0.00   19.30 v mprj/_219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    0.96    1.28   20.58 v mprj/_219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_079_ (net)
                  0.96    0.00   20.58 v mprj/_247_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.64    1.23   21.81 ^ mprj/_247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_102_ (net)
                  1.64    0.00   21.81 ^ mprj/hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.30    3.26   25.07 ^ mprj/hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net309 (net)
                  0.30    0.00   25.07 ^ mprj/hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.38    1.85   26.92 ^ mprj/hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net256 (net)
                  0.38    0.00   26.92 ^ mprj/_248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.24   27.16 v mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.33    0.00   27.16 v mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.98   29.14 v mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.36    0.00   29.14 v mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.53   32.77   library setup time
                                 32.77   data required time
-----------------------------------------------------------------------------
                                 32.77   data required time
                                -29.14   data arrival time
-----------------------------------------------------------------------------
                                  3.63   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.91    0.73   19.30 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.91    0.00   19.30 v mprj/_219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    0.96    1.28   20.58 v mprj/_219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_079_ (net)
                  0.96    0.00   20.58 v mprj/_222_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.45    1.22   21.79 ^ mprj/_222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_082_ (net)
                  1.45    0.00   21.79 ^ mprj/hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.25   25.05 ^ mprj/hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net299 (net)
                  0.29    0.00   25.05 ^ mprj/hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.81   26.85 ^ mprj/hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net232 (net)
                  0.33    0.00   26.86 ^ mprj/_223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.27   27.13 v mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.36    0.00   27.13 v mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   29.12 v mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.36    0.00   29.12 v mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.53   32.77   library setup time
                                 32.77   data required time
-----------------------------------------------------------------------------
                                 32.77   data required time
                                -29.12   data arrival time
-----------------------------------------------------------------------------
                                  3.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.80    0.66   18.73 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.80    0.03   18.75 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   19.35 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.35 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.70    0.79   20.14 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.70    0.00   20.14 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.81    0.77   20.91 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.81    0.00   20.91 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.72    0.89   21.80 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.72    0.01   21.81 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.22    1.09   22.90 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.22    0.00   22.90 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.63    0.50   23.40 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.63    0.00   23.40 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.36    3.53   26.93 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.36    0.00   26.93 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.00   28.92 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.36    0.00   28.92 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.92   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   33.37 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   33.37 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.27   clock uncertainty
                          0.00   33.27   clock reconvergence pessimism
                         -0.53   32.73   library setup time
                                 32.73   data required time
-----------------------------------------------------------------------------
                                 32.73   data required time
                                -28.92   data arrival time
-----------------------------------------------------------------------------
                                  3.81   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ mprj/hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net286 (net)
                  1.24    0.00   19.70 ^ mprj/_259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v mprj/_259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         mprj/_111_ (net)
                  0.86    0.00   20.40 v mprj/_287_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.49    1.13   21.53 ^ mprj/_287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_135_ (net)
                  1.49    0.00   21.53 ^ mprj/hold90/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   24.76 ^ mprj/hold90/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net303 (net)
                  0.26    0.00   24.76 ^ mprj/hold27/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.40    1.86   26.62 ^ mprj/hold27/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net240 (net)
                  0.40    0.00   26.62 ^ mprj/_288_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.31   26.92 v mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.37    0.00   26.92 v mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.00   28.93 v mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.36    0.00   28.93 v mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.93   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   33.37 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   33.37 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.27   clock uncertainty
                          0.00   33.27   clock reconvergence pessimism
                         -0.51   32.76   library setup time
                                 32.76   data required time
-----------------------------------------------------------------------------
                                 32.76   data required time
                                -28.93   data arrival time
-----------------------------------------------------------------------------
                                  3.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.80    0.66   18.73 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.80    0.03   18.75 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   19.35 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.35 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.70    0.79   20.14 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.70    0.00   20.14 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.81    0.77   20.91 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.81    0.00   20.91 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.72    0.89   21.80 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.72    0.01   21.81 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.22    1.09   22.90 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.22    0.00   22.90 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.61    0.48   23.38 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.61    0.00   23.38 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.39    3.54   26.92 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.39    0.00   26.92 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.99   28.91 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.34    0.00   28.91 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.91   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.52   32.77   library setup time
                                 32.77   data required time
-----------------------------------------------------------------------------
                                 32.77   data required time
                                -28.91   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.91    0.73   19.30 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.91    0.00   19.30 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.64    0.97   20.27 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.64    0.00   20.27 v mprj/_235_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    1.46    1.07   21.34 ^ mprj/_235_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         mprj/_092_ (net)
                  1.46    0.00   21.34 ^ mprj/hold92/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.25   24.59 ^ mprj/hold92/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net305 (net)
                  0.29    0.00   24.59 ^ mprj/hold31/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.46    1.90   26.49 ^ mprj/hold31/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net244 (net)
                  0.46    0.00   26.49 ^ mprj/_236_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.28   26.78 v mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.34    0.00   26.78 v mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.35    1.98   28.75 v mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.35    0.00   28.75 v mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.75   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.52   32.77   library setup time
                                 32.77   data required time
-----------------------------------------------------------------------------
                                 32.77   data required time
                                -28.75   data arrival time
-----------------------------------------------------------------------------
                                  4.02   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.91    0.73   19.30 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.91    0.00   19.30 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.64    0.97   20.27 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.64    0.00   20.27 v mprj/_227_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.56    1.13   21.40 ^ mprj/_227_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         mprj/_086_ (net)
                  1.56    0.00   21.40 ^ mprj/hold98/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   24.63 ^ mprj/hold98/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net311 (net)
                  0.27    0.00   24.63 ^ mprj/hold35/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.35    1.83   26.46 ^ mprj/hold35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net248 (net)
                  0.35    0.00   26.46 ^ mprj/_228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.26   26.72 v mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.34    0.00   26.72 v mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.96   28.68 v mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.34    0.00   28.68 v mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.68   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.52   32.78   library setup time
                                 32.78   data required time
-----------------------------------------------------------------------------
                                 32.78   data required time
                                -28.68   data arrival time
-----------------------------------------------------------------------------
                                  4.10   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.03    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v mprj/hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v mprj/hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net310 (net)
                  0.41    0.00   11.17 v mprj/input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.24 v mprj/input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net20 (net)
                  0.96    0.03   12.26 v mprj/_193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ mprj/_193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         mprj/_053_ (net)
                  1.65    0.00   13.54 ^ mprj/_194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v mprj/_194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_054_ (net)
                  0.69    0.00   14.06 v mprj/hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v mprj/hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net285 (net)
                  0.55    0.00   17.81 v mprj/_217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ mprj/_217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         mprj/_077_ (net)
                  1.05    0.00   18.57 ^ mprj/_218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.91    0.73   19.30 v mprj/_218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         mprj/_078_ (net)
                  0.91    0.00   19.30 v mprj/_224_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.04    0.64    0.97   20.27 v mprj/_224_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_083_ (net)
                  0.64    0.00   20.27 v mprj/_241_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.01    1.28    0.96   21.23 ^ mprj/_241_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                         mprj/_097_ (net)
                  1.28    0.00   21.23 ^ mprj/hold94/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.28    3.24   24.47 ^ mprj/hold94/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net307 (net)
                  0.28    0.00   24.47 ^ mprj/hold59/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    1.86   26.33 ^ mprj/hold59/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net272 (net)
                  0.39    0.00   26.33 ^ mprj/_242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.34    0.25   26.58 v mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.34    0.00   26.58 v mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.38    2.01   28.58 v mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.38    0.00   28.58 v mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.58   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.50   32.80   library setup time
                                 32.80   data required time
-----------------------------------------------------------------------------
                                 32.80   data required time
                                -28.58   data arrival time
-----------------------------------------------------------------------------
                                  4.21   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   24.18 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.98    0.01   24.18 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.60    1.05   25.23 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.60    0.00   25.23 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.68    0.58   25.80 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.68    0.00   25.80 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.32    1.85   27.65 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.32    0.00   27.65 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.65   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.47   32.83   library setup time
                                 32.83   data required time
-----------------------------------------------------------------------------
                                 32.83   data required time
                                -27.65   data arrival time
-----------------------------------------------------------------------------
                                  5.17   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   24.18 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.98    0.01   24.18 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    1.00   25.18 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.53    0.00   25.18 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.56   25.74 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.69    0.00   25.74 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.35    1.87   27.61 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.35    0.00   27.61 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.61   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.46   32.84   library setup time
                                 32.84   data required time
-----------------------------------------------------------------------------
                                 32.84   data required time
                                -27.61   data arrival time
-----------------------------------------------------------------------------
                                  5.23   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   24.18 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.98    0.01   24.18 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.60    1.05   25.23 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.60    0.00   25.23 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.47    0.44   25.66 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.47    0.00   25.66 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.27    1.78   27.45 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.27    0.00   27.45 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 27.45   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   33.40 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   33.40 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   33.30   clock uncertainty
                          0.00   33.30   clock reconvergence pessimism
                         -0.44   32.86   library setup time
                                 32.86   data required time
-----------------------------------------------------------------------------
                                 32.86   data required time
                                -27.45   data arrival time
-----------------------------------------------------------------------------
                                  5.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   26.06 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.76    0.00   26.06 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   26.85 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.23    0.00   26.85 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   27.23 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.20    0.00   27.23 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.23   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   33.38 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   33.38 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.28   clock uncertainty
                          0.00   33.28   clock reconvergence pessimism
                         -0.46   32.81   library setup time
                                 32.81   data required time
-----------------------------------------------------------------------------
                                 32.81   data required time
                                -27.23   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   26.06 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.76    0.00   26.06 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.24    0.81   26.87 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.24    0.00   26.87 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.39   27.25 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.20    0.00   27.25 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.25   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.46   32.85   library setup time
                                 32.85   data required time
-----------------------------------------------------------------------------
                                 32.85   data required time
                                -27.25   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   26.06 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.76    0.00   26.06 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.78   26.84 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.23    0.00   26.84 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   27.20 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.17    0.00   27.20 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   33.38 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   33.38 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.28   clock uncertainty
                          0.00   33.28   clock reconvergence pessimism
                         -0.46   32.82   library setup time
                                 32.82   data required time
-----------------------------------------------------------------------------
                                 32.82   data required time
                                -27.20   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   26.03 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.72    0.00   26.03 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   26.82 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.23    0.00   26.82 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   27.18 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.17    0.00   27.18 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   33.38 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   33.38 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.28   clock uncertainty
                          0.00   33.28   clock reconvergence pessimism
                         -0.48   32.80   library setup time
                                 32.80   data required time
-----------------------------------------------------------------------------
                                 32.80   data required time
                                -27.18   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   26.03 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.72    0.00   26.03 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.81 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.22    0.00   26.81 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.17 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.18    0.00   27.17 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   33.38 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   33.38 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.28   clock uncertainty
                          0.00   33.28   clock reconvergence pessimism
                         -0.48   32.80   library setup time
                                 32.80   data required time
-----------------------------------------------------------------------------
                                 32.80   data required time
                                -27.17   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   26.06 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.76    0.00   26.06 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   26.85 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.23    0.00   26.85 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.21 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.18    0.00   27.21 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.47   32.84   library setup time
                                 32.84   data required time
-----------------------------------------------------------------------------
                                 32.84   data required time
                                -27.21   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   26.03 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.72    0.00   26.03 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   26.82 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.23    0.00   26.82 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.37   27.19 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.19    0.00   27.19 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.47   32.84   library setup time
                                 32.84   data required time
-----------------------------------------------------------------------------
                                 32.84   data required time
                                -27.19   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   26.03 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.72    0.00   26.03 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   26.81 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.22    0.00   26.81 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   27.17 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.18    0.00   27.17 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.47   32.84   library setup time
                                 32.84   data required time
-----------------------------------------------------------------------------
                                 32.84   data required time
                                -27.17   data arrival time
-----------------------------------------------------------------------------
                                  5.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.26 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   26.17 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.90    0.00   26.17 ^ mprj/_328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.24   26.41 v mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.41    0.00   26.41 v mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.41   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   33.38 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   33.38 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.28   clock uncertainty
                          0.00   33.28   clock reconvergence pessimism
                         -0.55   32.73   library setup time
                                 32.73   data required time
-----------------------------------------------------------------------------
                                 32.73   data required time
                                -26.41   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.26 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   26.17 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.90    0.00   26.17 ^ mprj/_324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.25   26.42 v mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.43    0.00   26.42 v mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.54   32.76   library setup time
                                 32.76   data required time
-----------------------------------------------------------------------------
                                 32.76   data required time
                                -26.42   data arrival time
-----------------------------------------------------------------------------
                                  6.34   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.26 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   26.17 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.90    0.00   26.17 ^ mprj/_306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.22   26.39 v mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.41    0.00   26.39 v mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.39   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.54   32.77   library setup time
                                 32.77   data required time
-----------------------------------------------------------------------------
                                 32.77   data required time
                                -26.39   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.33    0.63   24.79 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.33    0.00   24.79 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.81    0.78   25.58 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.81    0.00   25.58 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.42    0.33   25.91 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.42    0.00   25.91 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.54    0.50   26.40 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.54    0.00   26.40 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.40   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.51   32.80   library setup time
                                 32.80   data required time
-----------------------------------------------------------------------------
                                 32.80   data required time
                                -26.40   data arrival time
-----------------------------------------------------------------------------
                                  6.39   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.91    1.00   25.16 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.91    0.00   25.16 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   26.10 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.95    0.00   26.10 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.21   26.31 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.41    0.00   26.31 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.31   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   33.38 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   33.38 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.28   clock uncertainty
                          0.00   33.28   clock reconvergence pessimism
                         -0.53   32.75   library setup time
                                 32.75   data required time
-----------------------------------------------------------------------------
                                 32.75   data required time
                                -26.31   data arrival time
-----------------------------------------------------------------------------
                                  6.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.27 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   26.06 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.22    0.00   26.06 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.37   26.42 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.18    0.00   26.42 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.45   32.86   library setup time
                                 32.86   data required time
-----------------------------------------------------------------------------
                                 32.86   data required time
                                -26.42   data arrival time
-----------------------------------------------------------------------------
                                  6.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.91    1.00   25.16 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.91    0.00   25.16 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   26.10 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.95    0.00   26.10 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.23   26.33 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.42    0.00   26.33 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.33   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.52   32.79   library setup time
                                 32.79   data required time
-----------------------------------------------------------------------------
                                 32.79   data required time
                                -26.33   data arrival time
-----------------------------------------------------------------------------
                                  6.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.91    1.00   25.16 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.91    0.00   25.16 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   26.10 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.95    0.00   26.10 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.22   26.32 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.43    0.00   26.32 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 26.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.52   32.79   library setup time
                                 32.79   data required time
-----------------------------------------------------------------------------
                                 32.79   data required time
                                -26.32   data arrival time
-----------------------------------------------------------------------------
                                  6.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   18.64 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.49    0.03   18.66 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   19.44 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.26    0.00   19.44 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   23.07 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.58    0.00   23.07 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   24.15 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  1.53    0.00   24.16 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   25.26 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.85    0.00   25.26 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   26.17 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.90    0.00   26.17 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.17   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.00   32.88 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   33.41 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   33.41 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.31   clock uncertainty
                          0.00   33.31   clock reconvergence pessimism
                         -0.53   32.78   library setup time
                                 32.78   data required time
-----------------------------------------------------------------------------
                                 32.78   data required time
                                -26.17   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.80    0.66   18.73 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.80    0.03   18.75 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   19.35 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.23    0.00   19.35 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.70    0.79   20.14 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.70    0.00   20.14 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.81    0.77   20.91 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.81    0.00   20.91 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.72    0.89   21.80 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.72    0.01   21.81 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.22    1.09   22.90 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  1.22    0.00   22.90 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.61    0.48   23.38 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.61    0.00   23.38 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.08   25.46 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.36    0.00   25.46 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.46   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.28    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   30.23 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.16    0.00   30.23 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   32.00 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01   32.01 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   32.88 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01   32.88 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   33.37 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   33.37 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   33.27   clock uncertainty
                          0.00   33.27   clock reconvergence pessimism
                         -0.53   32.74   library setup time
                                 32.74   data required time
-----------------------------------------------------------------------------
                                 32.74   data required time
                                -25.46   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.72 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.59    1.69   11.40 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.59    0.00   11.40 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.27    0.64    0.83   12.23 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.64    0.00   12.23 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    1.08    1.00   13.23 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  1.08    0.00   13.23 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.15    1.44    1.30   14.53 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  1.44    0.02   14.55 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.82   15.37 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.64    0.00   15.37 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   16.10 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.73    0.01   16.10 ^ la_data_out[6] (out)
                                 16.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -16.10   data arrival time
-----------------------------------------------------------------------------
                                 12.45   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.69 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.69 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.14    1.92    2.62   12.31 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  1.92    0.03   12.34 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.79   13.13 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.75    0.01   13.14 ^ wbs_dat_o[5] (out)
                                 13.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.14   data arrival time
-----------------------------------------------------------------------------
                                 12.79   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.67    2.48   12.21 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  1.67    0.02   12.23 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.79   13.02 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.74    0.01   13.02 ^ wbs_dat_o[12] (out)
                                 13.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.02   data arrival time
-----------------------------------------------------------------------------
                                 12.91   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.69 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.69 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.69    2.48   12.17 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  1.69    0.02   12.19 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.79   12.99 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.75    0.01   13.00 ^ wbs_dat_o[13] (out)
                                 13.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -13.00   data arrival time
-----------------------------------------------------------------------------
                                 12.93   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    1.51    2.39   12.11 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  1.51    0.02   12.13 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.79   12.92 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.75    0.01   12.93 ^ wbs_dat_o[7] (out)
                                 12.93   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                 13.00   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.72 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.63    1.71   11.43 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.63    0.00   11.43 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.80    0.75   12.18 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.80    0.00   12.18 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.50    0.67   12.86 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.50    0.00   12.86 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.96    1.05   13.91 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.96    0.01   13.92 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.65    0.79   14.71 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.65    0.00   14.71 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   15.44 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.73    0.01   15.45 ^ la_data_out[4] (out)
                                 15.45   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.45   data arrival time
-----------------------------------------------------------------------------
                                 13.10   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.30    2.26   11.99 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  1.30    0.01   12.00 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   12.78 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.74    0.01   12.78 ^ wbs_dat_o[15] (out)
                                 12.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.78   data arrival time
-----------------------------------------------------------------------------
                                 13.15   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.69 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.69 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.36    2.29   11.98 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  1.36    0.01   11.99 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   12.77 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.74    0.01   12.78 ^ wbs_dat_o[9] (out)
                                 12.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.78   data arrival time
-----------------------------------------------------------------------------
                                 13.15   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    1.25    2.18   11.91 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  1.26    0.05   11.96 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   12.74 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.74    0.01   12.75 ^ wbs_dat_o[0] (out)
                                 12.75   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.75   data arrival time
-----------------------------------------------------------------------------
                                 13.18   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.22    2.22   11.94 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  1.22    0.01   11.96 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   12.73 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.74    0.01   12.74 ^ wbs_dat_o[11] (out)
                                 12.74   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 13.19   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.23    2.22   11.94 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  1.23    0.01   11.96 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.77   12.73 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.74    0.01   12.74 ^ wbs_dat_o[14] (out)
                                 12.74   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.74   data arrival time
-----------------------------------------------------------------------------
                                 13.19   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.17    1.18    2.14   11.87 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  1.18    0.04   11.91 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.78   12.68 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.74    0.01   12.69 ^ wbs_dat_o[8] (out)
                                 12.69   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 13.24   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    1.14    2.12   11.85 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  1.15    0.04   11.89 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.76    0.78   12.67 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.76    0.01   12.68 ^ wbs_dat_o[1] (out)
                                 12.68   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 13.25   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.73    1.77   11.49 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.73    0.00   11.49 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.21    0.75    0.74   12.23 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.75    0.00   12.23 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.12    1.67    1.33   13.56 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  1.67    0.02   13.57 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.67    0.87   14.45 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.67    0.00   14.45 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   15.18 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.73    0.01   15.19 ^ la_data_out[2] (out)
                                 15.19   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.19   data arrival time
-----------------------------------------------------------------------------
                                 13.36   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.72 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.30    2.07    2.66   12.37 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  2.07    0.00   12.38 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.20    1.40    1.18   13.55 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  1.40    0.02   13.58 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.83   14.40 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.64    0.00   14.40 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   15.13 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.73    0.01   15.14 ^ la_data_out[7] (out)
                                 15.14   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -15.14   data arrival time
-----------------------------------------------------------------------------
                                 13.41   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.69 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.69 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.13    0.92    1.99   11.68 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.92    0.03   11.70 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.76   12.47 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.75    0.01   12.48 ^ wbs_dat_o[4] (out)
                                 12.48   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.48   data arrival time
-----------------------------------------------------------------------------
                                 13.45   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.77    1.91   11.64 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.78    0.02   11.66 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.75   12.41 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.74    0.01   12.42 ^ wbs_dat_o[3] (out)
                                 12.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.42   data arrival time
-----------------------------------------------------------------------------
                                 13.51   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.69 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.69 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.83    1.93   11.62 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.83    0.02   11.65 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.75   12.40 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.74    0.01   12.41 ^ wbs_dat_o[10] (out)
                                 12.41   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.41   data arrival time
-----------------------------------------------------------------------------
                                 13.52   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.69 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.69 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.74    1.88   11.57 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.74    0.02   11.59 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.75   12.34 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.75    0.01   12.35 ^ wbs_dat_o[2] (out)
                                 12.35   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 13.58   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.68    1.86   11.58 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.68    0.02   11.60 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.74   12.34 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.74    0.01   12.35 ^ wbs_dat_o[6] (out)
                                 12.35   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                -12.35   data arrival time
-----------------------------------------------------------------------------
                                 13.58   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.68 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.27    1.83    2.51   12.20 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  1.83    0.00   12.20 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    1.26    1.13   13.33 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  1.26    0.00   13.34 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.72    0.86   14.20 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.72    0.00   14.20 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.74   14.94 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.74    0.01   14.95 ^ la_data_out[9] (out)
                                 14.95   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.95   data arrival time
-----------------------------------------------------------------------------
                                 13.60   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.72 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    1.69    2.44   12.16 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  1.69    0.00   12.16 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.95    1.25   13.40 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.95    0.01   13.42 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.77   14.19 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.62    0.00   14.19 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   14.91 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.73    0.01   14.92 ^ la_data_out[5] (out)
                                 14.92   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.92   data arrival time
-----------------------------------------------------------------------------
                                 13.63   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.21    1.45    2.30   12.02 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  1.45    0.00   12.02 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.91    1.19   13.21 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.91    0.02   13.23 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.76   13.99 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.62    0.00   13.99 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   14.72 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.73    0.01   14.72 ^ la_data_out[3] (out)
                                 14.72   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.72   data arrival time
-----------------------------------------------------------------------------
                                 13.83   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.68 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.65    1.72   11.40 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.65    0.00   11.40 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.75    0.73   12.13 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.75    0.00   12.13 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.61    0.73   12.86 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.61    0.00   12.86 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.71   13.57 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.62    0.00   13.57 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   14.30 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.73    0.01   14.31 ^ la_data_out[12] (out)
                                 14.31   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.31   data arrival time
-----------------------------------------------------------------------------
                                 14.24   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.68 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.31    2.12    2.68   12.37 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  2.12    0.00   12.37 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.68    0.91   13.28 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.68    0.00   13.28 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   14.01 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.73    0.01   14.02 ^ la_data_out[8] (out)
                                 14.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -14.02   data arrival time
-----------------------------------------------------------------------------
                                 14.53   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    1.19    2.15   11.87 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  1.19    0.00   11.87 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    1.32    1.15   13.02 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  1.32    0.01   13.03 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.77   13.80 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.73    0.01   13.81 ^ la_data_out[0] (out)
                                 13.81   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.81   data arrival time
-----------------------------------------------------------------------------
                                 14.74   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.68 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.73    2.46   12.14 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  1.73    0.00   12.15 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.73    0.91   13.06 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.73    0.00   13.06 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   13.80 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.73    0.01   13.81 ^ la_data_out[11] (out)
                                 13.81   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.81   data arrival time
-----------------------------------------------------------------------------
                                 14.74   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.68 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.76    2.48   12.16 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  1.76    0.00   12.16 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.84   13.01 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.63    0.00   13.01 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   13.74 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.73    0.01   13.75 ^ la_data_out[13] (out)
                                 13.75   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.75   data arrival time
-----------------------------------------------------------------------------
                                 14.80   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    1.68    2.45   12.16 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  1.68    0.01   12.17 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.67    0.80   12.98 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.67    0.00   12.98 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   13.71 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.73    0.01   13.71 ^ la_data_out[1] (out)
                                 13.71   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.71   data arrival time
-----------------------------------------------------------------------------
                                 14.84   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.71 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    1.49    2.33   12.04 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  1.49    0.00   12.05 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.84   12.88 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.64    0.00   12.88 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.73   13.62 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.73    0.01   13.62 ^ la_data_out[14] (out)
                                 13.62   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.62   data arrival time
-----------------------------------------------------------------------------
                                 14.93   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.68 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    1.38    2.26   11.94 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  1.38    0.00   11.94 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.83    0.89   12.83 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.83    0.00   12.83 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.75   13.58 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.74    0.01   13.59 ^ la_data_out[15] (out)
                                 13.59   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -13.59   data arrival time
-----------------------------------------------------------------------------
                                 14.96   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.68 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.74    1.77   11.46 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.74    0.00   11.46 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.72    0.78   12.24 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.72    0.00   12.24 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.74    0.74   12.99 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.74    0.01   12.99 ^ la_data_out[10] (out)
                                 12.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -12.99   data arrival time
-----------------------------------------------------------------------------
                                 15.56   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.28    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.22 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.17    0.00    6.22 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  2.80    0.01    8.18 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.14 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.73 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.25    1.75    2.49   12.21 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  1.75    0.06   12.27 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.75    0.80   13.07 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.75    0.01   13.08 ^ wbs_ack_o (out)
                                 13.08   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 33.06   slack (MET)



worst slack corner Slowest: 2.6040
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.46    0.38   18.45 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.03   18.48 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   18.80 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.80 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.40    0.44   19.25 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.40    0.00   19.25 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.46    0.42   19.66 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.46    0.00   19.67 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.37    0.46   20.13 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.37    0.01   20.13 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.71    0.61   20.74 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.71    0.00   20.75 ^ mprj/_294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.37    0.28   21.03 v mprj/_294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_014_ (net)
                  0.37    0.00   21.03 v mprj/hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.20    1.82   22.85 v mprj/hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net288 (net)
                  0.20    0.00   22.85 v mprj/hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.04   23.89 v mprj/hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net217 (net)
                  0.20    0.00   23.89 v mprj/_356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.89   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.55 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   31.82 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.82 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.72   clock uncertainty
                          0.00   31.72   clock reconvergence pessimism
                         -0.26   31.46   library setup time
                                 31.46   data required time
-----------------------------------------------------------------------------
                                 31.46   data required time
                                -23.89   data arrival time
-----------------------------------------------------------------------------
                                  7.58   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.46    0.38   18.45 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.03   18.48 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   18.80 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.80 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.40    0.44   19.25 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.40    0.00   19.25 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.46    0.42   19.66 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.46    0.00   19.67 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.37    0.46   20.13 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.37    0.01   20.13 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.71    0.61   20.74 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.71    0.00   20.75 ^ mprj/_300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.36    0.26   21.01 v mprj/_300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_015_ (net)
                  0.36    0.00   21.01 v mprj/hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.21    1.83   22.85 v mprj/hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net295 (net)
                  0.21    0.00   22.85 v mprj/hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.03   23.88 v mprj/hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net221 (net)
                  0.19    0.00   23.88 v mprj/_357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.88   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.25   31.49   library setup time
                                 31.49   data required time
-----------------------------------------------------------------------------
                                 31.49   data required time
                                -23.88   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.35 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   21.93 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.35    0.00   21.93 v mprj/_255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.32   22.25 ^ mprj/_255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_008_ (net)
                  0.37    0.00   22.25 ^ mprj/hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.96   23.21 ^ mprj/hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net261 (net)
                  0.18    0.00   23.21 ^ mprj/_350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.21   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.24   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -23.21   data arrival time
-----------------------------------------------------------------------------
                                  8.29   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.34 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   21.90 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.31    0.00   21.90 v mprj/_232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.31   22.21 ^ mprj/_232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_003_ (net)
                  0.38    0.00   22.21 ^ mprj/hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.19    0.97   23.18 ^ mprj/hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net269 (net)
                  0.19    0.00   23.18 ^ mprj/_345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.22   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -23.18   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.00   21.34 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   21.89 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.30    0.00   21.89 v mprj/_268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   22.12 ^ mprj/_268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_009_ (net)
                  0.26    0.00   22.12 ^ mprj/hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.24    1.00   23.12 ^ mprj/hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net253 (net)
                  0.24    0.00   23.12 ^ mprj/_351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.12   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.55 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   31.82 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.25   31.47   library setup time
                                 31.47   data required time
-----------------------------------------------------------------------------
                                 31.47   data required time
                                -23.12   data arrival time
-----------------------------------------------------------------------------
                                  8.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.00   21.34 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   21.89 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.30    0.00   21.89 v mprj/_288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.33    0.28   22.17 ^ mprj/_288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_013_ (net)
                  0.33    0.00   22.17 ^ mprj/hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   23.11 ^ mprj/hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net241 (net)
                  0.16    0.00   23.11 ^ mprj/_355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.55 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   31.82 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.22   31.51   library setup time
                                 31.51   data required time
-----------------------------------------------------------------------------
                                 31.51   data required time
                                -23.11   data arrival time
-----------------------------------------------------------------------------
                                  8.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.34 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   21.90 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.31    0.00   21.90 v mprj/_223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.26   22.16 ^ mprj/_223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_001_ (net)
                  0.30    0.00   22.16 ^ mprj/hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   23.10 ^ mprj/hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net233 (net)
                  0.15    0.00   23.10 ^ mprj/_343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.24   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -23.10   data arrival time
-----------------------------------------------------------------------------
                                  8.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.00   21.34 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   21.89 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.30    0.00   21.89 v mprj/_285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   22.13 ^ mprj/_285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_012_ (net)
                  0.26    0.00   22.13 ^ mprj/hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.95   23.07 ^ mprj/hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net229 (net)
                  0.17    0.00   23.07 ^ mprj/_354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.07   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.55 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   31.82 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.25   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -23.07   data arrival time
-----------------------------------------------------------------------------
                                  8.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.35 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   21.93 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.35    0.00   21.93 v mprj/_248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.23   22.16 ^ mprj/_248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_006_ (net)
                  0.24    0.00   22.16 ^ mprj/hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   23.08 ^ mprj/hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net257 (net)
                  0.15    0.00   23.08 ^ mprj/_348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.08   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.24   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -23.08   data arrival time
-----------------------------------------------------------------------------
                                  8.42   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.35 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   21.93 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.35    0.00   21.93 v mprj/_242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   22.17 ^ mprj/_242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_005_ (net)
                  0.25    0.00   22.17 ^ mprj/hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.17    0.94   23.10 ^ mprj/hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net273 (net)
                  0.17    0.00   23.10 ^ mprj/_347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.10   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.21   31.53   library setup time
                                 31.53   data required time
-----------------------------------------------------------------------------
                                 31.53   data required time
                                -23.10   data arrival time
-----------------------------------------------------------------------------
                                  8.42   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.34 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   21.90 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.31    0.00   21.90 v mprj/_236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   22.14 ^ mprj/_236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_004_ (net)
                  0.27    0.00   22.14 ^ mprj/hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   23.07 ^ mprj/hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net245 (net)
                  0.15    0.00   23.07 ^ mprj/_346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.07   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.24   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -23.07   data arrival time
-----------------------------------------------------------------------------
                                  8.43   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.35 v mprj/_237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   21.93 v mprj/_237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_093_ (net)
                  0.35    0.00   21.93 v mprj/_251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.24   22.17 ^ mprj/_251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_007_ (net)
                  0.26    0.00   22.17 ^ mprj/hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   23.09 ^ mprj/hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net277 (net)
                  0.14    0.00   23.09 ^ mprj/_349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.09   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.21   31.53   library setup time
                                 31.53   data required time
-----------------------------------------------------------------------------
                                 31.53   data required time
                                -23.09   data arrival time
-----------------------------------------------------------------------------
                                  8.44   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.34 v mprj/_184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   21.90 v mprj/_184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_044_ (net)
                  0.31    0.00   21.90 v mprj/_228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   22.14 ^ mprj/_228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_002_ (net)
                  0.27    0.00   22.14 ^ mprj/hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   23.06 ^ mprj/hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net249 (net)
                  0.14    0.00   23.06 ^ mprj/_344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.56 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   31.84 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   31.84 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.74   clock uncertainty
                          0.00   31.74   clock reconvergence pessimism
                         -0.24   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -23.06   data arrival time
-----------------------------------------------------------------------------
                                  8.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.00   21.34 v mprj/_256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   21.89 v mprj/_256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_108_ (net)
                  0.30    0.00   21.89 v mprj/_278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   22.12 ^ mprj/_278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_011_ (net)
                  0.25    0.00   22.12 ^ mprj/hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   23.05 ^ mprj/hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net265 (net)
                  0.15    0.00   23.05 ^ mprj/_353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 23.05   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.55 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   31.82 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.22   31.51   library setup time
                                 31.51   data required time
-----------------------------------------------------------------------------
                                 31.51   data required time
                                -23.05   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.37 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.38 ^ mprj/_325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.80 v mprj/_325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_160_ (net)
                  0.13    0.00   22.80 v mprj/_326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   23.01 v mprj/_326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_026_ (net)
                  0.11    0.00   23.01 v mprj/_368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.01   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.83 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.23   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -23.01   data arrival time
-----------------------------------------------------------------------------
                                  8.49   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.37 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.38 ^ mprj/_321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.44   22.81 v mprj/_321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_158_ (net)
                  0.14    0.00   22.81 v mprj/_322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.22   23.03 v mprj/_322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_024_ (net)
                  0.11    0.00   23.03 v mprj/_366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.03   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.22   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -23.03   data arrival time
-----------------------------------------------------------------------------
                                  8.50   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.37 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.37 ^ mprj/_317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.80 v mprj/_317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_156_ (net)
                  0.13    0.00   22.80 v mprj/_318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.00 v mprj/_318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_022_ (net)
                  0.10    0.00   23.00 v mprj/_364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 23.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.83 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.23   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -23.00   data arrival time
-----------------------------------------------------------------------------
                                  8.51   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.36 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.36 ^ mprj/_314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.78 v mprj/_314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_154_ (net)
                  0.13    0.00   22.78 v mprj/_315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.98 v mprj/_315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_021_ (net)
                  0.10    0.00   22.98 v mprj/_363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.98   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.83 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.23   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -22.98   data arrival time
-----------------------------------------------------------------------------
                                  8.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.36 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.36 ^ mprj/_310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.78 v mprj/_310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_152_ (net)
                  0.13    0.00   22.78 v mprj/_311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.98 v mprj/_311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_019_ (net)
                  0.10    0.00   22.98 v mprj/_361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.98   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.83 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.23   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -22.98   data arrival time
-----------------------------------------------------------------------------
                                  8.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   22.37 ^ mprj/_316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_155_ (net)
                  0.44    0.00   22.37 ^ mprj/_319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   22.80 v mprj/_319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_157_ (net)
                  0.13    0.00   22.80 v mprj/_320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   23.00 v mprj/_320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_023_ (net)
                  0.10    0.00   23.00 v mprj/_365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.00   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.23   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -23.00   data arrival time
-----------------------------------------------------------------------------
                                  8.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.36 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.36 ^ mprj/_312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   22.78 v mprj/_312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_153_ (net)
                  0.13    0.00   22.78 v mprj/_313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.21   22.99 v mprj/_313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_020_ (net)
                  0.10    0.00   22.99 v mprj/_362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.99   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.23   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -22.99   data arrival time
-----------------------------------------------------------------------------
                                  8.53   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   22.36 ^ mprj/_307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/_150_ (net)
                  0.41    0.00   22.36 ^ mprj/_308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   22.78 v mprj/_308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_151_ (net)
                  0.12    0.00   22.78 v mprj/_309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.98 v mprj/_309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_018_ (net)
                  0.10    0.00   22.98 v mprj/_360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.98   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.23   31.52   library setup time
                                 31.52   data required time
-----------------------------------------------------------------------------
                                 31.52   data required time
                                -22.98   data arrival time
-----------------------------------------------------------------------------
                                  8.54   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   21.34 v mprj/_183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_043_ (net)
                  0.56    0.01   21.34 v mprj/_303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.35   21.69 ^ mprj/_303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_016_ (net)
                  0.35    0.00   21.69 ^ mprj/hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   22.63 ^ mprj/hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net237 (net)
                  0.16    0.00   22.63 ^ mprj/_358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.55 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   31.82 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.82 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.72   clock uncertainty
                          0.00   31.72   clock reconvergence pessimism
                         -0.24   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -22.63   data arrival time
-----------------------------------------------------------------------------
                                  8.85   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   22.43 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.52    0.00   22.43 ^ mprj/_328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   22.56 v mprj/_328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_027_ (net)
                  0.24    0.00   22.56 v mprj/_369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.56   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.83 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.27   31.46   library setup time
                                 31.46   data required time
-----------------------------------------------------------------------------
                                 31.46   data required time
                                -22.56   data arrival time
-----------------------------------------------------------------------------
                                  8.90   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   22.43 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.52    0.00   22.43 ^ mprj/_324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.13   22.57 v mprj/_324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_025_ (net)
                  0.25    0.00   22.57 v mprj/_367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.57   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.27   31.47   library setup time
                                 31.47   data required time
-----------------------------------------------------------------------------
                                 31.47   data required time
                                -22.57   data arrival time
-----------------------------------------------------------------------------
                                  8.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   22.43 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.52    0.00   22.43 ^ mprj/_306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.12   22.55 v mprj/_306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_017_ (net)
                  0.23    0.00   22.55 v mprj/_359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.55   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.27   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -22.55   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.35   21.66 ^ mprj/_304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_148_ (net)
                  0.19    0.00   21.66 ^ mprj/hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.47    0.44   22.10 ^ mprj/hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net282 (net)
                  0.47    0.00   22.10 ^ mprj/_331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.18   22.29 v mprj/_331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         mprj/_164_ (net)
                  0.24    0.00   22.29 v mprj/_332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.30    0.27   22.55 ^ mprj/_332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_028_ (net)
                  0.30    0.00   22.55 ^ mprj/_370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.55   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.25   31.50   library setup time
                                 31.50   data required time
-----------------------------------------------------------------------------
                                 31.50   data required time
                                -22.55   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.53    0.57   21.88 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.53    0.00   21.88 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   22.40 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.55    0.00   22.41 ^ mprj/_337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.11   22.51 v mprj/_337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_030_ (net)
                  0.24    0.00   22.51 v mprj/_372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.51   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   31.83 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.26   31.47   library setup time
                                 31.47   data required time
-----------------------------------------------------------------------------
                                 31.47   data required time
                                -22.51   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.53    0.57   21.88 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.53    0.00   21.88 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   22.40 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.55    0.00   22.41 ^ mprj/_335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   22.52 v mprj/_335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_029_ (net)
                  0.24    0.00   22.52 v mprj/_371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.26   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -22.52   data arrival time
-----------------------------------------------------------------------------
                                  8.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.53    0.57   21.88 ^ mprj/_329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_162_ (net)
                  0.53    0.00   21.88 ^ mprj/_330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   22.40 ^ mprj/_330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_163_ (net)
                  0.55    0.00   22.41 ^ mprj/_339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.11   22.52 v mprj/_339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_031_ (net)
                  0.24    0.00   22.52 v mprj/_373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.52   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.26   31.48   library setup time
                                 31.48   data required time
-----------------------------------------------------------------------------
                                 31.48   data required time
                                -22.52   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   22.35 v mprj/_340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_169_ (net)
                  0.13    0.00   22.35 v mprj/_341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   22.56 v mprj/_341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/_032_ (net)
                  0.10    0.00   22.56 v mprj/_374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.56   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.22   31.53   library setup time
                                 31.53   data required time
-----------------------------------------------------------------------------
                                 31.53   data required time
                                -22.56   data arrival time
-----------------------------------------------------------------------------
                                  8.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 v input external delay
     2    0.03    0.00    0.00   18.07 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 v mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   18.40 v mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.29    0.03   18.42 v mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   18.84 v mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.15    0.00   18.84 v mprj/hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   20.72 v mprj/hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         mprj/net280 (net)
                  0.32    0.00   20.72 v mprj/_180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   21.31 ^ mprj/_180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         mprj/_041_ (net)
                  0.84    0.00   21.31 ^ mprj/_181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   21.92 ^ mprj/_181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/_042_ (net)
                  0.49    0.00   21.93 ^ mprj/_182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   22.43 ^ mprj/_182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/_000_ (net)
                  0.52    0.00   22.43 ^ mprj/_342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.43   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.00   31.55 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   31.84 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   31.85 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.75   clock uncertainty
                          0.00   31.75   clock reconvergence pessimism
                         -0.27   31.47   library setup time
                                 31.47   data required time
-----------------------------------------------------------------------------
                                 31.47   data required time
                                -22.43   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         12.50   18.07 ^ input external delay
     2    0.03    0.00    0.00   18.07 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   18.07 ^ mprj/input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.46    0.38   18.45 ^ mprj/input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net37 (net)
                  0.47    0.03   18.48 ^ mprj/_170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   18.80 ^ mprj/_170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_033_ (net)
                  0.13    0.00   18.80 ^ mprj/_171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.40    0.44   19.25 ^ mprj/_171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         mprj/net65 (net)
                  0.40    0.00   19.25 ^ mprj/fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.46    0.42   19.66 ^ mprj/fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         mprj/net146 (net)
                  0.46    0.00   19.67 ^ mprj/fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.37    0.46   20.13 ^ mprj/fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net142 (net)
                  0.37    0.01   20.13 ^ mprj/fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.71    0.61   20.74 ^ mprj/fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net141 (net)
                  0.71    0.00   20.75 ^ mprj/_273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.36    0.27   21.01 v mprj/_273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         mprj/_010_ (net)
                  0.36    0.00   21.01 v mprj/hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.09   22.11 v mprj/hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         mprj/net225 (net)
                  0.19    0.00   22.11 v mprj/_352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.11   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock source latency
     2    0.27    0.61    0.00   29.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.08   29.73 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   30.02 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.09    0.00   30.02 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   31.05 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01   31.06 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   31.55 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01   31.55 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   31.82 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   31.83 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   31.73   clock uncertainty
                          0.00   31.73   clock reconvergence pessimism
                         -0.26   31.47   library setup time
                                 31.47   data required time
-----------------------------------------------------------------------------
                                 31.47   data required time
                                -22.11   data arrival time
-----------------------------------------------------------------------------
                                  9.36   slack (MET)


Startpoint: mprj/_364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.98 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.14    1.12    1.44    9.42 ^ mprj/_364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net119 (net)
                  1.12    0.03    9.44 ^ mprj/output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45    9.89 ^ mprj/output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.44    0.01    9.90 ^ wbs_dat_o[5] (out)
                                  9.90   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.90   data arrival time
-----------------------------------------------------------------------------
                                 16.03   slack (MET)


Startpoint: mprj/_371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.97    1.36    9.36 ^ mprj/_371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net111 (net)
                  0.97    0.02    9.37 ^ mprj/output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.45    9.82 ^ mprj/output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.44    0.01    9.83 ^ wbs_dat_o[12] (out)
                                  9.83   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.83   data arrival time
-----------------------------------------------------------------------------
                                 16.10   slack (MET)


Startpoint: mprj/_372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.98 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.99    1.36    9.34 ^ mprj/_372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net112 (net)
                  0.99    0.02    9.36 ^ mprj/output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45    9.81 ^ mprj/output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.44    0.01    9.81 ^ wbs_dat_o[13] (out)
                                  9.81   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.81   data arrival time
-----------------------------------------------------------------------------
                                 16.12   slack (MET)


Startpoint: mprj/_366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.88    1.30    9.30 ^ mprj/_366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net121 (net)
                  0.88    0.02    9.32 ^ mprj/output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45    9.76 ^ mprj/output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.44    0.01    9.77 ^ wbs_dat_o[7] (out)
                                  9.77   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.77   data arrival time
-----------------------------------------------------------------------------
                                 16.16   slack (MET)


Startpoint: mprj/_368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.98 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.79    1.24    9.23 ^ mprj/_368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net123 (net)
                  0.79    0.01    9.24 ^ mprj/output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.68 ^ mprj/output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.43    0.01    9.69 ^ wbs_dat_o[9] (out)
                                  9.69   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.69   data arrival time
-----------------------------------------------------------------------------
                                 16.24   slack (MET)


Startpoint: mprj/_374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.75    1.23    9.23 ^ mprj/_374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net114 (net)
                  0.75    0.01    9.24 ^ mprj/output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.68 ^ mprj/output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.43    0.01    9.69 ^ wbs_dat_o[15] (out)
                                  9.69   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.69   data arrival time
-----------------------------------------------------------------------------
                                 16.24   slack (MET)


Startpoint: mprj/_359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.73    1.17    9.17 ^ mprj/_359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net108 (net)
                  0.74    0.05    9.22 ^ mprj/output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.66 ^ mprj/output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.43    0.01    9.67 ^ wbs_dat_o[0] (out)
                                  9.67   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.67   data arrival time
-----------------------------------------------------------------------------
                                 16.26   slack (MET)


Startpoint: mprj/_370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.71    1.20    9.20 ^ mprj/_370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net110 (net)
                  0.71    0.01    9.21 ^ mprj/output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.65 ^ mprj/output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.43    0.01    9.66 ^ wbs_dat_o[11] (out)
                                  9.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.66   data arrival time
-----------------------------------------------------------------------------
                                 16.27   slack (MET)


Startpoint: mprj/_373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.71    1.20    9.20 ^ mprj/_373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         mprj/net113 (net)
                  0.71    0.01    9.21 ^ mprj/output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.65 ^ mprj/output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.43    0.01    9.66 ^ wbs_dat_o[14] (out)
                                  9.66   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.66   data arrival time
-----------------------------------------------------------------------------
                                 16.27   slack (MET)


Startpoint: mprj/_367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.17    0.68    1.15    9.15 ^ mprj/_367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net122 (net)
                  0.69    0.04    9.19 ^ mprj/output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.44    9.63 ^ mprj/output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.43    0.01    9.64 ^ wbs_dat_o[8] (out)
                                  9.64   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.64   data arrival time
-----------------------------------------------------------------------------
                                 16.29   slack (MET)


Startpoint: mprj/_360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.66    1.14    9.14 ^ mprj/_360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net115 (net)
                  0.67    0.04    9.18 ^ mprj/output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.44    9.62 ^ mprj/output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.44    0.01    9.63 ^ wbs_dat_o[1] (out)
                                  9.63   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.63   data arrival time
-----------------------------------------------------------------------------
                                 16.30   slack (MET)


Startpoint: mprj/_363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.98 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.13    0.53    1.06    9.04 ^ mprj/_363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net118 (net)
                  0.54    0.03    9.07 ^ mprj/output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.43    9.50 ^ mprj/output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.44    0.01    9.51 ^ wbs_dat_o[4] (out)
                                  9.51   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.51   data arrival time
-----------------------------------------------------------------------------
                                 16.42   slack (MET)


Startpoint: mprj/_362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.45    1.02    9.02 ^ mprj/_362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net117 (net)
                  0.45    0.02    9.04 ^ mprj/output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43    9.47 ^ mprj/output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.43    0.01    9.48 ^ wbs_dat_o[3] (out)
                                  9.48   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.48   data arrival time
-----------------------------------------------------------------------------
                                 16.45   slack (MET)


Startpoint: mprj/_369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.98 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.48    1.03    9.01 ^ mprj/_369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net109 (net)
                  0.48    0.02    9.04 ^ mprj/output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43    9.46 ^ mprj/output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.43    0.01    9.47 ^ wbs_dat_o[10] (out)
                                  9.47   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.47   data arrival time
-----------------------------------------------------------------------------
                                 16.46   slack (MET)


Startpoint: mprj/_361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.98 ^ mprj/clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.43    1.00    8.98 ^ mprj/_361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net116 (net)
                  0.43    0.02    9.00 ^ mprj/output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.43    9.43 ^ mprj/output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.44    0.01    9.44 ^ wbs_dat_o[2] (out)
                                  9.44   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.44   data arrival time
-----------------------------------------------------------------------------
                                 16.49   slack (MET)


Startpoint: mprj/_365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.39    0.99    8.99 ^ mprj/_365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net120 (net)
                  0.39    0.01    9.00 ^ mprj/output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42    9.43 ^ mprj/output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.43    0.01    9.43 ^ wbs_dat_o[6] (out)
                                  9.43   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -3.62   25.93   output external delay
                                 25.93   data required time
-----------------------------------------------------------------------------
                                 25.93   data required time
                                 -9.43   data arrival time
-----------------------------------------------------------------------------
                                 16.50   slack (MET)


Startpoint: mprj/_349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.00 ^ mprj/_349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.34    0.90    8.90 ^ mprj/_349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net87 (net)
                  0.34    0.00    8.90 ^ mprj/fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.26    0.35    0.44    9.34 ^ mprj/fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         mprj/net132 (net)
                  0.35    0.00    9.34 ^ mprj/fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.62    0.56    9.90 ^ mprj/fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net131 (net)
                  0.62    0.00    9.90 ^ mprj/fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.15    0.84    0.74   10.65 ^ mprj/fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         mprj/net130 (net)
                  0.84    0.02   10.66 ^ mprj/_463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.46   11.12 ^ mprj/_463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net103 (net)
                  0.35    0.00   11.12 ^ mprj/output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   11.54 ^ mprj/output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.43    0.01   11.55 ^ la_data_out[6] (out)
                                 11.55   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.55   data arrival time
-----------------------------------------------------------------------------
                                 17.00   slack (MET)


Startpoint: mprj/_347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ mprj/_347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.36    0.92    8.91 ^ mprj/_347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net85 (net)
                  0.36    0.00    8.91 ^ mprj/fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.45    0.41    9.32 ^ mprj/fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net136 (net)
                  0.45    0.00    9.32 ^ mprj/fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.29    0.38    9.70 ^ mprj/fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net135 (net)
                  0.29    0.00    9.70 ^ mprj/fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.56    0.60   10.30 ^ mprj/fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net134 (net)
                  0.56    0.01   10.31 ^ mprj/_461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.44   10.75 ^ mprj/_461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net101 (net)
                  0.37    0.00   10.75 ^ mprj/output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.17 ^ mprj/output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.43    0.01   11.18 ^ la_data_out[4] (out)
                                 11.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.18   data arrival time
-----------------------------------------------------------------------------
                                 17.37   slack (MET)


Startpoint: mprj/_345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ mprj/_345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.42    0.95    8.95 ^ mprj/_345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net83 (net)
                  0.42    0.00    8.95 ^ mprj/fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.21    0.43    0.41    9.36 ^ mprj/fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net139 (net)
                  0.43    0.00    9.36 ^ mprj/fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.12    0.98    0.76   10.12 ^ mprj/fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net138 (net)
                  0.98    0.02   10.14 ^ mprj/_459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.39    0.49   10.63 ^ mprj/_459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net99 (net)
                  0.39    0.00   10.63 ^ mprj/output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.05 ^ mprj/output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.43    0.01   11.06 ^ la_data_out[2] (out)
                                 11.06   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.06   data arrival time
-----------------------------------------------------------------------------
                                 17.49   slack (MET)


Startpoint: mprj/_350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.00 ^ mprj/_350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.30    1.20    1.44    9.44 ^ mprj/_350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net88 (net)
                  1.20    0.00    9.44 ^ mprj/fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.20    0.81    0.67   10.11 ^ mprj/fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         mprj/net129 (net)
                  0.82    0.02   10.13 ^ mprj/_464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.46   10.59 ^ mprj/_464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net104 (net)
                  0.37    0.00   10.59 ^ mprj/output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   11.01 ^ mprj/output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.43    0.01   11.02 ^ la_data_out[7] (out)
                                 11.02   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -11.02   data arrival time
-----------------------------------------------------------------------------
                                 17.53   slack (MET)


Startpoint: mprj/_352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.27    1.07    1.36    9.33 ^ mprj/_352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net90 (net)
                  1.07    0.00    9.34 ^ mprj/fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.73    0.64    9.98 ^ mprj/fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net128 (net)
                  0.73    0.00    9.98 ^ mprj/_466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.42    0.49   10.47 ^ mprj/_466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net106 (net)
                  0.42    0.00   10.47 ^ mprj/output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.89 ^ mprj/output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.43    0.01   10.90 ^ la_data_out[9] (out)
                                 10.90   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.90   data arrival time
-----------------------------------------------------------------------------
                                 17.65   slack (MET)


Startpoint: mprj/_348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    8.00 ^ mprj/_348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.24    0.98    1.32    9.31 ^ mprj/_348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net86 (net)
                  0.98    0.00    9.31 ^ mprj/fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.55    0.71   10.02 ^ mprj/fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net133 (net)
                  0.55    0.01   10.04 ^ mprj/_462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.43   10.47 ^ mprj/_462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net102 (net)
                  0.36    0.00   10.47 ^ mprj/output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.88 ^ mprj/output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.43    0.01   10.89 ^ la_data_out[5] (out)
                                 10.89   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 17.66   slack (MET)


Startpoint: mprj/_346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ mprj/_346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.21    0.85    1.24    9.24 ^ mprj/_346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net84 (net)
                  0.85    0.00    9.24 ^ mprj/fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.53    0.67    9.91 ^ mprj/fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         mprj/net137 (net)
                  0.53    0.02    9.93 ^ mprj/_460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.43   10.36 ^ mprj/_460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net100 (net)
                  0.35    0.00   10.36 ^ mprj/output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.77 ^ mprj/output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.43    0.01   10.78 ^ la_data_out[3] (out)
                                 10.78   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.78   data arrival time
-----------------------------------------------------------------------------
                                 17.77   slack (MET)


Startpoint: mprj/_355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.37    0.92    8.89 ^ mprj/_355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net78 (net)
                  0.37    0.00    8.89 ^ mprj/fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.42    0.40    9.29 ^ mprj/fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         mprj/net126 (net)
                  0.42    0.00    9.30 ^ mprj/fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.35    0.41    9.71 ^ mprj/fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net125 (net)
                  0.35    0.00    9.71 ^ mprj/_469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.40   10.11 ^ mprj/_469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net94 (net)
                  0.35    0.00   10.11 ^ mprj/output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.41   10.52 ^ mprj/output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.43    0.01   10.53 ^ la_data_out[12] (out)
                                 10.53   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.53   data arrival time
-----------------------------------------------------------------------------
                                 18.02   slack (MET)


Startpoint: mprj/_351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.31    1.23    1.45    9.43 ^ mprj/_351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net89 (net)
                  1.23    0.00    9.43 ^ mprj/_465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.39    0.51    9.95 ^ mprj/_465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net105 (net)
                  0.39    0.00    9.95 ^ mprj/output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.37 ^ mprj/output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.43    0.01   10.37 ^ la_data_out[8] (out)
                                 10.37   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.37   data arrival time
-----------------------------------------------------------------------------
                                 18.18   slack (MET)


Startpoint: mprj/_343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ mprj/_343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.69    1.16    9.15 ^ mprj/_343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net75 (net)
                  0.69    0.00    9.16 ^ mprj/_457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    0.77    0.66    9.81 ^ mprj/_457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         mprj/net91 (net)
                  0.77    0.01    9.82 ^ mprj/output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44   10.26 ^ mprj/output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.43    0.01   10.27 ^ la_data_out[0] (out)
                                 10.27   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.27   data arrival time
-----------------------------------------------------------------------------
                                 18.28   slack (MET)


Startpoint: mprj/_354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.00    1.33    9.31 ^ mprj/_354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net77 (net)
                  1.00    0.00    9.31 ^ mprj/_468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.42    0.52    9.83 ^ mprj/_468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net93 (net)
                  0.42    0.00    9.83 ^ mprj/output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.25 ^ mprj/output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.43    0.01   10.26 ^ la_data_out[11] (out)
                                 10.26   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.26   data arrival time
-----------------------------------------------------------------------------
                                 18.29   slack (MET)


Startpoint: mprj/_356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ mprj/_356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.02    1.35    9.32 ^ mprj/_356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net79 (net)
                  1.02    0.00    9.32 ^ mprj/_470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.47    9.80 ^ mprj/_470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net95 (net)
                  0.35    0.00    9.80 ^ mprj/output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.21 ^ mprj/output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.43    0.01   10.22 ^ la_data_out[13] (out)
                                 10.22   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.22   data arrival time
-----------------------------------------------------------------------------
                                 18.33   slack (MET)


Startpoint: mprj/_344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ mprj/_344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    0.98    1.33    9.33 ^ mprj/_344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net82 (net)
                  0.98    0.01    9.34 ^ mprj/_458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.39    0.44    9.78 ^ mprj/_458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net98 (net)
                  0.39    0.00    9.78 ^ mprj/output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.42   10.20 ^ mprj/output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.43    0.01   10.20 ^ la_data_out[1] (out)
                                 10.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.20   data arrival time
-----------------------------------------------------------------------------
                                 18.35   slack (MET)


Startpoint: mprj/_357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.99 ^ mprj/clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ mprj/_357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.86    1.26    9.25 ^ mprj/_357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net80 (net)
                  0.86    0.00    9.26 ^ mprj/_471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.47    9.73 ^ mprj/_471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         mprj/net96 (net)
                  0.37    0.00    9.73 ^ mprj/output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.14 ^ mprj/output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.43    0.01   10.15 ^ la_data_out[14] (out)
                                 10.15   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.15   data arrival time
-----------------------------------------------------------------------------
                                 18.40   slack (MET)


Startpoint: mprj/_358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.19    0.80    1.22    9.20 ^ mprj/_358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net81 (net)
                  0.80    0.00    9.20 ^ mprj/_472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.48    0.49    9.69 ^ mprj/_472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net97 (net)
                  0.48    0.00    9.69 ^ mprj/output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.43   10.12 ^ mprj/output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.43    0.01   10.13 ^ la_data_out[15] (out)
                                 10.13   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                -10.13   data arrival time
-----------------------------------------------------------------------------
                                 18.42   slack (MET)


Startpoint: mprj/_353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ mprj/clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.98 ^ mprj/_353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.43    0.95    8.93 ^ mprj/_353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         mprj/net76 (net)
                  0.43    0.00    8.93 ^ mprj/_467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.41    0.44    9.37 ^ mprj/_467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/net92 (net)
                  0.41    0.00    9.37 ^ mprj/output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42    9.79 ^ mprj/output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.43    0.01    9.80 ^ la_data_out[10] (out)
                                  9.80   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          4.65   29.65   clock network delay (propagated)
                         -0.10   29.55   clock uncertainty
                          0.00   29.55   clock reconvergence pessimism
                         -1.00   28.55   output external delay
                                 28.55   data required time
-----------------------------------------------------------------------------
                                 28.55   data required time
                                 -9.80   data arrival time
-----------------------------------------------------------------------------
                                 18.75   slack (MET)


Startpoint: mprj/_342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.83    0.09    5.66 ^ mprj/_172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.98 ^ mprj/_172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         mprj/_034_ (net)
                  0.10    0.00    5.98 ^ mprj/_173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.12 ^ mprj/_173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         mprj/counter.clk (net)
                  1.64    0.01    7.13 ^ mprj/clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.67 ^ mprj/clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_0_counter.clk (net)
                  0.24    0.01    7.68 ^ mprj/clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    8.00 ^ mprj/clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         mprj/clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    8.00 ^ mprj/_342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.25    1.01    1.35    9.35 ^ mprj/_342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         mprj/net107 (net)
                  1.02    0.06    9.41 ^ mprj/output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.44    0.45    9.86 ^ mprj/output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.44    0.01    9.87 ^ wbs_ack_o (out)
                                  9.87   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          4.65   54.65   clock network delay (propagated)
                         -0.10   54.55   clock uncertainty
                          0.00   54.55   clock reconvergence pessimism
                         -8.41   46.14   output external delay
                                 46.14   data required time
-----------------------------------------------------------------------------
                                 46.14   data required time
                                 -9.87   data arrival time
-----------------------------------------------------------------------------
                                 36.27   slack (MET)



worst slack corner Typical: 7.5752
